Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Apr 26 14:45:02 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   643 |
|    Minimum number of control sets                        |   643 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1940 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   643 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |    90 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |    98 |
| >= 10 to < 12      |    82 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    19 |
| >= 16              |   227 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1885 |          583 |
| No           | No                    | Yes                    |              51 |           17 |
| No           | Yes                   | No                     |            1516 |          559 |
| Yes          | No                    | No                     |            8269 |         2220 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5131 |         1479 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                     Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA/inst/p_74_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                           |                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                      | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                            | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                            | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]_0                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                |                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                         |                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/i_1_fu_306[2]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                        | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                           | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                    | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                        | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/CvtColor_U0/E[0]                                                                                                                                                                                                                        | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/E[0]                                                                                                                                                                                                                    | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4eOg_U18/scaleImage_sdiv_4eOg_div_U/scaleImage_sdiv_4eOg_div_u_0/r_stage_reg_n_0_[0]                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4eOg_U18/scaleImage_sdiv_4eOg_div_U/start0                                                                                                                                     |                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/start_for_Resize_U0_U/E[0]                                                                                                                                                                                                            | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4dEe_U17/scaleImage_sdiv_4dEe_div_U/scaleImage_sdiv_4dEe_div_u_0/ap_rst_n_0                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/start_for_Resize_U0_U/internal_empty_n_reg_0[0]                                                                                                                                                                                       | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4dEe_U17/scaleImage_sdiv_4dEe_div_U/scaleImage_sdiv_4dEe_div_u_0/ap_rst_n_0                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/start_for_Resize_U0_U/internal_full_n_reg_2[0]                                                                                                                                                                                        | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4dEe_U17/scaleImage_sdiv_4dEe_div_U/scaleImage_sdiv_4dEe_div_u_0/ap_rst_n_0                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                    |                1 |              4 |         4.00 |
|  PCLK_IBUF_BUFG                                                             |                                                                                                                                                                                                                                                                         | design_1_i/Reset/reset_24M_RnM/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                            | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                    | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                  | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                       |                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                            | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                             | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                            | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filter_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                 | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                    | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                      | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out2                                           |                                                                                                                                                                                                                                                                         | design_1_i/Reset/reset_48M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/Reset/reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out2                                           |                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                 | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out2                                           |                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/ap_rst_n_inv                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                             | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                        | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                         |                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                           |                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/frame_valid_V[0] |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                          | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                              | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                        |                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                      | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                              | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                              | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/Reset/reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | design_1_i/Reset/reset_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/trunc_ln180_1_reg_3071[2]_i_1_n_2                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | design_1_i/VDMA/smartconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/start_for_Resize_U0_U/internal_full_n_reg_1[0]                                                                                                                                                                                        | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4dEe_U17/scaleImage_sdiv_4dEe_div_U/scaleImage_sdiv_4dEe_div_u_0/ap_rst_n_0                                                                                     |                2 |              6 |         3.00 |
|  PCLK_IBUF_BUFG                                                             | design_1_i/Reset/reset_24M_RnM/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | design_1_i/Reset/reset_24M_RnM/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out2                                           | design_1_i/Reset/reset_48M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/Reset/reset_48M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/E[0]                                                                                                                                                                                                                    | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/ap_CS_fsm_reg[1]                                                                                                                              | design_1_i/filter/convolution_filter/inst/convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[0].remd_tmp[1][7]_i_1_n_2                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/and_ln2426_reg_21050                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                6 |              7 |         1.17 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/start_for_Resize_U0_U/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_1[0]                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                      | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                           | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                       |                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA/inst/outStream_grayscale_V_V_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                   | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                 | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/in_temp_V_reg_31180                                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/in_img_V_0_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/kernel_sum_V0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/out_img_V_1_load_A                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/out_img_V_1_load_B                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/kernel_off_V0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/in_img_V_0_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/k_buf_val_val_0_0_U/Resize_opr_linearbkb_ram_U/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/axistream2axivideo/inst/inStream_V_data_V_0_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/axistream2axivideo/inst/inStream_V_data_V_0_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/tmp_20_reg_21310                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/axistream2axivideo/inst/outStream_V_data_V_1_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/axistream2axivideo/inst/outStream_V_data_V_1_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA/inst/outStream_grayscale_V_V_1_load_A                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA/inst/inStream_V_V_0_load_B                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA/inst/inStream_V_V_0_load_A                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                             | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filtejbC_U33/convolution_filtejbC_DSP48_1_U/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                            | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out2                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_payload_A[7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out2                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS/inst/outputStream_V_V_1_load_B                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/p_85_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                    | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                       | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                              | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                    | design_1_i/VDMA/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                       | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                   | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0] | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/axi_data_V_1_i_reg_241[7]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/axi_last_V_2_i_reg_2751_out                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_2[0] | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                  |                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/axistream2axivideo/inst/pixels_V                                                                                                                                                                                                                      | design_1_i/filter/axistream2axivideo/inst/lines_V                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      |                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/axi_last_V_2_i_reg_2711_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/axi_data_V_1_i_reg_237[7]_i_1_n_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                            | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                   | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                       | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                       | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                       | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                       | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[2][0]     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0] |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/sext_ln2401_reg_20760                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[3][0]     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0] |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/CvtColor_U0/j_0_i_reg_1870                                                                                                                                                                                                              | design_1_i/filter/gray2rgb/inst/CvtColor_U0/j_0_i_reg_187                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                        | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/t_V_reg_173_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/CvtColor_U0/ap_CS_fsm_state5                                                                                                                                                                                                            | design_1_i/filter/gray2rgb/inst/CvtColor_U0/i_0_i_reg_176_0                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/t_V_1_reg_1840                                                                                                                                                                                                          | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/t_V_1_reg_184                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/eol_2_i_reg_321                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0] |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/CvtColor_U0/Q[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                             | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                             | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                             | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/eol_2_i_reg_325                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/line_buffer_V_0_addr_reg_30790                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/i_V_reg_2610                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                               | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/Range1_all_ones_reg_22240                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                    | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter7_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter6_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter8_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter23_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                      | design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1_n_0                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_CS_fsm_state49                                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_CS_fsm_state89                                                                                                                                                                              | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_7_reg_321                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter9_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/Mat2AXIvideo_U0_img_cols_V_read                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                    |                5 |             11 |         2.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                  | design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter12_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter26_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter25_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter27_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter17_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter28_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter16_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter15_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter14_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter29_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter18_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter2_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter13_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter11_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter19_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter24_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter10_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter3_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter20_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter4_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter21_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter5_dx_reg_3530                                                                                                                                                               |                                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_phi_reg_pp0_iter22_dx_reg_3530                                                                                                                                                              |                                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_8_reg_3320                                                                                                                                                                              | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_8_reg_332                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg_0[0]                                   | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                       | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                5 |             12 |         2.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                   | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                5 |             12 |         2.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                   | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                7 |             12 |         1.71 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                  | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA/inst/ap_rst_n_inv                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/and_ln2403_reg_21010                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                7 |             13 |         1.86 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                  | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                         | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_out2                                           |                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/pre_fx_0_fu_196[3]_i_1_n_0                                                                                                                                                                     | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/pre_fx_0_fu_196[15]_i_1_n_0                                                                                                                                                     |                9 |             14 |         1.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/pre_fy_0_fu_200[15]_i_2_n_0                                                                                                                                                                    | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/pre_fy_0_fu_200[15]_i_1_n_0                                                                                                                                                     |                4 |             14 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                              | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                        | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                  |                5 |             14 |         2.80 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                        | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                             |                5 |             14 |         2.80 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                        | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                            | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/pre_fx_0_fu_196[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/start_for_Resize_U0_U/shiftReg_ce_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/and_ln156_reg_31140                                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                              | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                           |                6 |             15 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                9 |             15 |         1.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             15 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                  | design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/filter/convolution_filter/inst/convolution_filter_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             15 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/CvtColor_U0/shiftReg_ce                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/shiftReg_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/shiftReg_ce                                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/axistream2axivideo/inst/ap_ready                                                                                                                                                                                                                      | design_1_i/filter/axistream2axivideo/inst/pixels_V                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                             | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/AXIvideo2Mat_U0_img_data_stream_V_write                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            |                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                       |                                                                                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_15_reg_2109_reg0                                                                                                                                                                        | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_15_reg_2109[19]_i_1_n_0                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_15_reg_2109_reg0                                                                                                                                                                        | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_16_reg_2115[19]_i_1_n_0                                                                                                                                                  |                6 |             18 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                8 |             18 |         2.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_mul_mug8j_U24/scaleImage_mul_mug8j_DSP48_0_U/v1_V_reg_2136_reg0                                                                                                                     | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/p_Val2_18_reg_2147[19]_i_1_n_0                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                6 |             18 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                4 |             19 |         4.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                  |                                                                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                          |                7 |             20 |         2.86 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                       |                                                                                                                                                                                                                                                          |                8 |             20 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                          | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             20 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                       | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             20 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                         |                                                                                                                                                                                                                                                          |                3 |             20 |         6.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                 | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             20 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             20 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                               | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                              |                7 |             21 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                 |                                                                                                                                                                                                                                                          |                8 |             21 |         2.62 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/add_ln68_47_reg_32700                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                6 |             22 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_enable_reg_pp0_iter00                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                6 |             22 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                          |                4 |             22 |         5.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_condition_338                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                9 |             22 |         2.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                      | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                          |                5 |             22 |         4.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                 | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                  |                5 |             22 |         4.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                    | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                6 |             22 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                    | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                 |                6 |             23 |         3.83 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                          |                4 |             23 |         5.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/ap_CS_fsm_reg[49]                                                                                             | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U20/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/loop[0].remd_tmp[1][24]_i_1_n_0                                                                |                7 |             24 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/ap_CS_fsm_reg[49]                                                                                             | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/loop[0].remd_tmp[1][24]_i_1__0_n_0                                                             |                7 |             24 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/E[0]                                                                                                                                                                                                                    | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                             |                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |               10 |             24 |         2.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                             |                                                                                                                                                                                                                                                          |               11 |             24 |         2.18 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                 |                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                   |                                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                  |                                                                                                                                                                                                                                                          |               13 |             26 |         2.00 |
|  PCLK_IBUF_BUFG                                                             |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                9 |             26 |         2.89 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/filter/axistream2axivideo/inst/ap_rst_n_inv                                                                                                                                                                                                   |                8 |             26 |         3.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                             |                                                                                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filtejbC_U3/convolution_filtejbC_DSP48_1_U/in_img_V_0_state_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/iteration_0_reg_514                                                                                                                                                                                                           | design_1_i/filter/convolution_filter/inst/col_0_reg_547                                                                                                                                                                                                  |                8 |             28 |         3.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                            |                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                         |                9 |             29 |         3.22 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                    | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                         |               12 |             29 |         2.42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |               10 |             29 |         2.90 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filtejbC_U3/convolution_filtejbC_DSP48_1_U/in_img_V_0_state_reg[0]                                                                                                                                                | design_1_i/filter/convolution_filter/inst/convolution_filter_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                               |                5 |             30 |         6.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      | design_1_i/AXI2DVI/axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4eOg_U18/scaleImage_sdiv_4eOg_div_U/scaleImage_sdiv_4eOg_div_u_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/sof_1_i_fu_1420                                                                                                                                                                                                       | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/t_V_5_reg_252                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/i_V_reg_2750                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                      | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/t_V_reg_164_0                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/t_V_4_reg_1750                                                                                                                                                                                                        | design_1_i/filter/scaleImage/inst/Mat2AXIvideo_U0/t_V_4_reg_175                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4dEe_U17/scaleImage_sdiv_4dEe_div_U/scaleImage_sdiv_4dEe_div_u_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                 | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clear                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                    |                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V_read                                                                                                                                                                  | design_1_i/filter/convolution_filter/inst/convolution_filter_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                            |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PCLK_IBUF_BUFG                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/line_valid_V[0]                                                                                                                                                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_readings[0]_i_1_n_0                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                |                                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  PCLK_IBUF_BUFG                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines                                                                                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface/inst/count_lines[0]_i_1_n_0                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/j_1_fu_310[31]_i_2_n_2                                                                                                                                                                                                        | design_1_i/filter/convolution_filter/inst/j_1_fu_310                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                            |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/kernel_off_V_reg[7]_i_6_n_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/rdata_reg[31]_i_3_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                 | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                      | design_1_i/filter/scaleImage/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/PWM_Kotha_v1_0_1/U0/PWM_Kotha_v1_0_S00_AXI_inst/CLK/clear                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              |                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/sof_1_i_fu_1380                                                                                                                                                                                                         | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/t_V_2_reg_248                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                            | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                        | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                           |                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr0   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                 | design_1_i/PWM_Kotha_v1_0_0/U0/PWM_Kotha_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         | design_1_i/AXI2DVI/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                        | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                |                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  design_1_i/clk_wiz/inst/clk_out2                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/mul_ln703_1_reg_20090                                                                                                                                                                          |                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/p_42_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/mul_ln1118_1_reg_21670                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               13 |             34 |         2.62 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                          | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                          |                6 |             35 |         5.83 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                9 |             35 |         3.89 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                              | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                              |               11 |             36 |         3.27 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                 |               11 |             36 |         3.27 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/k_buf_val_val_1_0_U/Resize_opr_linearcud_ram_U/ap_enable_reg_pp0_iter38_reg                                                                                                                    | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4dEe_U17/scaleImage_sdiv_4dEe_div_U/scaleImage_sdiv_4dEe_div_u_0/ap_rst_n_0                                                                                     |               18 |             37 |         2.06 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                   |                                                                                                                                                                                                                                                          |               20 |             37 |         1.85 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                            | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                             |               16 |             38 |         2.38 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                              | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               11 |             38 |         3.45 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                        | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |                6 |             38 |         6.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                               |                                                                                                                                                                                                                                                          |               13 |             38 |         2.92 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                           | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                             |               15 |             38 |         2.53 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               12 |             39 |         3.25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                          |                5 |             39 |         7.80 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                          |               10 |             39 |         3.90 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                   | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                |                9 |             40 |         4.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                         |                                                                                                                                                                                                                                                          |                5 |             40 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                            |               16 |             40 |         2.50 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                |               15 |             41 |         2.73 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                           | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                             |                7 |             42 |         6.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                           |               15 |             42 |         2.80 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                     | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                           |                8 |             43 |         5.38 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                          |               10 |             47 |         4.70 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                          |               10 |             47 |         4.70 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/filter/gray2rgb/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                             |               21 |             47 |         2.24 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                            | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               15 |             48 |         3.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filtejbC_U11/convolution_filtejbC_DSP48_1_U/CEA1                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               17 |             48 |         2.82 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filter_AXILiteS_s_axi_U/col_0_reg_5470                                                                                                                                                                            | design_1_i/filter/convolution_filter/inst/col_0_reg_547                                                                                                                                                                                                  |               14 |             48 |         3.43 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/line_buffer_V_4_U/convolution_filtebkb_ram_U/line_buffer_V_0_we1                                                                                                                                                              |                                                                                                                                                                                                                                                          |               15 |             48 |         3.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                   | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                    |               11 |             48 |         4.36 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                8 |             49 |         6.12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                9 |             49 |         5.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                9 |             49 |         5.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               10 |             49 |         4.90 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                      |               10 |             50 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_CS_fsm_state48                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               15 |             50 |         3.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                          |                7 |             50 |         7.14 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                  | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                |               12 |             50 |         4.17 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                          |                7 |             51 |         7.29 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                          |               10 |             52 |         5.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                          |               12 |             52 |         4.33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                          |               11 |             52 |         4.73 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                          |               10 |             52 |         5.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                          |               15 |             55 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |               25 |             55 |         2.20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                                          |               13 |             58 |         4.46 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               20 |             59 |         2.95 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |               18 |             59 |         3.28 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                           |               21 |             59 |         2.81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             60 |         3.53 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                                                                                          |               20 |             63 |         3.15 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                      | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                       |               11 |             66 |         6.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               18 |             67 |         3.72 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               11 |             67 |         6.09 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               13 |             67 |         5.15 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               16 |             70 |         4.38 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               13 |             73 |         5.62 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               12 |             73 |         6.08 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |               14 |             73 |         5.21 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               19 |             73 |         3.84 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |               13 |             73 |         5.62 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               16 |             73 |         4.56 |
|  design_1_i/clk_wiz/inst/clk_out2                                           |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               20 |             73 |         3.65 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                           |               17 |             73 |         4.29 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               16 |             75 |         4.69 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                    |               16 |             76 |         4.75 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               32 |             78 |         2.44 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               16 |             78 |         4.88 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                           | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               25 |             78 |         3.12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                               | design_1_i/VDMA/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                   |               21 |             78 |         3.71 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               15 |             79 |         5.27 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               16 |             82 |         5.12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/add_ln1192_reg_21870                                                                                                                                                                           |                                                                                                                                                                                                                                                          |               24 |             82 |         3.42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               17 |             85 |         5.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          | design_1_i/AXI2DVI/axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                  | design_1_i/AXI2DVI/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                      |               31 |             86 |         2.77 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                  |                                                                                                                                                                                                                                                          |               23 |             98 |         4.26 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/k_buf_val_val_1_0_U/Resize_opr_linearcud_ram_U/ap_enable_reg_pp0_iter38_reg                                                                                                                    |                                                                                                                                                                                                                                                          |               24 |             98 |         4.08 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                          |               13 |            100 |         7.69 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/fx_V_reg_20190                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               28 |            100 |         3.57 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                          |               14 |            106 |         7.57 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                          |               14 |            108 |         7.71 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                               |                                                                                                                                                                                                                                                          |               23 |            109 |         4.74 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/smartconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                          |               14 |            112 |         8.00 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/ap_CS_fsm_state47                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               31 |            116 |         3.74 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                         |               30 |            141 |         4.70 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | design_1_i/VDMA/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                           |               32 |            141 |         4.41 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_sdiv_4dEe_U17/scaleImage_sdiv_4dEe_div_U/scaleImage_sdiv_4dEe_div_u_0/ap_rst_n_0                                                                                     |               50 |            156 |         3.12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filtejbC_U3/convolution_filtejbC_DSP48_1_U/window_V_0_10                                                                                                                                                          |                                                                                                                                                                                                                                                          |               59 |            168 |         2.85 |
|  design_1_i/processing_system7/inst/FCLK_CLK1_BUFG                          |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               73 |            246 |         3.37 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/convolution_filter/inst/convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/ap_CS_fsm_reg[1]                                                                                                                              |                                                                                                                                                                                                                                                          |              196 |            720 |         3.67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |              484 |           1545 |         3.19 |
|  design_1_i/processing_system7/inst/FCLK_CLK0                               | design_1_i/filter/scaleImage/inst/Resize_U0/grp_Resize_opr_linear_fu_160/scaleImage_udiv_2fYi_U19/scaleImage_udiv_2fYi_div_U/scaleImage_udiv_2fYi_div_u_0/ap_CS_fsm_reg[49]                                                                                             |                                                                                                                                                                                                                                                          |              773 |           3027 |         3.92 |
+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


