# MIPS R2000 - Project Summary

The textbook RISC processor (1985).

## Key Features
- 32 registers (R0 hardwired to zero)
- 5-stage pipeline (IF/ID/EX/MEM/WB)
- All instructions 32 bits
- Load/store architecture

## Impact
- Patterson & Hennessy textbook
- Millions of students
- PlayStation 1/2/PSP
- SGI workstations

---
**Version:** 1.0
