<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:37.099+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_BREADY' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.229+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWUSER' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.209+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWREGION' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.188+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWQOS' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.170+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWPROT' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.149+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWCACHE' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.125+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWLOCK' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.106+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWBURST' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.090+0330" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2/m_axi_gmem_AWSIZE' to 0." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-08T18:05:36.072+0330" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
