# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/THUAN/Downloads/encap/barrett_red_gen.v" \
"C:/Users/THUAN/Downloads/encap/cdw_xor_tmp.v" \
"C:/Users/THUAN/Downloads/encap/concat_code.v" \
"C:/Users/THUAN/Downloads/encap/control_path.v" \
"C:/Users/THUAN/Downloads/encap/data_path.v" \
"C:/Users/THUAN/Downloads/encap/encap.v" \
"C:/Users/THUAN/Downloads/encap/encrypt.v" \
"C:/Users/THUAN/Downloads/encap/encrypt_parallel.v" \
"C:/Users/THUAN/Downloads/encap/fixed_weight.v" \
"C:/Users/THUAN/Downloads/encap/fixed_weight_ct.v" \
"C:/Users/THUAN/Downloads/encap/fixed_weight_cww.v" \
"C:/Users/THUAN/Downloads/encap/gf_mul.v" \
"C:/Users/THUAN/Downloads/encap/hqc_barrett_red.v" \
"C:/Users/THUAN/Downloads/encap/karatsuba_small.v" \
"C:/Users/THUAN/Downloads/encap/keccak_top.v" \
"C:/Users/THUAN/Downloads/encap/loc_based_adder.v" \
"C:/Users/THUAN/Downloads/encap/mem_dual.v" \
"C:/Users/THUAN/Downloads/encap/mem_single.v" \
"C:/Users/THUAN/Downloads/encap/mod34.v" \
"C:/Users/THUAN/Downloads/encap/onegen.v" \
"C:/Users/THUAN/Downloads/encap/onegen_ct.v" \
"C:/Users/THUAN/Downloads/encap/poly_mult.v" \
"C:/Users/THUAN/Downloads/encap/rc.v" \
"C:/Users/THUAN/Downloads/encap/reed_muller_encode.v" \
"C:/Users/THUAN/Downloads/encap/reed_solomon_encode.v" \
"C:/Users/THUAN/Downloads/encap/rm_encoder.v" \
"C:/Users/THUAN/Downloads/encap/state_ram.v" \
"C:/Users/THUAN/Downloads/encap/stateram_inference.v" \
"C:/Users/THUAN/Downloads/encap/transform.v" \
"C:/Users/THUAN/Downloads/encap/xor_based_adder.v" \
"C:/Users/THUAN/Downloads/encap/encap_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
