

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Thu Jul 18 10:37:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        teste_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        2|  858993462|  20.000 ns|  8.590 sec|    2|  858993462|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |      Trip     |          |
        |     Loop Name     |   min   |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |- VITIS_LOOP_32_2  |        0|  858993460|         3|          1|          1|  0 ~ 858993459|       yes|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 6 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln25"   --->   Operation 7 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln28_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln28_1"   --->   Operation 8 'read' 'trunc_ln28_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i61 %sext_ln25_read"   --->   Operation 9 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_3"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %out_stream_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_0, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln32 = store i30 0, i30 %p" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 13 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_1 = load i30 %p" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 15 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.49ns)   --->   "%icmp_ln32 = icmp_eq  i30 %p_1, i30 %trunc_ln28_1_read" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 17 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.49ns)   --->   "%add_ln32 = add i30 %p_1, i30 1" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 18 'add' 'add_ln32' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc.split, void %for.inc8.loopexit.exitStub" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 19 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln32 = store i30 %add_ln32, i30 %p" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.50>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln25_cast" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (9.50ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 22 'read' 'gmem_addr_read' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%pixel_data = trunc i64 %gmem_addr_read" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 23 'trunc' 'pixel_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [hls_sources/finn_feeder_chiplet.cpp:33]   --->   Operation 24 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 858993459, i64 429496729" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 26 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i40P0A, i40 %out_stream_V_data_V, i40 %pixel_data" [hls_sources/finn_feeder_chiplet.cpp:35]   --->   Operation 27 'write' 'write_ln35' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 28 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 0.500ns.

 <State 1>: 5.669ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln32', hls_sources/finn_feeder_chiplet.cpp:32) of constant 0 on local variable 'p', hls_sources/finn_feeder_chiplet.cpp:32 [12]  (1.588 ns)
	'load' operation 30 bit ('p', hls_sources/finn_feeder_chiplet.cpp:32) on local variable 'p', hls_sources/finn_feeder_chiplet.cpp:32 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln32', hls_sources/finn_feeder_chiplet.cpp:32) [17]  (2.493 ns)
	'store' operation 0 bit ('store_ln32', hls_sources/finn_feeder_chiplet.cpp:32) of variable 'add_ln32', hls_sources/finn_feeder_chiplet.cpp:32 on local variable 'p', hls_sources/finn_feeder_chiplet.cpp:32 [28]  (1.588 ns)

 <State 2>: 9.500ns
The critical path consists of the following:
	'getelementptr' operation 64 bit ('gmem_addr', hls_sources/finn_feeder_chiplet.cpp:25) [21]  (0.000 ns)
	bus read operation ('gmem_addr_read', hls_sources/finn_feeder_chiplet.cpp:34) on port 'gmem' (hls_sources/finn_feeder_chiplet.cpp:34) [25]  (9.500 ns)

 <State 3>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln35', hls_sources/finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (hls_sources/finn_feeder_chiplet.cpp:35) [27]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
