ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c"
  20              		.section	.text.dma_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	dma_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	dma_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \file    gd32f4xx_dma.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief   DMA driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** are permitted provided that the following conditions are met:
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        list of conditions and the following disclaimer.
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        this list of conditions and the following disclaimer in the documentation
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        and/or other materials provided with the distribution.
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        may be used to endorse or promote products derived from this software without
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        specific prior written permission.
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** OF SUCH DAMAGE.
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** #include "gd32f4xx_dma.h"
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*  DMA register bit offset */
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** #define CHXCTL_PERIEN_OFFSET            ((uint32_t)25U)
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    deinitialize DMA a channel registers
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
  30              		.loc 1 52 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* disable DMA a channel */
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  35              		.loc 1 54 5 view .LVU1
  36 0000 01EB4103 		add	r3, r1, r1, lsl #1
  37 0004 00EBC303 		add	r3, r0, r3, lsl #3
  38 0008 1A69     		ldr	r2, [r3, #16]
  39              		.loc 1 54 37 is_stmt 0 view .LVU2
  40 000a 22F00102 		bic	r2, r2, #1
  41 000e 1A61     		str	r2, [r3, #16]
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* reset DMA channel registers */
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  42              		.loc 1 56 5 is_stmt 1 view .LVU3
  43              		.loc 1 56 37 is_stmt 0 view .LVU4
  44 0010 0022     		movs	r2, #0
  45 0012 1A61     		str	r2, [r3, #16]
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  46              		.loc 1 57 5 is_stmt 1 view .LVU5
  47              		.loc 1 57 37 is_stmt 0 view .LVU6
  48 0014 5A61     		str	r2, [r3, #20]
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  49              		.loc 1 58 5 is_stmt 1 view .LVU7
  50              		.loc 1 58 39 is_stmt 0 view .LVU8
  51 0016 9A61     		str	r2, [r3, #24]
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  52              		.loc 1 59 5 is_stmt 1 view .LVU9
  53              		.loc 1 59 40 is_stmt 0 view .LVU10
  54 0018 DA61     		str	r2, [r3, #28]
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  55              		.loc 1 60 5 is_stmt 1 view .LVU11
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 3


  56              		.loc 1 60 40 is_stmt 0 view .LVU12
  57 001a 1A62     		str	r2, [r3, #32]
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  58              		.loc 1 61 5 is_stmt 1 view .LVU13
  59              		.loc 1 61 38 is_stmt 0 view .LVU14
  60 001c 5A62     		str	r2, [r3, #36]
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  61              		.loc 1 62 5 is_stmt 1 view .LVU15
  62              		.loc 1 62 7 is_stmt 0 view .LVU16
  63 001e 0329     		cmp	r1, #3
  64 0020 0CD8     		bhi	.L2
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  65              		.loc 1 63 9 is_stmt 1 view .LVU17
  66 0022 8368     		ldr	r3, [r0, #8]
  67              		.loc 1 63 34 is_stmt 0 view .LVU18
  68 0024 01EB4102 		add	r2, r1, r1, lsl #1
  69 0028 C1F34001 		ubfx	r1, r1, #1, #1
  70              	.LVL1:
  71              		.loc 1 63 34 view .LVU19
  72 002c 8900     		lsls	r1, r1, #2
  73 002e 01EB4201 		add	r1, r1, r2, lsl #1
  74 0032 3D22     		movs	r2, #61
  75 0034 8A40     		lsls	r2, r2, r1
  76              		.loc 1 63 31 view .LVU20
  77 0036 1343     		orrs	r3, r3, r2
  78 0038 8360     		str	r3, [r0, #8]
  79 003a 7047     		bx	lr
  80              	.LVL2:
  81              	.L2:
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
  82              		.loc 1 65 9 is_stmt 1 view .LVU21
  83              		.loc 1 65 18 is_stmt 0 view .LVU22
  84 003c 0439     		subs	r1, r1, #4
  85              	.LVL3:
  86              		.loc 1 65 18 view .LVU23
  87 003e C9B2     		uxtb	r1, r1
  88              	.LVL4:
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  89              		.loc 1 66 9 is_stmt 1 view .LVU24
  90 0040 C368     		ldr	r3, [r0, #12]
  91              		.loc 1 66 34 is_stmt 0 view .LVU25
  92 0042 01EB4102 		add	r2, r1, r1, lsl #1
  93 0046 C1F34001 		ubfx	r1, r1, #1, #1
  94              	.LVL5:
  95              		.loc 1 66 34 view .LVU26
  96 004a 8900     		lsls	r1, r1, #2
  97 004c 01EB4201 		add	r1, r1, r2, lsl #1
  98 0050 3D22     		movs	r2, #61
  99 0052 8A40     		lsls	r2, r2, r1
 100              		.loc 1 66 31 view .LVU27
 101 0054 1343     		orrs	r3, r3, r2
 102 0056 C360     		str	r3, [r0, #12]
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 103              		.loc 1 68 1 view .LVU28
 104 0058 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 4


 105              		.cfi_endproc
 106              	.LFE116:
 108              		.section	.text.dma_single_data_para_struct_init,"ax",%progbits
 109              		.align	1
 110              		.global	dma_single_data_para_struct_init
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	dma_single_data_para_struct_init:
 116              	.LVL6:
 117              	.LFB117:
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA single data mode parameters struct with the default values
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_single_data_para_struct_init(dma_single_data_parameter_struct *init_struct)
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 118              		.loc 1 77 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 123              		.loc 1 79 5 view .LVU30
 124              		.loc 1 79 38 is_stmt 0 view .LVU31
 125 0000 0023     		movs	r3, #0
 126 0002 0360     		str	r3, [r0]
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 127              		.loc 1 80 5 is_stmt 1 view .LVU32
 128              		.loc 1 80 38 is_stmt 0 view .LVU33
 129 0004 0122     		movs	r2, #1
 130 0006 4260     		str	r2, [r0, #4]
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 131              		.loc 1 81 5 is_stmt 1 view .LVU34
 132              		.loc 1 81 38 is_stmt 0 view .LVU35
 133 0008 8360     		str	r3, [r0, #8]
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 134              		.loc 1 82 5 is_stmt 1 view .LVU36
 135              		.loc 1 82 38 is_stmt 0 view .LVU37
 136 000a C260     		str	r2, [r0, #12]
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_memory_width = 0U;
 137              		.loc 1 83 5 is_stmt 1 view .LVU38
 138              		.loc 1 83 38 is_stmt 0 view .LVU39
 139 000c 0361     		str	r3, [r0, #16]
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 140              		.loc 1 84 5 is_stmt 1 view .LVU40
 141              		.loc 1 84 38 is_stmt 0 view .LVU41
 142 000e 4261     		str	r2, [r0, #20]
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 143              		.loc 1 85 5 is_stmt 1 view .LVU42
 144              		.loc 1 85 38 is_stmt 0 view .LVU43
 145 0010 8361     		str	r3, [r0, #24]
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 5


 146              		.loc 1 86 5 is_stmt 1 view .LVU44
 147              		.loc 1 86 38 is_stmt 0 view .LVU45
 148 0012 C361     		str	r3, [r0, #28]
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 149              		.loc 1 87 5 is_stmt 1 view .LVU46
 150              		.loc 1 87 38 is_stmt 0 view .LVU47
 151 0014 0362     		str	r3, [r0, #32]
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 152              		.loc 1 88 1 view .LVU48
 153 0016 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE117:
 157              		.section	.text.dma_multi_data_para_struct_init,"ax",%progbits
 158              		.align	1
 159              		.global	dma_multi_data_para_struct_init
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	dma_multi_data_para_struct_init:
 165              	.LVL7:
 166              	.LFB118:
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA multi data mode parameters struct with the default values
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_multi_data_para_struct_init(dma_multi_data_parameter_struct *init_struct)
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 167              		.loc 1 97 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		@ link register save eliminated.
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 172              		.loc 1 99 5 view .LVU50
 173              		.loc 1 99 38 is_stmt 0 view .LVU51
 174 0000 0023     		movs	r3, #0
 175 0002 0360     		str	r3, [r0]
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_width        = 0U;
 176              		.loc 1 100 5 is_stmt 1 view .LVU52
 177              		.loc 1 100 38 is_stmt 0 view .LVU53
 178 0004 4360     		str	r3, [r0, #4]
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 179              		.loc 1 101 5 is_stmt 1 view .LVU54
 180              		.loc 1 101 38 is_stmt 0 view .LVU55
 181 0006 0122     		movs	r2, #1
 182 0008 8260     		str	r2, [r0, #8]
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 183              		.loc 1 102 5 is_stmt 1 view .LVU56
 184              		.loc 1 102 38 is_stmt 0 view .LVU57
 185 000a C360     		str	r3, [r0, #12]
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_width        = 0U;
 186              		.loc 1 103 5 is_stmt 1 view .LVU58
 187              		.loc 1 103 38 is_stmt 0 view .LVU59
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 6


 188 000c 0361     		str	r3, [r0, #16]
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 189              		.loc 1 104 5 is_stmt 1 view .LVU60
 190              		.loc 1 104 38 is_stmt 0 view .LVU61
 191 000e 4261     		str	r2, [r0, #20]
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_burst_width  = 0U;
 192              		.loc 1 105 5 is_stmt 1 view .LVU62
 193              		.loc 1 105 38 is_stmt 0 view .LVU63
 194 0010 8361     		str	r3, [r0, #24]
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_burst_width  = 0U;
 195              		.loc 1 106 5 is_stmt 1 view .LVU64
 196              		.loc 1 106 38 is_stmt 0 view .LVU65
 197 0012 C361     		str	r3, [r0, #28]
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 198              		.loc 1 107 5 is_stmt 1 view .LVU66
 199              		.loc 1 107 38 is_stmt 0 view .LVU67
 200 0014 4262     		str	r2, [r0, #36]
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 201              		.loc 1 108 5 is_stmt 1 view .LVU68
 202              		.loc 1 108 38 is_stmt 0 view .LVU69
 203 0016 8362     		str	r3, [r0, #40]
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
 204              		.loc 1 109 5 is_stmt 1 view .LVU70
 205              		.loc 1 109 38 is_stmt 0 view .LVU71
 206 0018 C362     		str	r3, [r0, #44]
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 207              		.loc 1 110 5 is_stmt 1 view .LVU72
 208              		.loc 1 110 38 is_stmt 0 view .LVU73
 209 001a 0363     		str	r3, [r0, #48]
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 210              		.loc 1 111 1 view .LVU74
 211 001c 7047     		bx	lr
 212              		.cfi_endproc
 213              	.LFE118:
 215              		.section	.text.dma_single_data_mode_init,"ax",%progbits
 216              		.align	1
 217              		.global	dma_single_data_mode_init
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 222              	dma_single_data_mode_init:
 223              	.LVL8:
 224              	.LFB119:
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize DMA single data mode
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA single data mode
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory0_addr: memory base address
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_memory_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDT
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 7


 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_single_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_single_data_para
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 225              		.loc 1 133 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 230              		.loc 1 133 1 is_stmt 0 view .LVU76
 231 0000 10B4     		push	{r4}
 232              	.LCFI0:
 233              		.cfi_def_cfa_offset 4
 234              		.cfi_offset 4, -4
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 235              		.loc 1 134 5 is_stmt 1 view .LVU77
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* select single data mode */
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) &= ~DMA_CHXFCTL_MDMEN;
 236              		.loc 1 137 5 view .LVU78
 237 0002 01EB4101 		add	r1, r1, r1, lsl #1
 238              	.LVL9:
 239              		.loc 1 137 5 is_stmt 0 view .LVU79
 240 0006 00EBC100 		add	r0, r0, r1, lsl #3
 241              	.LVL10:
 242              		.loc 1 137 5 view .LVU80
 243 000a 436A     		ldr	r3, [r0, #36]
 244              		.loc 1 137 38 view .LVU81
 245 000c 23F00403 		bic	r3, r3, #4
 246 0010 4362     		str	r3, [r0, #36]
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 247              		.loc 1 140 5 is_stmt 1 view .LVU82
 248              		.loc 1 140 52 is_stmt 0 view .LVU83
 249 0012 1368     		ldr	r3, [r2]
 250              		.loc 1 140 39 view .LVU84
 251 0014 8361     		str	r3, [r0, #24]
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 252              		.loc 1 143 5 is_stmt 1 view .LVU85
 253              		.loc 1 143 53 is_stmt 0 view .LVU86
 254 0016 9368     		ldr	r3, [r2, #8]
 255              		.loc 1 143 40 view .LVU87
 256 0018 C361     		str	r3, [r0, #28]
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 257              		.loc 1 146 5 is_stmt 1 view .LVU88
 258              		.loc 1 146 50 is_stmt 0 view .LVU89
 259 001a D369     		ldr	r3, [r2, #28]
 260              		.loc 1 146 37 view .LVU90
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 8


 261 001c 4361     		str	r3, [r0, #20]
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode */
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 262              		.loc 1 149 5 is_stmt 1 view .LVU91
 263              		.loc 1 149 9 is_stmt 0 view .LVU92
 264 001e 0169     		ldr	r1, [r0, #16]
 265              	.LVL11:
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 266              		.loc 1 150 5 is_stmt 1 view .LVU93
 267              		.loc 1 150 9 is_stmt 0 view .LVU94
 268 0020 21F45E31 		bic	r1, r1, #227328
 269              	.LVL12:
 270              		.loc 1 150 9 view .LVU95
 271 0024 21F0C001 		bic	r1, r1, #192
 272              	.LVL13:
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_memory_width | (init_struct->periph_memory_width << 2) | init_struc
 273              		.loc 1 151 5 is_stmt 1 view .LVU96
 274              		.loc 1 151 24 is_stmt 0 view .LVU97
 275 0028 1369     		ldr	r3, [r2, #16]
 276              		.loc 1 151 46 view .LVU98
 277 002a 43EA8303 		orr	r3, r3, r3, lsl #2
 278              		.loc 1 151 88 view .LVU99
 279 002e 146A     		ldr	r4, [r2, #32]
 280 0030 2343     		orrs	r3, r3, r4
 281              		.loc 1 151 112 view .LVU100
 282 0032 9469     		ldr	r4, [r2, #24]
 283 0034 2343     		orrs	r3, r3, r4
 284              		.loc 1 151 9 view .LVU101
 285 0036 0B43     		orrs	r3, r3, r1
 286              	.LVL14:
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 287              		.loc 1 152 5 is_stmt 1 view .LVU102
 288              		.loc 1 152 37 is_stmt 0 view .LVU103
 289 0038 0361     		str	r3, [r0, #16]
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 290              		.loc 1 155 5 is_stmt 1 view .LVU104
 291              		.loc 1 155 49 is_stmt 0 view .LVU105
 292 003a 5368     		ldr	r3, [r2, #4]
 293              	.LVL15:
 294              		.loc 1 155 7 view .LVU106
 295 003c 93B9     		cbnz	r3, .L7
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 296              		.loc 1 156 9 is_stmt 1 view .LVU107
 297 003e 0369     		ldr	r3, [r0, #16]
 298              		.loc 1 156 41 is_stmt 0 view .LVU108
 299 0040 43F40073 		orr	r3, r3, #512
 300 0044 0361     		str	r3, [r0, #16]
 301              	.LVL16:
 302              	.L8:
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 9


 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 303              		.loc 1 164 5 is_stmt 1 view .LVU109
 304              		.loc 1 164 49 is_stmt 0 view .LVU110
 305 0046 D368     		ldr	r3, [r2, #12]
 306              		.loc 1 164 7 view .LVU111
 307 0048 C3B9     		cbnz	r3, .L10
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 308              		.loc 1 165 9 is_stmt 1 view .LVU112
 309 004a 0369     		ldr	r3, [r0, #16]
 310              		.loc 1 165 41 is_stmt 0 view .LVU113
 311 004c 43F48063 		orr	r3, r3, #1024
 312 0050 0361     		str	r3, [r0, #16]
 313              	.L11:
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 314              		.loc 1 171 5 is_stmt 1 view .LVU114
 315              		.loc 1 171 47 is_stmt 0 view .LVU115
 316 0052 5369     		ldr	r3, [r2, #20]
 317              		.loc 1 171 7 view .LVU116
 318 0054 BBB9     		cbnz	r3, .L12
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 319              		.loc 1 172 9 is_stmt 1 view .LVU117
 320 0056 0369     		ldr	r3, [r0, #16]
 321              		.loc 1 172 41 is_stmt 0 view .LVU118
 322 0058 43F48073 		orr	r3, r3, #256
 323 005c 0361     		str	r3, [r0, #16]
 324              	.L6:
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 325              		.loc 1 176 1 view .LVU119
 326 005e 5DF8044B 		ldr	r4, [sp], #4
 327              	.LCFI1:
 328              		.cfi_remember_state
 329              		.cfi_restore 4
 330              		.cfi_def_cfa_offset 0
 331 0062 7047     		bx	lr
 332              	.LVL17:
 333              	.L7:
 334              	.LCFI2:
 335              		.cfi_restore_state
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 336              		.loc 1 157 12 is_stmt 1 view .LVU120
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 337              		.loc 1 157 14 is_stmt 0 view .LVU121
 338 0064 012B     		cmp	r3, #1
 339 0066 04D0     		beq	.L15
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 340              		.loc 1 160 9 is_stmt 1 view .LVU122
 341 0068 0369     		ldr	r3, [r0, #16]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 10


 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 342              		.loc 1 160 41 is_stmt 0 view .LVU123
 343 006a 43F40043 		orr	r3, r3, #32768
 344 006e 0361     		str	r3, [r0, #16]
 345              	.LVL18:
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 346              		.loc 1 160 41 view .LVU124
 347 0070 E9E7     		b	.L8
 348              	.LVL19:
 349              	.L15:
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 350              		.loc 1 158 9 is_stmt 1 view .LVU125
 351 0072 0369     		ldr	r3, [r0, #16]
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 352              		.loc 1 158 41 is_stmt 0 view .LVU126
 353 0074 23F40073 		bic	r3, r3, #512
 354 0078 0361     		str	r3, [r0, #16]
 355              	.LVL20:
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 356              		.loc 1 158 41 view .LVU127
 357 007a E4E7     		b	.L8
 358              	.L10:
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 359              		.loc 1 167 9 is_stmt 1 view .LVU128
 360 007c 0369     		ldr	r3, [r0, #16]
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 361              		.loc 1 167 41 is_stmt 0 view .LVU129
 362 007e 23F48063 		bic	r3, r3, #1024
 363 0082 0361     		str	r3, [r0, #16]
 364 0084 E5E7     		b	.L11
 365              	.L12:
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 366              		.loc 1 174 9 is_stmt 1 view .LVU130
 367 0086 0369     		ldr	r3, [r0, #16]
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 368              		.loc 1 174 41 is_stmt 0 view .LVU131
 369 0088 23F48073 		bic	r3, r3, #256
 370 008c 0361     		str	r3, [r0, #16]
 371              		.loc 1 176 1 view .LVU132
 372 008e E6E7     		b	.L6
 373              		.cfi_endproc
 374              	.LFE119:
 376              		.section	.text.dma_multi_data_mode_init,"ax",%progbits
 377              		.align	1
 378              		.global	dma_multi_data_mode_init
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	dma_multi_data_mode_init:
 384              	.LVL21:
 385              	.LFB120:
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize DMA multi data mode
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 11


 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_multi_data_parameter_struct: the data needed to initialize DMA multi data mode
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDTH_32BIT
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory0_addr: memory0 base address
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT,DMA_MEMORY_WIDTH_16BIT,DMA_MEMORY_WIDTH_32BIT
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_burst_width: DMA_MEMORY_BURST_SINGLE,DMA_MEMORY_BURST_4_BEAT,DMA_MEMORY_BU
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_burst_width: DMA_PERIPH_BURST_SINGLE,DMA_PERIPH_BURST_4_BEAT,DMA_PERIPH_BU
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   critical_value: DMA_FIFO_1_WORD,DMA_FIFO_2_WORD,DMA_FIFO_3_WORD,DMA_FIFO_4_WORD
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_multi_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_multi_data_parame
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 386              		.loc 1 202 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391              		.loc 1 202 1 is_stmt 0 view .LVU134
 392 0000 10B4     		push	{r4}
 393              	.LCFI3:
 394              		.cfi_def_cfa_offset 4
 395              		.cfi_offset 4, -4
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 396              		.loc 1 203 5 is_stmt 1 view .LVU135
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* select multi data mode and configure FIFO critical value */
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) |= (DMA_CHXFCTL_MDMEN | init_struct->critical_value);
 397              		.loc 1 206 5 view .LVU136
 398              		.loc 1 206 38 is_stmt 0 view .LVU137
 399 0002 01EB4101 		add	r1, r1, r1, lsl #1
 400              	.LVL22:
 401              		.loc 1 206 38 view .LVU138
 402 0006 00EBC100 		add	r0, r0, r1, lsl #3
 403              	.LVL23:
 404              		.loc 1 206 38 view .LVU139
 405 000a 436A     		ldr	r3, [r0, #36]
 406              		.loc 1 206 73 view .LVU140
 407 000c 116A     		ldr	r1, [r2, #32]
 408              		.loc 1 206 38 view .LVU141
 409 000e 0B43     		orrs	r3, r3, r1
 410 0010 43F00403 		orr	r3, r3, #4
 411 0014 4362     		str	r3, [r0, #36]
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 412              		.loc 1 209 5 is_stmt 1 view .LVU142
 413              		.loc 1 209 52 is_stmt 0 view .LVU143
 414 0016 1368     		ldr	r3, [r2]
 415              		.loc 1 209 39 view .LVU144
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 12


 416 0018 8361     		str	r3, [r0, #24]
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 417              		.loc 1 212 5 is_stmt 1 view .LVU145
 418              		.loc 1 212 53 is_stmt 0 view .LVU146
 419 001a D368     		ldr	r3, [r2, #12]
 420              		.loc 1 212 40 view .LVU147
 421 001c C361     		str	r3, [r0, #28]
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 422              		.loc 1 215 5 is_stmt 1 view .LVU148
 423              		.loc 1 215 50 is_stmt 0 view .LVU149
 424 001e D36A     		ldr	r3, [r2, #44]
 425              		.loc 1 215 37 view .LVU150
 426 0020 4361     		str	r3, [r0, #20]
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode,peripheral and
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 427              		.loc 1 218 5 is_stmt 1 view .LVU151
 428              		.loc 1 218 9 is_stmt 0 view .LVU152
 429 0022 0369     		ldr	r3, [r0, #16]
 430              	.LVL24:
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM | DMA_CHXCTL_P
 431              		.loc 1 219 5 is_stmt 1 view .LVU153
 432              		.loc 1 219 9 is_stmt 0 view .LVU154
 433 0024 1C49     		ldr	r1, .L26
 434 0026 1940     		ands	r1, r1, r3
 435              	.LVL25:
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_width | (init_struct->memory_width) | init_struct->priority | init_
 436              		.loc 1 220 5 is_stmt 1 view .LVU155
 437              		.loc 1 220 24 is_stmt 0 view .LVU156
 438 0028 5368     		ldr	r3, [r2, #4]
 439              		.loc 1 220 39 view .LVU157
 440 002a 1469     		ldr	r4, [r2, #16]
 441 002c 2343     		orrs	r3, r3, r4
 442              		.loc 1 220 69 view .LVU158
 443 002e 146B     		ldr	r4, [r2, #48]
 444 0030 2343     		orrs	r3, r3, r4
 445              		.loc 1 220 93 view .LVU159
 446 0032 946A     		ldr	r4, [r2, #40]
 447 0034 2343     		orrs	r3, r3, r4
 448              		.loc 1 220 118 view .LVU160
 449 0036 9469     		ldr	r4, [r2, #24]
 450 0038 2343     		orrs	r3, r3, r4
 451              		.loc 1 220 152 view .LVU161
 452 003a D469     		ldr	r4, [r2, #28]
 453 003c 2343     		orrs	r3, r3, r4
 454              		.loc 1 220 9 view .LVU162
 455 003e 0B43     		orrs	r3, r3, r1
 456              	.LVL26:
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             init_struct->periph_burst_width);
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 457              		.loc 1 222 5 is_stmt 1 view .LVU163
 458              		.loc 1 222 37 is_stmt 0 view .LVU164
 459 0040 0361     		str	r3, [r0, #16]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 13


 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 460              		.loc 1 225 5 is_stmt 1 view .LVU165
 461              		.loc 1 225 49 is_stmt 0 view .LVU166
 462 0042 9368     		ldr	r3, [r2, #8]
 463              	.LVL27:
 464              		.loc 1 225 7 view .LVU167
 465 0044 93B9     		cbnz	r3, .L17
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 466              		.loc 1 226 9 is_stmt 1 view .LVU168
 467 0046 0369     		ldr	r3, [r0, #16]
 468              		.loc 1 226 41 is_stmt 0 view .LVU169
 469 0048 43F40073 		orr	r3, r3, #512
 470 004c 0361     		str	r3, [r0, #16]
 471              	.LVL28:
 472              	.L18:
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 473              		.loc 1 234 5 is_stmt 1 view .LVU170
 474              		.loc 1 234 49 is_stmt 0 view .LVU171
 475 004e 5369     		ldr	r3, [r2, #20]
 476              		.loc 1 234 7 view .LVU172
 477 0050 C3B9     		cbnz	r3, .L20
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 478              		.loc 1 235 9 is_stmt 1 view .LVU173
 479 0052 0369     		ldr	r3, [r0, #16]
 480              		.loc 1 235 41 is_stmt 0 view .LVU174
 481 0054 43F48063 		orr	r3, r3, #1024
 482 0058 0361     		str	r3, [r0, #16]
 483              	.L21:
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 484              		.loc 1 241 5 is_stmt 1 view .LVU175
 485              		.loc 1 241 47 is_stmt 0 view .LVU176
 486 005a 536A     		ldr	r3, [r2, #36]
 487              		.loc 1 241 7 view .LVU177
 488 005c BBB9     		cbnz	r3, .L22
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 489              		.loc 1 242 9 is_stmt 1 view .LVU178
 490 005e 0369     		ldr	r3, [r0, #16]
 491              		.loc 1 242 41 is_stmt 0 view .LVU179
 492 0060 43F48073 		orr	r3, r3, #256
 493 0064 0361     		str	r3, [r0, #16]
 494              	.L16:
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 14


 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 495              		.loc 1 246 1 view .LVU180
 496 0066 5DF8044B 		ldr	r4, [sp], #4
 497              	.LCFI4:
 498              		.cfi_remember_state
 499              		.cfi_restore 4
 500              		.cfi_def_cfa_offset 0
 501 006a 7047     		bx	lr
 502              	.LVL29:
 503              	.L17:
 504              	.LCFI5:
 505              		.cfi_restore_state
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 506              		.loc 1 227 12 is_stmt 1 view .LVU181
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 507              		.loc 1 227 14 is_stmt 0 view .LVU182
 508 006c 012B     		cmp	r3, #1
 509 006e 04D0     		beq	.L25
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 510              		.loc 1 230 9 is_stmt 1 view .LVU183
 511 0070 0369     		ldr	r3, [r0, #16]
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 512              		.loc 1 230 41 is_stmt 0 view .LVU184
 513 0072 43F40043 		orr	r3, r3, #32768
 514 0076 0361     		str	r3, [r0, #16]
 515              	.LVL30:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 516              		.loc 1 230 41 view .LVU185
 517 0078 E9E7     		b	.L18
 518              	.LVL31:
 519              	.L25:
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 520              		.loc 1 228 9 is_stmt 1 view .LVU186
 521 007a 0369     		ldr	r3, [r0, #16]
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 522              		.loc 1 228 41 is_stmt 0 view .LVU187
 523 007c 23F40073 		bic	r3, r3, #512
 524 0080 0361     		str	r3, [r0, #16]
 525              	.LVL32:
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 526              		.loc 1 228 41 view .LVU188
 527 0082 E4E7     		b	.L18
 528              	.L20:
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 529              		.loc 1 237 9 is_stmt 1 view .LVU189
 530 0084 0369     		ldr	r3, [r0, #16]
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 531              		.loc 1 237 41 is_stmt 0 view .LVU190
 532 0086 23F48063 		bic	r3, r3, #1024
 533 008a 0361     		str	r3, [r0, #16]
 534 008c E5E7     		b	.L21
 535              	.L22:
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 536              		.loc 1 244 9 is_stmt 1 view .LVU191
 537 008e 0369     		ldr	r3, [r0, #16]
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 15


 538              		.loc 1 244 41 is_stmt 0 view .LVU192
 539 0090 23F48073 		bic	r3, r3, #256
 540 0094 0361     		str	r3, [r0, #16]
 541              		.loc 1 246 1 view .LVU193
 542 0096 E6E7     		b	.L16
 543              	.L27:
 544              		.align	2
 545              	.L26:
 546 0098 3F871CFE 		.word	-31684801
 547              		.cfi_endproc
 548              	.LFE120:
 550              		.section	.text.dma_periph_address_config,"ax",%progbits
 551              		.align	1
 552              		.global	dma_periph_address_config
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 557              	dma_periph_address_config:
 558              	.LVL33:
 559              	.LFB121:
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    set DMA peripheral base address
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  address: peripheral base address
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 560              		.loc 1 259 1 is_stmt 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564              		@ link register save eliminated.
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 565              		.loc 1 260 5 view .LVU195
 566 0000 01EB4101 		add	r1, r1, r1, lsl #1
 567              	.LVL34:
 568              		.loc 1 260 5 is_stmt 0 view .LVU196
 569 0004 00EBC100 		add	r0, r0, r1, lsl #3
 570              	.LVL35:
 571              		.loc 1 260 39 view .LVU197
 572 0008 8261     		str	r2, [r0, #24]
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 573              		.loc 1 261 1 view .LVU198
 574 000a 7047     		bx	lr
 575              		.cfi_endproc
 576              	.LFE121:
 578              		.section	.text.dma_memory_address_config,"ax",%progbits
 579              		.align	1
 580              		.global	dma_memory_address_config
 581              		.syntax unified
 582              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 16


 583              		.thumb_func
 585              	dma_memory_address_config:
 586              	.LVL36:
 587              	.LFB122:
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    set DMA Memory0 base address
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set Memory base address
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  memory_flag: DMA_MEMORY_x(x=0,1)
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  address: Memory base address
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t memory_flag,
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 588              		.loc 1 275 1 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592              		@ link register save eliminated.
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(memory_flag) {
 593              		.loc 1 276 5 view .LVU200
 594              		.loc 1 276 7 is_stmt 0 view .LVU201
 595 0000 2AB1     		cbz	r2, .L30
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHM1ADDR(dma_periph, channelx) = address;
 596              		.loc 1 277 9 is_stmt 1 view .LVU202
 597 0002 01EB4101 		add	r1, r1, r1, lsl #1
 598              	.LVL37:
 599              		.loc 1 277 9 is_stmt 0 view .LVU203
 600 0006 00EBC100 		add	r0, r0, r1, lsl #3
 601              	.LVL38:
 602              		.loc 1 277 44 view .LVU204
 603 000a 0362     		str	r3, [r0, #32]
 604 000c 7047     		bx	lr
 605              	.LVL39:
 606              	.L30:
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHM0ADDR(dma_periph, channelx) = address;
 607              		.loc 1 279 9 is_stmt 1 view .LVU205
 608 000e 01EB4101 		add	r1, r1, r1, lsl #1
 609              	.LVL40:
 610              		.loc 1 279 9 is_stmt 0 view .LVU206
 611 0012 00EBC100 		add	r0, r0, r1, lsl #3
 612              	.LVL41:
 613              		.loc 1 279 44 view .LVU207
 614 0016 C361     		str	r3, [r0, #28]
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 615              		.loc 1 281 1 view .LVU208
 616 0018 7047     		bx	lr
 617              		.cfi_endproc
 618              	.LFE122:
 620              		.section	.text.dma_transfer_number_config,"ax",%progbits
 621              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 17


 622              		.global	dma_transfer_number_config
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 627              	dma_transfer_number_config:
 628              	.LVL42:
 629              	.LFB123:
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    set the number of remaining data to be transferred by the DMA
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 630              		.loc 1 294 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		@ link register save eliminated.
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = number;
 635              		.loc 1 295 5 view .LVU210
 636 0000 01EB4101 		add	r1, r1, r1, lsl #1
 637              	.LVL43:
 638              		.loc 1 295 5 is_stmt 0 view .LVU211
 639 0004 00EBC100 		add	r0, r0, r1, lsl #3
 640              	.LVL44:
 641              		.loc 1 295 37 view .LVU212
 642 0008 4261     		str	r2, [r0, #20]
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 643              		.loc 1 296 1 view .LVU213
 644 000a 7047     		bx	lr
 645              		.cfi_endproc
 646              	.LFE123:
 648              		.section	.text.dma_transfer_number_get,"ax",%progbits
 649              		.align	1
 650              		.global	dma_transfer_number_get
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 655              	dma_transfer_number_get:
 656              	.LVL45:
 657              	.LFB124:
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    get the number of remaining data to be transferred by the DMA
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 18


 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 658              		.loc 1 308 1 is_stmt 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662              		@ link register save eliminated.
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 663              		.loc 1 309 5 view .LVU215
 664              		.loc 1 309 22 is_stmt 0 view .LVU216
 665 0000 01EB4101 		add	r1, r1, r1, lsl #1
 666              	.LVL46:
 667              		.loc 1 309 22 view .LVU217
 668 0004 00EBC100 		add	r0, r0, r1, lsl #3
 669              	.LVL47:
 670              		.loc 1 309 12 view .LVU218
 671 0008 4069     		ldr	r0, [r0, #20]
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 672              		.loc 1 310 1 view .LVU219
 673 000a 7047     		bx	lr
 674              		.cfi_endproc
 675              	.LFE124:
 677              		.section	.text.dma_priority_config,"ax",%progbits
 678              		.align	1
 679              		.global	dma_priority_config
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	dma_priority_config:
 685              	.LVL48:
 686              	.LFB125:
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure priority level of DMA channel
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  priority: priority Level of this channel
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 687              		.loc 1 328 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 692              		.loc 1 329 5 view .LVU221
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 19


 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 693              		.loc 1 331 5 view .LVU222
 694              		.loc 1 331 11 is_stmt 0 view .LVU223
 695 0000 01EB4101 		add	r1, r1, r1, lsl #1
 696              	.LVL49:
 697              		.loc 1 331 11 view .LVU224
 698 0004 00EBC100 		add	r0, r0, r1, lsl #3
 699              	.LVL50:
 700              		.loc 1 331 9 view .LVU225
 701 0008 0369     		ldr	r3, [r0, #16]
 702              	.LVL51:
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 703              		.loc 1 333 5 is_stmt 1 view .LVU226
 704              		.loc 1 333 9 is_stmt 0 view .LVU227
 705 000a 23F44033 		bic	r3, r3, #196608
 706              	.LVL52:
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= priority;
 707              		.loc 1 334 5 is_stmt 1 view .LVU228
 708              		.loc 1 334 9 is_stmt 0 view .LVU229
 709 000e 1343     		orrs	r3, r3, r2
 710              	.LVL53:
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 711              		.loc 1 335 5 is_stmt 1 view .LVU230
 712              		.loc 1 335 37 is_stmt 0 view .LVU231
 713 0010 0361     		str	r3, [r0, #16]
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 714              		.loc 1 336 1 view .LVU232
 715 0012 7047     		bx	lr
 716              		.cfi_endproc
 717              	.LFE125:
 719              		.section	.text.dma_memory_burst_beats_config,"ax",%progbits
 720              		.align	1
 721              		.global	dma_memory_burst_beats_config
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 726              	dma_memory_burst_beats_config:
 727              	.LVL54:
 728              	.LFB126:
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of memory
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  mbeat: transfer burst beats
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_SINGLE: memory transfer single burst
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_4_BEAT: memory transfer 4-beat burst
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_8_BEAT: memory transfer 8-beat burst
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_16_BEAT: memory transfer 16-beat burst
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mbeat)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 20


 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 729              		.loc 1 353 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 734              		.loc 1 354 5 view .LVU234
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 735              		.loc 1 356 5 view .LVU235
 736              		.loc 1 356 11 is_stmt 0 view .LVU236
 737 0000 01EB4101 		add	r1, r1, r1, lsl #1
 738              	.LVL55:
 739              		.loc 1 356 11 view .LVU237
 740 0004 00EBC100 		add	r0, r0, r1, lsl #3
 741              	.LVL56:
 742              		.loc 1 356 9 view .LVU238
 743 0008 0369     		ldr	r3, [r0, #16]
 744              	.LVL57:
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MBURST;
 745              		.loc 1 358 5 is_stmt 1 view .LVU239
 746              		.loc 1 358 9 is_stmt 0 view .LVU240
 747 000a 23F0C073 		bic	r3, r3, #25165824
 748              	.LVL58:
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= mbeat;
 749              		.loc 1 359 5 is_stmt 1 view .LVU241
 750              		.loc 1 359 9 is_stmt 0 view .LVU242
 751 000e 1343     		orrs	r3, r3, r2
 752              	.LVL59:
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 753              		.loc 1 360 5 is_stmt 1 view .LVU243
 754              		.loc 1 360 37 is_stmt 0 view .LVU244
 755 0010 0361     		str	r3, [r0, #16]
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 756              		.loc 1 361 1 view .LVU245
 757 0012 7047     		bx	lr
 758              		.cfi_endproc
 759              	.LFE126:
 761              		.section	.text.dma_periph_burst_beats_config,"ax",%progbits
 762              		.align	1
 763              		.global	dma_periph_burst_beats_config
 764              		.syntax unified
 765              		.thumb
 766              		.thumb_func
 768              	dma_periph_burst_beats_config:
 769              	.LVL60:
 770              	.LFB127:
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of peripheral
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  pbeat: transfer burst beats
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 21


 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_SINGLE: peripheral transfer single burst
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_4_BEAT: peripheral transfer 4-beat burst
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_8_BEAT: peripheral transfer 8-beat burst
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_16_BEAT: peripheral transfer 16-beat burst
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_periph_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pbeat)
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 771              		.loc 1 379 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		@ link register save eliminated.
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 776              		.loc 1 380 5 view .LVU247
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 777              		.loc 1 382 5 view .LVU248
 778              		.loc 1 382 11 is_stmt 0 view .LVU249
 779 0000 01EB4101 		add	r1, r1, r1, lsl #1
 780              	.LVL61:
 781              		.loc 1 382 11 view .LVU250
 782 0004 00EBC100 		add	r0, r0, r1, lsl #3
 783              	.LVL62:
 784              		.loc 1 382 9 view .LVU251
 785 0008 0369     		ldr	r3, [r0, #16]
 786              	.LVL63:
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PBURST;
 787              		.loc 1 384 5 is_stmt 1 view .LVU252
 788              		.loc 1 384 9 is_stmt 0 view .LVU253
 789 000a 23F4C003 		bic	r3, r3, #6291456
 790              	.LVL64:
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= pbeat;
 791              		.loc 1 385 5 is_stmt 1 view .LVU254
 792              		.loc 1 385 9 is_stmt 0 view .LVU255
 793 000e 1343     		orrs	r3, r3, r2
 794              	.LVL65:
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 795              		.loc 1 386 5 is_stmt 1 view .LVU256
 796              		.loc 1 386 37 is_stmt 0 view .LVU257
 797 0010 0361     		str	r3, [r0, #16]
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 798              		.loc 1 387 1 view .LVU258
 799 0012 7047     		bx	lr
 800              		.cfi_endproc
 801              	.LFE127:
 803              		.section	.text.dma_memory_width_config,"ax",%progbits
 804              		.align	1
 805              		.global	dma_memory_width_config
 806              		.syntax unified
 807              		.thumb
 808              		.thumb_func
 810              	dma_memory_width_config:
 811              	.LVL66:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 22


 812              	.LFB128:
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of memory
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of memory
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data size of memory is 8-bit
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data size of memory is 16-bit
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data size of memory is 32-bit
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t msize)
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 813              		.loc 1 404 1 is_stmt 1 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 0
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817              		@ link register save eliminated.
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 818              		.loc 1 405 5 view .LVU260
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 819              		.loc 1 407 5 view .LVU261
 820              		.loc 1 407 11 is_stmt 0 view .LVU262
 821 0000 01EB4101 		add	r1, r1, r1, lsl #1
 822              	.LVL67:
 823              		.loc 1 407 11 view .LVU263
 824 0004 00EBC100 		add	r0, r0, r1, lsl #3
 825              	.LVL68:
 826              		.loc 1 407 9 view .LVU264
 827 0008 0369     		ldr	r3, [r0, #16]
 828              	.LVL69:
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 829              		.loc 1 409 5 is_stmt 1 view .LVU265
 830              		.loc 1 409 9 is_stmt 0 view .LVU266
 831 000a 23F4C043 		bic	r3, r3, #24576
 832              	.LVL70:
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= msize;
 833              		.loc 1 410 5 is_stmt 1 view .LVU267
 834              		.loc 1 410 9 is_stmt 0 view .LVU268
 835 000e 1343     		orrs	r3, r3, r2
 836              	.LVL71:
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 837              		.loc 1 411 5 is_stmt 1 view .LVU269
 838              		.loc 1 411 37 is_stmt 0 view .LVU270
 839 0010 0361     		str	r3, [r0, #16]
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 840              		.loc 1 412 1 view .LVU271
 841 0012 7047     		bx	lr
 842              		.cfi_endproc
 843              	.LFE128:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 23


 845              		.section	.text.dma_periph_width_config,"ax",%progbits
 846              		.align	1
 847              		.global	dma_periph_width_config
 848              		.syntax unified
 849              		.thumb
 850              		.thumb_func
 852              	dma_periph_width_config:
 853              	.LVL72:
 854              	.LFB129:
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of peripheral
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of peripheral
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data size of peripheral is 8-bit
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data size of peripheral is 16-bit
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data size of peripheral is 32-bit
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t psize)
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 855              		.loc 1 429 1 is_stmt 1 view -0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 0
 858              		@ frame_needed = 0, uses_anonymous_args = 0
 859              		@ link register save eliminated.
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 860              		.loc 1 430 5 view .LVU273
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 861              		.loc 1 432 5 view .LVU274
 862              		.loc 1 432 11 is_stmt 0 view .LVU275
 863 0000 01EB4101 		add	r1, r1, r1, lsl #1
 864              	.LVL73:
 865              		.loc 1 432 11 view .LVU276
 866 0004 00EBC100 		add	r0, r0, r1, lsl #3
 867              	.LVL74:
 868              		.loc 1 432 9 view .LVU277
 869 0008 0369     		ldr	r3, [r0, #16]
 870              	.LVL75:
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 871              		.loc 1 434 5 is_stmt 1 view .LVU278
 872              		.loc 1 434 9 is_stmt 0 view .LVU279
 873 000a 23F4C053 		bic	r3, r3, #6144
 874              	.LVL76:
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= psize;
 875              		.loc 1 435 5 is_stmt 1 view .LVU280
 876              		.loc 1 435 9 is_stmt 0 view .LVU281
 877 000e 1343     		orrs	r3, r3, r2
 878              	.LVL77:
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 24


 879              		.loc 1 436 5 is_stmt 1 view .LVU282
 880              		.loc 1 436 37 is_stmt 0 view .LVU283
 881 0010 0361     		str	r3, [r0, #16]
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 882              		.loc 1 437 1 view .LVU284
 883 0012 7047     		bx	lr
 884              		.cfi_endproc
 885              	.LFE129:
 887              		.section	.text.dma_memory_address_generation_config,"ax",%progbits
 888              		.align	1
 889              		.global	dma_memory_address_generation_config
 890              		.syntax unified
 891              		.thumb
 892              		.thumb_func
 894              	dma_memory_address_generation_config:
 895              	.LVL78:
 896              	.LFB130:
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure memory address generation generation_algorithm
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_ENABLE: next address of memory is increasing address mode
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_DISABLE: next address of memory is fixed address mode
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t g
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 897              		.loc 1 453 1 is_stmt 1 view -0
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 0
 900              		@ frame_needed = 0, uses_anonymous_args = 0
 901              		@ link register save eliminated.
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == generation_algorithm) {
 902              		.loc 1 454 5 view .LVU286
 903              		.loc 1 454 7 is_stmt 0 view .LVU287
 904 0000 42B9     		cbnz	r2, .L40
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 905              		.loc 1 455 9 is_stmt 1 view .LVU288
 906 0002 01EB4101 		add	r1, r1, r1, lsl #1
 907              	.LVL79:
 908              		.loc 1 455 9 is_stmt 0 view .LVU289
 909 0006 00EBC100 		add	r0, r0, r1, lsl #3
 910              	.LVL80:
 911              		.loc 1 455 9 view .LVU290
 912 000a 0369     		ldr	r3, [r0, #16]
 913              		.loc 1 455 41 view .LVU291
 914 000c 43F48063 		orr	r3, r3, #1024
 915 0010 0361     		str	r3, [r0, #16]
 916 0012 7047     		bx	lr
 917              	.LVL81:
 918              	.L40:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 25


 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 919              		.loc 1 457 9 is_stmt 1 view .LVU292
 920 0014 01EB4101 		add	r1, r1, r1, lsl #1
 921              	.LVL82:
 922              		.loc 1 457 9 is_stmt 0 view .LVU293
 923 0018 00EBC100 		add	r0, r0, r1, lsl #3
 924              	.LVL83:
 925              		.loc 1 457 9 view .LVU294
 926 001c 0369     		ldr	r3, [r0, #16]
 927              		.loc 1 457 41 view .LVU295
 928 001e 23F48063 		bic	r3, r3, #1024
 929 0022 0361     		str	r3, [r0, #16]
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 930              		.loc 1 459 1 view .LVU296
 931 0024 7047     		bx	lr
 932              		.cfi_endproc
 933              	.LFE130:
 935              		.section	.text.dma_peripheral_address_generation_config,"ax",%progbits
 936              		.align	1
 937              		.global	dma_peripheral_address_generation_config
 938              		.syntax unified
 939              		.thumb
 940              		.thumb_func
 942              	dma_peripheral_address_generation_config:
 943              	.LVL84:
 944              	.LFB131:
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure peripheral address generation_algorithm
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_ENABLE: next address of peripheral is increasing address mode
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_DISABLE: next address of peripheral is fixed address mode
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_FIX: increasing steps of peripheral address is fixed
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_peripheral_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 945              		.loc 1 476 1 is_stmt 1 view -0
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 0
 948              		@ frame_needed = 0, uses_anonymous_args = 0
 949              		@ link register save eliminated.
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == generation_algorithm) {
 950              		.loc 1 477 5 view .LVU298
 951              		.loc 1 477 7 is_stmt 0 view .LVU299
 952 0000 42B9     		cbnz	r2, .L43
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 953              		.loc 1 478 9 is_stmt 1 view .LVU300
 954 0002 01EB4101 		add	r1, r1, r1, lsl #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 26


 955              	.LVL85:
 956              		.loc 1 478 9 is_stmt 0 view .LVU301
 957 0006 00EBC100 		add	r0, r0, r1, lsl #3
 958              	.LVL86:
 959              		.loc 1 478 9 view .LVU302
 960 000a 0369     		ldr	r3, [r0, #16]
 961              		.loc 1 478 41 view .LVU303
 962 000c 43F40073 		orr	r3, r3, #512
 963 0010 0361     		str	r3, [r0, #16]
 964 0012 7047     		bx	lr
 965              	.LVL87:
 966              	.L43:
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == generation_algorithm) {
 967              		.loc 1 479 12 is_stmt 1 view .LVU304
 968              		.loc 1 479 14 is_stmt 0 view .LVU305
 969 0014 012A     		cmp	r2, #1
 970 0016 0CD0     		beq	.L46
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 971              		.loc 1 482 9 is_stmt 1 view .LVU306
 972 0018 01EB4101 		add	r1, r1, r1, lsl #1
 973              	.LVL88:
 974              		.loc 1 482 9 is_stmt 0 view .LVU307
 975 001c 00EBC100 		add	r0, r0, r1, lsl #3
 976              	.LVL89:
 977              		.loc 1 482 9 view .LVU308
 978 0020 0369     		ldr	r3, [r0, #16]
 979              		.loc 1 482 41 view .LVU309
 980 0022 43F40073 		orr	r3, r3, #512
 981 0026 0361     		str	r3, [r0, #16]
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 982              		.loc 1 483 9 is_stmt 1 view .LVU310
 983 0028 0369     		ldr	r3, [r0, #16]
 984              		.loc 1 483 41 is_stmt 0 view .LVU311
 985 002a 43F40043 		orr	r3, r3, #32768
 986 002e 0361     		str	r3, [r0, #16]
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 987              		.loc 1 485 1 view .LVU312
 988 0030 7047     		bx	lr
 989              	.LVL90:
 990              	.L46:
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 991              		.loc 1 480 9 is_stmt 1 view .LVU313
 992 0032 01EB4101 		add	r1, r1, r1, lsl #1
 993              	.LVL91:
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 994              		.loc 1 480 9 is_stmt 0 view .LVU314
 995 0036 00EBC100 		add	r0, r0, r1, lsl #3
 996              	.LVL92:
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 997              		.loc 1 480 9 view .LVU315
 998 003a 0369     		ldr	r3, [r0, #16]
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 999              		.loc 1 480 41 view .LVU316
 1000 003c 23F40073 		bic	r3, r3, #512
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 27


 1001 0040 0361     		str	r3, [r0, #16]
 1002 0042 7047     		bx	lr
 1003              		.cfi_endproc
 1004              	.LFE131:
 1006              		.section	.text.dma_circulation_enable,"ax",%progbits
 1007              		.align	1
 1008              		.global	dma_circulation_enable
 1009              		.syntax unified
 1010              		.thumb
 1011              		.thumb_func
 1013              	dma_circulation_enable:
 1014              	.LVL93:
 1015              	.LFB132:
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    enable DMA circulation mode
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1016              		.loc 1 497 1 is_stmt 1 view -0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 1021              		.loc 1 498 5 view .LVU318
 1022 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1023              	.LVL94:
 1024              		.loc 1 498 5 is_stmt 0 view .LVU319
 1025 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1026              	.LVL95:
 1027              		.loc 1 498 5 view .LVU320
 1028 0008 0369     		ldr	r3, [r0, #16]
 1029              		.loc 1 498 37 view .LVU321
 1030 000a 43F48073 		orr	r3, r3, #256
 1031 000e 0361     		str	r3, [r0, #16]
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1032              		.loc 1 499 1 view .LVU322
 1033 0010 7047     		bx	lr
 1034              		.cfi_endproc
 1035              	.LFE132:
 1037              		.section	.text.dma_circulation_disable,"ax",%progbits
 1038              		.align	1
 1039              		.global	dma_circulation_disable
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1044              	dma_circulation_disable:
 1045              	.LVL96:
 1046              	.LFB133:
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 28


 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    disable DMA circulation mode
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1047              		.loc 1 511 1 is_stmt 1 view -0
 1048              		.cfi_startproc
 1049              		@ args = 0, pretend = 0, frame = 0
 1050              		@ frame_needed = 0, uses_anonymous_args = 0
 1051              		@ link register save eliminated.
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 1052              		.loc 1 512 5 view .LVU324
 1053 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1054              	.LVL97:
 1055              		.loc 1 512 5 is_stmt 0 view .LVU325
 1056 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1057              	.LVL98:
 1058              		.loc 1 512 5 view .LVU326
 1059 0008 0369     		ldr	r3, [r0, #16]
 1060              		.loc 1 512 37 view .LVU327
 1061 000a 23F48073 		bic	r3, r3, #256
 1062 000e 0361     		str	r3, [r0, #16]
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1063              		.loc 1 513 1 view .LVU328
 1064 0010 7047     		bx	lr
 1065              		.cfi_endproc
 1066              	.LFE133:
 1068              		.section	.text.dma_channel_enable,"ax",%progbits
 1069              		.align	1
 1070              		.global	dma_channel_enable
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1075              	dma_channel_enable:
 1076              	.LVL99:
 1077              	.LFB134:
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    enable DMA channel
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1078              		.loc 1 525 1 is_stmt 1 view -0
 1079              		.cfi_startproc
 1080              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 29


 1081              		@ frame_needed = 0, uses_anonymous_args = 0
 1082              		@ link register save eliminated.
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 1083              		.loc 1 526 5 view .LVU330
 1084 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1085              	.LVL100:
 1086              		.loc 1 526 5 is_stmt 0 view .LVU331
 1087 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1088              	.LVL101:
 1089              		.loc 1 526 5 view .LVU332
 1090 0008 0369     		ldr	r3, [r0, #16]
 1091              		.loc 1 526 37 view .LVU333
 1092 000a 43F00103 		orr	r3, r3, #1
 1093 000e 0361     		str	r3, [r0, #16]
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1094              		.loc 1 527 1 view .LVU334
 1095 0010 7047     		bx	lr
 1096              		.cfi_endproc
 1097              	.LFE134:
 1099              		.section	.text.dma_channel_disable,"ax",%progbits
 1100              		.align	1
 1101              		.global	dma_channel_disable
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1106              	dma_channel_disable:
 1107              	.LVL102:
 1108              	.LFB135:
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    disable DMA channel
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1109              		.loc 1 539 1 is_stmt 1 view -0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 0
 1112              		@ frame_needed = 0, uses_anonymous_args = 0
 1113              		@ link register save eliminated.
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 1114              		.loc 1 540 5 view .LVU336
 1115 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1116              	.LVL103:
 1117              		.loc 1 540 5 is_stmt 0 view .LVU337
 1118 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1119              	.LVL104:
 1120              		.loc 1 540 5 view .LVU338
 1121 0008 0369     		ldr	r3, [r0, #16]
 1122              		.loc 1 540 37 view .LVU339
 1123 000a 23F00103 		bic	r3, r3, #1
 1124 000e 0361     		str	r3, [r0, #16]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 30


 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1125              		.loc 1 541 1 view .LVU340
 1126 0010 7047     		bx	lr
 1127              		.cfi_endproc
 1128              	.LFE135:
 1130              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1131              		.align	1
 1132              		.global	dma_transfer_direction_config
 1133              		.syntax unified
 1134              		.thumb
 1135              		.thumb_func
 1137              	dma_transfer_direction_config:
 1138              	.LVL105:
 1139              	.LFB136:
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure the direction of  data transfer on the channel
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_TO_MEMORY: read from peripheral and write to memory
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_PERIPH: read from memory and write to peripheral
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_MEMORY: read from memory and write to memory
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t directio
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1140              		.loc 1 558 1 is_stmt 1 view -0
 1141              		.cfi_startproc
 1142              		@ args = 0, pretend = 0, frame = 0
 1143              		@ frame_needed = 0, uses_anonymous_args = 0
 1144              		@ link register save eliminated.
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1145              		.loc 1 559 5 view .LVU342
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1146              		.loc 1 561 5 view .LVU343
 1147              		.loc 1 561 11 is_stmt 0 view .LVU344
 1148 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1149              	.LVL106:
 1150              		.loc 1 561 11 view .LVU345
 1151 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1152              	.LVL107:
 1153              		.loc 1 561 9 view .LVU346
 1154 0008 0369     		ldr	r3, [r0, #16]
 1155              	.LVL108:
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_TM;
 1156              		.loc 1 563 5 is_stmt 1 view .LVU347
 1157              		.loc 1 563 9 is_stmt 0 view .LVU348
 1158 000a 23F0C003 		bic	r3, r3, #192
 1159              	.LVL109:
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= direction;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 31


 1160              		.loc 1 564 5 is_stmt 1 view .LVU349
 1161              		.loc 1 564 9 is_stmt 0 view .LVU350
 1162 000e 1A43     		orrs	r2, r2, r3
 1163              	.LVL110:
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1164              		.loc 1 566 5 is_stmt 1 view .LVU351
 1165              		.loc 1 566 37 is_stmt 0 view .LVU352
 1166 0010 0261     		str	r2, [r0, #16]
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1167              		.loc 1 567 1 view .LVU353
 1168 0012 7047     		bx	lr
 1169              		.cfi_endproc
 1170              	.LFE136:
 1172              		.section	.text.dma_switch_buffer_mode_config,"ax",%progbits
 1173              		.align	1
 1174              		.global	dma_switch_buffer_mode_config
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1179              	dma_switch_buffer_mode_config:
 1180              	.LVL111:
 1181              	.LFB137:
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode config
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  memory1_addr: memory1 base address
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  memory_select: DMA_MEMORY_0 or DMA_MEMORY_1
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t memory1
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1182              		.loc 1 581 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory1 base address */
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = memory1_addr;
 1187              		.loc 1 583 5 view .LVU355
 1188 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1189              	.LVL112:
 1190              		.loc 1 583 5 is_stmt 0 view .LVU356
 1191 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1192              	.LVL113:
 1193              		.loc 1 583 40 view .LVU357
 1194 0008 0262     		str	r2, [r0, #32]
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_0 == memory_select) {
 1195              		.loc 1 585 5 is_stmt 1 view .LVU358
 1196              		.loc 1 585 7 is_stmt 0 view .LVU359
 1197 000a 23B9     		cbnz	r3, .L53
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 32


 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MBS;
 1198              		.loc 1 586 9 is_stmt 1 view .LVU360
 1199 000c 0369     		ldr	r3, [r0, #16]
 1200              	.LVL114:
 1201              		.loc 1 586 41 is_stmt 0 view .LVU361
 1202 000e 23F40023 		bic	r3, r3, #524288
 1203 0012 0361     		str	r3, [r0, #16]
 1204 0014 7047     		bx	lr
 1205              	.LVL115:
 1206              	.L53:
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MBS;
 1207              		.loc 1 588 9 is_stmt 1 view .LVU362
 1208 0016 0369     		ldr	r3, [r0, #16]
 1209              	.LVL116:
 1210              		.loc 1 588 41 is_stmt 0 view .LVU363
 1211 0018 43F40023 		orr	r3, r3, #524288
 1212 001c 0361     		str	r3, [r0, #16]
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1213              		.loc 1 590 1 view .LVU364
 1214 001e 7047     		bx	lr
 1215              		.cfi_endproc
 1216              	.LFE137:
 1218              		.section	.text.dma_using_memory_get,"ax",%progbits
 1219              		.align	1
 1220              		.global	dma_using_memory_get
 1221              		.syntax unified
 1222              		.thumb
 1223              		.thumb_func
 1225              	dma_using_memory_get:
 1226              	.LVL117:
 1227              	.LFB138:
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA using memory get
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     the using memory
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** uint32_t dma_using_memory_get(uint32_t dma_periph, dma_channel_enum channelx)
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1228              		.loc 1 602 1 is_stmt 1 view -0
 1229              		.cfi_startproc
 1230              		@ args = 0, pretend = 0, frame = 0
 1231              		@ frame_needed = 0, uses_anonymous_args = 0
 1232              		@ link register save eliminated.
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if((DMA_CHCTL(dma_periph, channelx)) & DMA_CHXCTL_MBS) {
 1233              		.loc 1 603 5 view .LVU366
 1234              		.loc 1 603 9 is_stmt 0 view .LVU367
 1235 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1236              	.LVL118:
 1237              		.loc 1 603 9 view .LVU368
 1238 0004 00EBC100 		add	r0, r0, r1, lsl #3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 33


 1239              	.LVL119:
 1240              		.loc 1 603 9 view .LVU369
 1241 0008 0069     		ldr	r0, [r0, #16]
 1242              		.loc 1 603 7 view .LVU370
 1243 000a 10F40020 		ands	r0, r0, #524288
 1244 000e 00D0     		beq	.L55
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_1;
 1245              		.loc 1 604 16 view .LVU371
 1246 0010 0120     		movs	r0, #1
 1247              	.L55:
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_0;
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1248              		.loc 1 608 1 view .LVU372
 1249 0012 7047     		bx	lr
 1250              		.cfi_endproc
 1251              	.LFE138:
 1253              		.section	.text.dma_channel_subperipheral_select,"ax",%progbits
 1254              		.align	1
 1255              		.global	dma_channel_subperipheral_select
 1256              		.syntax unified
 1257              		.thumb
 1258              		.thumb_func
 1260              	dma_channel_subperipheral_select:
 1261              	.LVL120:
 1262              	.LFB139:
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA channel peripheral select
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  sub_periph: specify DMA channel peripheral
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_SUBPERIx(x=0..7)
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_channel_subperipheral_select(uint32_t dma_periph, dma_channel_enum channelx, dma_subperiph
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1263              		.loc 1 622 1 is_stmt 1 view -0
 1264              		.cfi_startproc
 1265              		@ args = 0, pretend = 0, frame = 0
 1266              		@ frame_needed = 0, uses_anonymous_args = 0
 1267              		@ link register save eliminated.
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1268              		.loc 1 623 5 view .LVU374
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1269              		.loc 1 625 5 view .LVU375
 1270              		.loc 1 625 11 is_stmt 0 view .LVU376
 1271 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1272              	.LVL121:
 1273              		.loc 1 625 11 view .LVU377
 1274 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1275              	.LVL122:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 34


 1276              		.loc 1 625 9 view .LVU378
 1277 0008 0369     		ldr	r3, [r0, #16]
 1278              	.LVL123:
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PERIEN;
 1279              		.loc 1 627 5 is_stmt 1 view .LVU379
 1280              		.loc 1 627 9 is_stmt 0 view .LVU380
 1281 000a 23F06063 		bic	r3, r3, #234881024
 1282              	.LVL124:
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= ((uint32_t)sub_periph << CHXCTL_PERIEN_OFFSET);
 1283              		.loc 1 628 5 is_stmt 1 view .LVU381
 1284              		.loc 1 628 9 is_stmt 0 view .LVU382
 1285 000e 43EA4263 		orr	r3, r3, r2, lsl #25
 1286              	.LVL125:
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1287              		.loc 1 630 5 is_stmt 1 view .LVU383
 1288              		.loc 1 630 37 is_stmt 0 view .LVU384
 1289 0012 0361     		str	r3, [r0, #16]
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1290              		.loc 1 631 1 view .LVU385
 1291 0014 7047     		bx	lr
 1292              		.cfi_endproc
 1293              	.LFE139:
 1295              		.section	.text.dma_flow_controller_config,"ax",%progbits
 1296              		.align	1
 1297              		.global	dma_flow_controller_config
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1302              	dma_flow_controller_config:
 1303              	.LVL126:
 1304              	.LFB140:
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA flow controller configure
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  controller: specify DMA flow controler
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_DMA: DMA is the flow controller
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_PERI: peripheral is the flow controller
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_flow_controller_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t controller
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1305              		.loc 1 647 1 is_stmt 1 view -0
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 0
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
 1309              		@ link register save eliminated.
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_FLOW_CONTROLLER_DMA == controller) {
 1310              		.loc 1 648 5 view .LVU387
 1311              		.loc 1 648 7 is_stmt 0 view .LVU388
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 35


 1312 0000 42B9     		cbnz	r2, .L59
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_TFCS;
 1313              		.loc 1 649 9 is_stmt 1 view .LVU389
 1314 0002 01EB4101 		add	r1, r1, r1, lsl #1
 1315              	.LVL127:
 1316              		.loc 1 649 9 is_stmt 0 view .LVU390
 1317 0006 00EBC100 		add	r0, r0, r1, lsl #3
 1318              	.LVL128:
 1319              		.loc 1 649 9 view .LVU391
 1320 000a 0369     		ldr	r3, [r0, #16]
 1321              		.loc 1 649 41 view .LVU392
 1322 000c 23F02003 		bic	r3, r3, #32
 1323 0010 0361     		str	r3, [r0, #16]
 1324 0012 7047     		bx	lr
 1325              	.LVL129:
 1326              	.L59:
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_TFCS;
 1327              		.loc 1 651 9 is_stmt 1 view .LVU393
 1328 0014 01EB4101 		add	r1, r1, r1, lsl #1
 1329              	.LVL130:
 1330              		.loc 1 651 9 is_stmt 0 view .LVU394
 1331 0018 00EBC100 		add	r0, r0, r1, lsl #3
 1332              	.LVL131:
 1333              		.loc 1 651 9 view .LVU395
 1334 001c 0369     		ldr	r3, [r0, #16]
 1335              		.loc 1 651 41 view .LVU396
 1336 001e 43F02003 		orr	r3, r3, #32
 1337 0022 0361     		str	r3, [r0, #16]
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1338              		.loc 1 653 1 view .LVU397
 1339 0024 7047     		bx	lr
 1340              		.cfi_endproc
 1341              	.LFE140:
 1343              		.section	.text.dma_switch_buffer_mode_enable,"ax",%progbits
 1344              		.align	1
 1345              		.global	dma_switch_buffer_mode_enable
 1346              		.syntax unified
 1347              		.thumb
 1348              		.thumb_func
 1350              	dma_switch_buffer_mode_enable:
 1351              	.LVL132:
 1352              	.LFB141:
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode enable
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  newvalue: ENABLE or DISABLE
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_enable(uint32_t dma_periph, dma_channel_enum channelx, ControlStatus ne
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 36


 1353              		.loc 1 666 1 is_stmt 1 view -0
 1354              		.cfi_startproc
 1355              		@ args = 0, pretend = 0, frame = 0
 1356              		@ frame_needed = 0, uses_anonymous_args = 0
 1357              		@ link register save eliminated.
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(ENABLE == newvalue) {
 1358              		.loc 1 667 5 view .LVU399
 1359              		.loc 1 667 7 is_stmt 0 view .LVU400
 1360 0000 012A     		cmp	r2, #1
 1361 0002 08D0     		beq	.L64
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         /* switch buffer mode enable */
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_SBMEN;
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         /* switch buffer mode disable */
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_SBMEN;
 1362              		.loc 1 672 9 is_stmt 1 view .LVU401
 1363 0004 01EB4101 		add	r1, r1, r1, lsl #1
 1364              	.LVL133:
 1365              		.loc 1 672 9 is_stmt 0 view .LVU402
 1366 0008 00EBC100 		add	r0, r0, r1, lsl #3
 1367              	.LVL134:
 1368              		.loc 1 672 9 view .LVU403
 1369 000c 0369     		ldr	r3, [r0, #16]
 1370              		.loc 1 672 41 view .LVU404
 1371 000e 23F48023 		bic	r3, r3, #262144
 1372 0012 0361     		str	r3, [r0, #16]
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1373              		.loc 1 674 1 view .LVU405
 1374 0014 7047     		bx	lr
 1375              	.LVL135:
 1376              	.L64:
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 1377              		.loc 1 669 9 is_stmt 1 view .LVU406
 1378 0016 01EB4101 		add	r1, r1, r1, lsl #1
 1379              	.LVL136:
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 1380              		.loc 1 669 9 is_stmt 0 view .LVU407
 1381 001a 00EBC100 		add	r0, r0, r1, lsl #3
 1382              	.LVL137:
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 1383              		.loc 1 669 9 view .LVU408
 1384 001e 0369     		ldr	r3, [r0, #16]
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 1385              		.loc 1 669 41 view .LVU409
 1386 0020 43F48023 		orr	r3, r3, #262144
 1387 0024 0361     		str	r3, [r0, #16]
 1388 0026 7047     		bx	lr
 1389              		.cfi_endproc
 1390              	.LFE141:
 1392              		.section	.text.dma_fifo_status_get,"ax",%progbits
 1393              		.align	1
 1394              		.global	dma_fifo_status_get
 1395              		.syntax unified
 1396              		.thumb
 1397              		.thumb_func
 1399              	dma_fifo_status_get:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 37


 1400              	.LVL138:
 1401              	.LFB142:
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA FIFO status get
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     the using memory
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** uint32_t dma_fifo_status_get(uint32_t dma_periph, dma_channel_enum channelx)
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1402              		.loc 1 686 1 is_stmt 1 view -0
 1403              		.cfi_startproc
 1404              		@ args = 0, pretend = 0, frame = 0
 1405              		@ frame_needed = 0, uses_anonymous_args = 0
 1406              		@ link register save eliminated.
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     return (DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FCNT);
 1407              		.loc 1 687 5 view .LVU411
 1408              		.loc 1 687 13 is_stmt 0 view .LVU412
 1409 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1410              	.LVL139:
 1411              		.loc 1 687 13 view .LVU413
 1412 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1413              	.LVL140:
 1414              		.loc 1 687 46 view .LVU414
 1415 0008 406A     		ldr	r0, [r0, #36]
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1416              		.loc 1 688 1 view .LVU415
 1417 000a 00F03800 		and	r0, r0, #56
 1418 000e 7047     		bx	lr
 1419              		.cfi_endproc
 1420              	.LFE142:
 1422              		.section	.text.dma_flag_get,"ax",%progbits
 1423              		.align	1
 1424              		.global	dma_flag_get
 1425              		.syntax unified
 1426              		.thumb
 1427              		.thumb_func
 1429              	dma_flag_get:
 1430              	.LVL141:
 1431              	.LFB143:
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    get DMA flag is set or not
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 38


 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1432              		.loc 1 707 1 is_stmt 1 view -0
 1433              		.cfi_startproc
 1434              		@ args = 0, pretend = 0, frame = 0
 1435              		@ frame_needed = 0, uses_anonymous_args = 0
 1436              		@ link register save eliminated.
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1437              		.loc 1 708 5 view .LVU417
 1438              		.loc 1 708 7 is_stmt 0 view .LVU418
 1439 0000 0329     		cmp	r1, #3
 1440 0002 0CD8     		bhi	.L67
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         if(DMA_INTF0(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1441              		.loc 1 709 9 is_stmt 1 view .LVU419
 1442              		.loc 1 709 12 is_stmt 0 view .LVU420
 1443 0004 0368     		ldr	r3, [r0]
 1444              		.loc 1 709 36 view .LVU421
 1445 0006 01EB4100 		add	r0, r1, r1, lsl #1
 1446              	.LVL142:
 1447              		.loc 1 709 36 view .LVU422
 1448 000a C1F34001 		ubfx	r1, r1, #1, #1
 1449              	.LVL143:
 1450              		.loc 1 709 36 view .LVU423
 1451 000e 8900     		lsls	r1, r1, #2
 1452 0010 01EB4001 		add	r1, r1, r0, lsl #1
 1453 0014 8A40     		lsls	r2, r2, r1
 1454              	.LVL144:
 1455              		.loc 1 709 11 view .LVU424
 1456 0016 1342     		tst	r3, r2
 1457 0018 10D0     		beq	.L69
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 1458              		.loc 1 710 20 view .LVU425
 1459 001a 0120     		movs	r0, #1
 1460 001c 7047     		bx	lr
 1461              	.LVL145:
 1462              	.L67:
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         } else {
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return RESET;
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 1463              		.loc 1 715 9 is_stmt 1 view .LVU426
 1464              		.loc 1 715 18 is_stmt 0 view .LVU427
 1465 001e 0439     		subs	r1, r1, #4
 1466              	.LVL146:
 1467              		.loc 1 715 18 view .LVU428
 1468 0020 C9B2     		uxtb	r1, r1
 1469              	.LVL147:
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1470              		.loc 1 716 9 is_stmt 1 view .LVU429
 1471              		.loc 1 716 12 is_stmt 0 view .LVU430
 1472 0022 4368     		ldr	r3, [r0, #4]
 1473              		.loc 1 716 36 view .LVU431
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 39


 1474 0024 01EB4100 		add	r0, r1, r1, lsl #1
 1475              	.LVL148:
 1476              		.loc 1 716 36 view .LVU432
 1477 0028 C1F34001 		ubfx	r1, r1, #1, #1
 1478              	.LVL149:
 1479              		.loc 1 716 36 view .LVU433
 1480 002c 8900     		lsls	r1, r1, #2
 1481 002e 01EB4001 		add	r1, r1, r0, lsl #1
 1482 0032 8A40     		lsls	r2, r2, r1
 1483              	.LVL150:
 1484              		.loc 1 716 11 view .LVU434
 1485 0034 1342     		tst	r3, r2
 1486 0036 03D0     		beq	.L70
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 1487              		.loc 1 717 20 view .LVU435
 1488 0038 0120     		movs	r0, #1
 1489 003a 7047     		bx	lr
 1490              	.LVL151:
 1491              	.L69:
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 1492              		.loc 1 712 20 view .LVU436
 1493 003c 0020     		movs	r0, #0
 1494 003e 7047     		bx	lr
 1495              	.LVL152:
 1496              	.L70:
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         } else {
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return RESET;
 1497              		.loc 1 719 20 view .LVU437
 1498 0040 0020     		movs	r0, #0
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1499              		.loc 1 722 1 view .LVU438
 1500 0042 7047     		bx	lr
 1501              		.cfi_endproc
 1502              	.LFE143:
 1504              		.section	.text.dma_flag_clear,"ax",%progbits
 1505              		.align	1
 1506              		.global	dma_flag_clear
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1511              	dma_flag_clear:
 1512              	.LVL153:
 1513              	.LFB144:
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    clear DMA a channel flag
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 40


 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1514              		.loc 1 741 1 is_stmt 1 view -0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 0
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
 1518              		@ link register save eliminated.
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1519              		.loc 1 742 5 view .LVU440
 1520              		.loc 1 742 7 is_stmt 0 view .LVU441
 1521 0000 0329     		cmp	r1, #3
 1522 0002 0BD8     		bhi	.L72
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1523              		.loc 1 743 9 is_stmt 1 view .LVU442
 1524 0004 8368     		ldr	r3, [r0, #8]
 1525              		.loc 1 743 34 is_stmt 0 view .LVU443
 1526 0006 01EB410C 		add	ip, r1, r1, lsl #1
 1527 000a C1F34001 		ubfx	r1, r1, #1, #1
 1528              	.LVL154:
 1529              		.loc 1 743 34 view .LVU444
 1530 000e 8900     		lsls	r1, r1, #2
 1531 0010 01EB4C01 		add	r1, r1, ip, lsl #1
 1532 0014 8A40     		lsls	r2, r2, r1
 1533              	.LVL155:
 1534              		.loc 1 743 31 view .LVU445
 1535 0016 1343     		orrs	r3, r3, r2
 1536 0018 8360     		str	r3, [r0, #8]
 1537 001a 7047     		bx	lr
 1538              	.LVL156:
 1539              	.L72:
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 1540              		.loc 1 745 9 is_stmt 1 view .LVU446
 1541              		.loc 1 745 18 is_stmt 0 view .LVU447
 1542 001c 0439     		subs	r1, r1, #4
 1543              	.LVL157:
 1544              		.loc 1 745 18 view .LVU448
 1545 001e C9B2     		uxtb	r1, r1
 1546              	.LVL158:
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1547              		.loc 1 746 9 is_stmt 1 view .LVU449
 1548 0020 C368     		ldr	r3, [r0, #12]
 1549              		.loc 1 746 34 is_stmt 0 view .LVU450
 1550 0022 01EB410C 		add	ip, r1, r1, lsl #1
 1551 0026 C1F34001 		ubfx	r1, r1, #1, #1
 1552              	.LVL159:
 1553              		.loc 1 746 34 view .LVU451
 1554 002a 8900     		lsls	r1, r1, #2
 1555 002c 01EB4C01 		add	r1, r1, ip, lsl #1
 1556 0030 8A40     		lsls	r2, r2, r1
 1557              	.LVL160:
 1558              		.loc 1 746 31 view .LVU452
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 41


 1559 0032 1343     		orrs	r3, r3, r2
 1560 0034 C360     		str	r3, [r0, #12]
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1561              		.loc 1 748 1 view .LVU453
 1562 0036 7047     		bx	lr
 1563              		.cfi_endproc
 1564              	.LFE144:
 1566              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1567              		.align	1
 1568              		.global	dma_interrupt_enable
 1569              		.syntax unified
 1570              		.thumb
 1571              		.thumb_func
 1573              	dma_interrupt_enable:
 1574              	.LVL161:
 1575              	.LFB145:
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    enable DMA interrupt
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to enbale
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1576              		.loc 1 767 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 0
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
 1580              		@ link register save eliminated.
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1581              		.loc 1 768 5 view .LVU455
 1582              		.loc 1 768 7 is_stmt 0 view .LVU456
 1583 0000 802A     		cmp	r2, #128
 1584 0002 07D0     		beq	.L75
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= source;
 1585              		.loc 1 769 9 is_stmt 1 view .LVU457
 1586 0004 01EB4101 		add	r1, r1, r1, lsl #1
 1587              	.LVL162:
 1588              		.loc 1 769 9 is_stmt 0 view .LVU458
 1589 0008 00EBC100 		add	r0, r0, r1, lsl #3
 1590              	.LVL163:
 1591              		.loc 1 769 9 view .LVU459
 1592 000c 0369     		ldr	r3, [r0, #16]
 1593              		.loc 1 769 41 view .LVU460
 1594 000e 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 42


 1595 0010 0361     		str	r3, [r0, #16]
 1596 0012 7047     		bx	lr
 1597              	.LVL164:
 1598              	.L75:
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) |= source;
 1599              		.loc 1 771 9 is_stmt 1 view .LVU461
 1600 0014 01EB4101 		add	r1, r1, r1, lsl #1
 1601              	.LVL165:
 1602              		.loc 1 771 9 is_stmt 0 view .LVU462
 1603 0018 00EBC100 		add	r0, r0, r1, lsl #3
 1604              	.LVL166:
 1605              		.loc 1 771 9 view .LVU463
 1606 001c 436A     		ldr	r3, [r0, #36]
 1607              		.loc 1 771 42 view .LVU464
 1608 001e 1343     		orrs	r3, r3, r2
 1609 0020 4362     		str	r3, [r0, #36]
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1610              		.loc 1 773 1 view .LVU465
 1611 0022 7047     		bx	lr
 1612              		.cfi_endproc
 1613              	.LFE145:
 1615              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1616              		.align	1
 1617              		.global	dma_interrupt_disable
 1618              		.syntax unified
 1619              		.thumb
 1620              		.thumb_func
 1622              	dma_interrupt_disable:
 1623              	.LVL167:
 1624              	.LFB146:
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    disable DMA interrupt
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to disbale
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1625              		.loc 1 792 1 is_stmt 1 view -0
 1626              		.cfi_startproc
 1627              		@ args = 0, pretend = 0, frame = 0
 1628              		@ frame_needed = 0, uses_anonymous_args = 0
 1629              		@ link register save eliminated.
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 43


 1630              		.loc 1 793 5 view .LVU467
 1631              		.loc 1 793 7 is_stmt 0 view .LVU468
 1632 0000 802A     		cmp	r2, #128
 1633 0002 08D0     		beq	.L78
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~source;
 1634              		.loc 1 794 9 is_stmt 1 view .LVU469
 1635 0004 01EB4101 		add	r1, r1, r1, lsl #1
 1636              	.LVL168:
 1637              		.loc 1 794 9 is_stmt 0 view .LVU470
 1638 0008 00EBC100 		add	r0, r0, r1, lsl #3
 1639              	.LVL169:
 1640              		.loc 1 794 9 view .LVU471
 1641 000c 0369     		ldr	r3, [r0, #16]
 1642              		.loc 1 794 41 view .LVU472
 1643 000e 23EA0203 		bic	r3, r3, r2
 1644 0012 0361     		str	r3, [r0, #16]
 1645 0014 7047     		bx	lr
 1646              	.LVL170:
 1647              	.L78:
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) &= ~source;
 1648              		.loc 1 796 9 is_stmt 1 view .LVU473
 1649 0016 01EB4101 		add	r1, r1, r1, lsl #1
 1650              	.LVL171:
 1651              		.loc 1 796 9 is_stmt 0 view .LVU474
 1652 001a 00EBC100 		add	r0, r0, r1, lsl #3
 1653              	.LVL172:
 1654              		.loc 1 796 9 view .LVU475
 1655 001e 436A     		ldr	r3, [r0, #36]
 1656              		.loc 1 796 42 view .LVU476
 1657 0020 23EA0203 		bic	r3, r3, r2
 1658 0024 4362     		str	r3, [r0, #36]
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1659              		.loc 1 798 1 view .LVU477
 1660 0026 7047     		bx	lr
 1661              		.cfi_endproc
 1662              	.LFE146:
 1664              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1665              		.align	1
 1666              		.global	dma_interrupt_flag_get
 1667              		.syntax unified
 1668              		.thumb
 1669              		.thumb_func
 1671              	dma_interrupt_flag_get:
 1672              	.LVL173:
 1673              	.LFB147:
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    get DMA interrupt flag is set or not
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get interrupt flag
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  interrupt: specify get which flag
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FEE: FIFO error and exception flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 44


 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_SDE: single data mode exception flag
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_TAE: transfer access error flag
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transger finish flag
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrup
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1674              		.loc 1 817 1 is_stmt 1 view -0
 1675              		.cfi_startproc
 1676              		@ args = 0, pretend = 0, frame = 0
 1677              		@ frame_needed = 0, uses_anonymous_args = 0
 1678              		.loc 1 817 1 is_stmt 0 view .LVU479
 1679 0000 10B5     		push	{r4, lr}
 1680              	.LCFI6:
 1681              		.cfi_def_cfa_offset 8
 1682              		.cfi_offset 4, -8
 1683              		.cfi_offset 14, -4
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1684              		.loc 1 818 5 is_stmt 1 view .LVU480
 1685              	.LVL174:
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     dma_channel_enum channel_flag_offset = channelx;
 1686              		.loc 1 819 5 view .LVU481
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1687              		.loc 1 820 5 view .LVU482
 1688              		.loc 1 820 7 is_stmt 0 view .LVU483
 1689 0002 0329     		cmp	r1, #3
 1690 0004 71D8     		bhi	.L81
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1691              		.loc 1 821 9 is_stmt 1 view .LVU484
 1692 0006 531E     		subs	r3, r2, #1
 1693 0008 1F2B     		cmp	r3, #31
 1694 000a 00F2E580 		bhi	.L96
 1695 000e DFE803F0 		tbb	[pc, r3]
 1696              	.L84:
 1697 0012 10       		.byte	(.L88-.L84)/2
 1698 0013 E3       		.byte	(.L96-.L84)/2
 1699 0014 E3       		.byte	(.L96-.L84)/2
 1700 0015 28       		.byte	(.L87-.L84)/2
 1701 0016 E3       		.byte	(.L96-.L84)/2
 1702 0017 E3       		.byte	(.L96-.L84)/2
 1703 0018 E3       		.byte	(.L96-.L84)/2
 1704 0019 39       		.byte	(.L86-.L84)/2
 1705 001a E3       		.byte	(.L96-.L84)/2
 1706 001b E3       		.byte	(.L96-.L84)/2
 1707 001c E3       		.byte	(.L96-.L84)/2
 1708 001d E3       		.byte	(.L96-.L84)/2
 1709 001e E3       		.byte	(.L96-.L84)/2
 1710 001f E3       		.byte	(.L96-.L84)/2
 1711 0020 E3       		.byte	(.L96-.L84)/2
 1712 0021 4A       		.byte	(.L85-.L84)/2
 1713 0022 E3       		.byte	(.L96-.L84)/2
 1714 0023 E3       		.byte	(.L96-.L84)/2
 1715 0024 E3       		.byte	(.L96-.L84)/2
 1716 0025 E3       		.byte	(.L96-.L84)/2
 1717 0026 E3       		.byte	(.L96-.L84)/2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 45


 1718 0027 E3       		.byte	(.L96-.L84)/2
 1719 0028 E3       		.byte	(.L96-.L84)/2
 1720 0029 E3       		.byte	(.L96-.L84)/2
 1721 002a E3       		.byte	(.L96-.L84)/2
 1722 002b E3       		.byte	(.L96-.L84)/2
 1723 002c E3       		.byte	(.L96-.L84)/2
 1724 002d E3       		.byte	(.L96-.L84)/2
 1725 002e E3       		.byte	(.L96-.L84)/2
 1726 002f E3       		.byte	(.L96-.L84)/2
 1727 0030 E3       		.byte	(.L96-.L84)/2
 1728 0031 5B       		.byte	(.L83-.L84)/2
 1729              		.p2align 1
 1730              	.L88:
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 1731              		.loc 1 823 13 view .LVU485
 1732              		.loc 1 823 30 is_stmt 0 view .LVU486
 1733 0032 0468     		ldr	r4, [r0]
 1734              		.loc 1 823 54 view .LVU487
 1735 0034 01EB410C 		add	ip, r1, r1, lsl #1
 1736 0038 C1F34003 		ubfx	r3, r1, #1, #1
 1737 003c 9B00     		lsls	r3, r3, #2
 1738 003e 03EB4C03 		add	r3, r3, ip, lsl #1
 1739 0042 02FA03F3 		lsl	r3, r2, r3
 1740              		.loc 1 823 28 view .LVU488
 1741 0046 1C40     		ands	r4, r4, r3
 1742              	.LVL175:
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1743              		.loc 1 824 13 is_stmt 1 view .LVU489
 1744              		.loc 1 824 32 is_stmt 0 view .LVU490
 1745 0048 00EBCC01 		add	r1, r0, ip, lsl #3
 1746              	.LVL176:
 1747              		.loc 1 824 32 view .LVU491
 1748 004c 4B6A     		ldr	r3, [r1, #36]
 1749              		.loc 1 824 30 view .LVU492
 1750 004e 03F08003 		and	r3, r3, #128
 1751              	.LVL177:
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1752              		.loc 1 825 13 is_stmt 1 view .LVU493
 1753              	.L89:
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = (DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx));
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         default:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 46


 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channel_flag_offset -= (dma_channel_enum)4;
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         default:
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(interrupt_flag && interrupt_enable) {
 1754              		.loc 1 873 5 view .LVU494
 1755              		.loc 1 873 7 is_stmt 0 view .LVU495
 1756 0052 002C     		cmp	r4, #0
 1757 0054 00F0C480 		beq	.L98
 1758              		.loc 1 873 23 discriminator 1 view .LVU496
 1759 0058 002B     		cmp	r3, #0
 1760 005a 40F0C380 		bne	.L99
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return SET;
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return RESET;
 1761              		.loc 1 876 16 view .LVU497
 1762 005e 0020     		movs	r0, #0
 1763 0060 BBE0     		b	.L82
 1764              	.LVL178:
 1765              	.L87:
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1766              		.loc 1 827 13 is_stmt 1 view .LVU498
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1767              		.loc 1 827 30 is_stmt 0 view .LVU499
 1768 0062 0468     		ldr	r4, [r0]
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1769              		.loc 1 827 54 view .LVU500
 1770 0064 01EB410C 		add	ip, r1, r1, lsl #1
 1771 0068 C1F34003 		ubfx	r3, r1, #1, #1
 1772 006c 9B00     		lsls	r3, r3, #2
 1773 006e 03EB4C03 		add	r3, r3, ip, lsl #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 47


 1774 0072 02FA03F3 		lsl	r3, r2, r3
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1775              		.loc 1 827 28 view .LVU501
 1776 0076 1C40     		ands	r4, r4, r3
 1777              	.LVL179:
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1778              		.loc 1 828 13 is_stmt 1 view .LVU502
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1779              		.loc 1 828 32 is_stmt 0 view .LVU503
 1780 0078 00EBCC01 		add	r1, r0, ip, lsl #3
 1781              	.LVL180:
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1782              		.loc 1 828 32 view .LVU504
 1783 007c 0B69     		ldr	r3, [r1, #16]
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1784              		.loc 1 828 30 view .LVU505
 1785 007e 03F00203 		and	r3, r3, #2
 1786              	.LVL181:
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 1787              		.loc 1 829 13 is_stmt 1 view .LVU506
 1788 0082 E6E7     		b	.L89
 1789              	.LVL182:
 1790              	.L86:
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1791              		.loc 1 831 13 view .LVU507
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1792              		.loc 1 831 30 is_stmt 0 view .LVU508
 1793 0084 0468     		ldr	r4, [r0]
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1794              		.loc 1 831 54 view .LVU509
 1795 0086 01EB410C 		add	ip, r1, r1, lsl #1
 1796 008a C1F34003 		ubfx	r3, r1, #1, #1
 1797 008e 9B00     		lsls	r3, r3, #2
 1798 0090 03EB4C03 		add	r3, r3, ip, lsl #1
 1799 0094 02FA03F3 		lsl	r3, r2, r3
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1800              		.loc 1 831 28 view .LVU510
 1801 0098 1C40     		ands	r4, r4, r3
 1802              	.LVL183:
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1803              		.loc 1 832 13 is_stmt 1 view .LVU511
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1804              		.loc 1 832 32 is_stmt 0 view .LVU512
 1805 009a 00EBCC01 		add	r1, r0, ip, lsl #3
 1806              	.LVL184:
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1807              		.loc 1 832 32 view .LVU513
 1808 009e 0B69     		ldr	r3, [r1, #16]
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1809              		.loc 1 832 30 view .LVU514
 1810 00a0 03F00403 		and	r3, r3, #4
 1811              	.LVL185:
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 1812              		.loc 1 833 13 is_stmt 1 view .LVU515
 1813 00a4 D5E7     		b	.L89
 1814              	.LVL186:
 1815              	.L85:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 48


 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1816              		.loc 1 835 13 view .LVU516
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1817              		.loc 1 835 30 is_stmt 0 view .LVU517
 1818 00a6 0468     		ldr	r4, [r0]
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1819              		.loc 1 835 54 view .LVU518
 1820 00a8 01EB410C 		add	ip, r1, r1, lsl #1
 1821 00ac C1F34003 		ubfx	r3, r1, #1, #1
 1822 00b0 9B00     		lsls	r3, r3, #2
 1823 00b2 03EB4C03 		add	r3, r3, ip, lsl #1
 1824 00b6 02FA03F3 		lsl	r3, r2, r3
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1825              		.loc 1 835 28 view .LVU519
 1826 00ba 1C40     		ands	r4, r4, r3
 1827              	.LVL187:
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1828              		.loc 1 836 13 is_stmt 1 view .LVU520
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1829              		.loc 1 836 32 is_stmt 0 view .LVU521
 1830 00bc 00EBCC01 		add	r1, r0, ip, lsl #3
 1831              	.LVL188:
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1832              		.loc 1 836 32 view .LVU522
 1833 00c0 0B69     		ldr	r3, [r1, #16]
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1834              		.loc 1 836 30 view .LVU523
 1835 00c2 03F00803 		and	r3, r3, #8
 1836              	.LVL189:
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 1837              		.loc 1 837 13 is_stmt 1 view .LVU524
 1838 00c6 C4E7     		b	.L89
 1839              	.LVL190:
 1840              	.L83:
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1841              		.loc 1 839 13 view .LVU525
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1842              		.loc 1 839 31 is_stmt 0 view .LVU526
 1843 00c8 0468     		ldr	r4, [r0]
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1844              		.loc 1 839 55 view .LVU527
 1845 00ca 01EB410C 		add	ip, r1, r1, lsl #1
 1846 00ce C1F34003 		ubfx	r3, r1, #1, #1
 1847 00d2 9B00     		lsls	r3, r3, #2
 1848 00d4 03EB4C03 		add	r3, r3, ip, lsl #1
 1849 00d8 02FA03F3 		lsl	r3, r2, r3
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1850              		.loc 1 839 28 view .LVU528
 1851 00dc 1C40     		ands	r4, r4, r3
 1852              	.LVL191:
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1853              		.loc 1 840 13 is_stmt 1 view .LVU529
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1854              		.loc 1 840 33 is_stmt 0 view .LVU530
 1855 00de 00EBCC01 		add	r1, r0, ip, lsl #3
 1856              	.LVL192:
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 49


 1857              		.loc 1 840 33 view .LVU531
 1858 00e2 0B69     		ldr	r3, [r1, #16]
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1859              		.loc 1 840 30 view .LVU532
 1860 00e4 03F01003 		and	r3, r3, #16
 1861              	.LVL193:
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         default:
 1862              		.loc 1 841 13 is_stmt 1 view .LVU533
 1863 00e8 B3E7     		b	.L89
 1864              	.LVL194:
 1865              	.L81:
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1866              		.loc 1 846 9 view .LVU534
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1867              		.loc 1 846 29 is_stmt 0 view .LVU535
 1868 00ea 0B1F     		subs	r3, r1, #4
 1869 00ec DBB2     		uxtb	r3, r3
 1870              	.LVL195:
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1871              		.loc 1 847 9 is_stmt 1 view .LVU536
 1872 00ee 02F1FF3C 		add	ip, r2, #-1
 1873 00f2 BCF11F0F 		cmp	ip, #31
 1874 00f6 71D8     		bhi	.L97
 1875 00f8 DFE80CF0 		tbb	[pc, ip]
 1876              	.L91:
 1877 00fc 10       		.byte	(.L95-.L91)/2
 1878 00fd 70       		.byte	(.L97-.L91)/2
 1879 00fe 70       		.byte	(.L97-.L91)/2
 1880 00ff 23       		.byte	(.L94-.L91)/2
 1881 0100 70       		.byte	(.L97-.L91)/2
 1882 0101 70       		.byte	(.L97-.L91)/2
 1883 0102 70       		.byte	(.L97-.L91)/2
 1884 0103 36       		.byte	(.L93-.L91)/2
 1885 0104 70       		.byte	(.L97-.L91)/2
 1886 0105 70       		.byte	(.L97-.L91)/2
 1887 0106 70       		.byte	(.L97-.L91)/2
 1888 0107 70       		.byte	(.L97-.L91)/2
 1889 0108 70       		.byte	(.L97-.L91)/2
 1890 0109 70       		.byte	(.L97-.L91)/2
 1891 010a 70       		.byte	(.L97-.L91)/2
 1892 010b 49       		.byte	(.L92-.L91)/2
 1893 010c 70       		.byte	(.L97-.L91)/2
 1894 010d 70       		.byte	(.L97-.L91)/2
 1895 010e 70       		.byte	(.L97-.L91)/2
 1896 010f 70       		.byte	(.L97-.L91)/2
 1897 0110 70       		.byte	(.L97-.L91)/2
 1898 0111 70       		.byte	(.L97-.L91)/2
 1899 0112 70       		.byte	(.L97-.L91)/2
 1900 0113 70       		.byte	(.L97-.L91)/2
 1901 0114 70       		.byte	(.L97-.L91)/2
 1902 0115 70       		.byte	(.L97-.L91)/2
 1903 0116 70       		.byte	(.L97-.L91)/2
 1904 0117 70       		.byte	(.L97-.L91)/2
 1905 0118 70       		.byte	(.L97-.L91)/2
 1906 0119 70       		.byte	(.L97-.L91)/2
 1907 011a 70       		.byte	(.L97-.L91)/2
 1908 011b 5C       		.byte	(.L90-.L91)/2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 50


 1909              		.p2align 1
 1910              	.L95:
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1911              		.loc 1 849 13 view .LVU537
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1912              		.loc 1 849 30 is_stmt 0 view .LVU538
 1913 011c 4468     		ldr	r4, [r0, #4]
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1914              		.loc 1 849 54 view .LVU539
 1915 011e 03EB430C 		add	ip, r3, r3, lsl #1
 1916 0122 C3F34003 		ubfx	r3, r3, #1, #1
 1917              	.LVL196:
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1918              		.loc 1 849 54 view .LVU540
 1919 0126 9B00     		lsls	r3, r3, #2
 1920 0128 03EB4C03 		add	r3, r3, ip, lsl #1
 1921 012c 02FA03F3 		lsl	r3, r2, r3
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1922              		.loc 1 849 28 view .LVU541
 1923 0130 1C40     		ands	r4, r4, r3
 1924              	.LVL197:
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1925              		.loc 1 850 13 is_stmt 1 view .LVU542
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1926              		.loc 1 850 32 is_stmt 0 view .LVU543
 1927 0132 01EB4101 		add	r1, r1, r1, lsl #1
 1928              	.LVL198:
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1929              		.loc 1 850 32 view .LVU544
 1930 0136 00EBC101 		add	r1, r0, r1, lsl #3
 1931 013a 4B6A     		ldr	r3, [r1, #36]
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1932              		.loc 1 850 30 view .LVU545
 1933 013c 03F08003 		and	r3, r3, #128
 1934              	.LVL199:
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 1935              		.loc 1 851 13 is_stmt 1 view .LVU546
 1936 0140 87E7     		b	.L89
 1937              	.LVL200:
 1938              	.L94:
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1939              		.loc 1 853 13 view .LVU547
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1940              		.loc 1 853 30 is_stmt 0 view .LVU548
 1941 0142 4468     		ldr	r4, [r0, #4]
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1942              		.loc 1 853 54 view .LVU549
 1943 0144 03EB430C 		add	ip, r3, r3, lsl #1
 1944 0148 C3F34003 		ubfx	r3, r3, #1, #1
 1945              	.LVL201:
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1946              		.loc 1 853 54 view .LVU550
 1947 014c 9B00     		lsls	r3, r3, #2
 1948 014e 03EB4C03 		add	r3, r3, ip, lsl #1
 1949 0152 02FA03F3 		lsl	r3, r2, r3
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1950              		.loc 1 853 28 view .LVU551
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 51


 1951 0156 1C40     		ands	r4, r4, r3
 1952              	.LVL202:
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1953              		.loc 1 854 13 is_stmt 1 view .LVU552
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1954              		.loc 1 854 32 is_stmt 0 view .LVU553
 1955 0158 01EB4101 		add	r1, r1, r1, lsl #1
 1956              	.LVL203:
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1957              		.loc 1 854 32 view .LVU554
 1958 015c 00EBC101 		add	r1, r0, r1, lsl #3
 1959 0160 0B69     		ldr	r3, [r1, #16]
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1960              		.loc 1 854 30 view .LVU555
 1961 0162 03F00203 		and	r3, r3, #2
 1962              	.LVL204:
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 1963              		.loc 1 855 13 is_stmt 1 view .LVU556
 1964 0166 74E7     		b	.L89
 1965              	.LVL205:
 1966              	.L93:
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1967              		.loc 1 857 13 view .LVU557
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1968              		.loc 1 857 30 is_stmt 0 view .LVU558
 1969 0168 4468     		ldr	r4, [r0, #4]
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1970              		.loc 1 857 54 view .LVU559
 1971 016a 03EB430C 		add	ip, r3, r3, lsl #1
 1972 016e C3F34003 		ubfx	r3, r3, #1, #1
 1973              	.LVL206:
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1974              		.loc 1 857 54 view .LVU560
 1975 0172 9B00     		lsls	r3, r3, #2
 1976 0174 03EB4C03 		add	r3, r3, ip, lsl #1
 1977 0178 02FA03F3 		lsl	r3, r2, r3
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1978              		.loc 1 857 28 view .LVU561
 1979 017c 1C40     		ands	r4, r4, r3
 1980              	.LVL207:
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1981              		.loc 1 858 13 is_stmt 1 view .LVU562
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1982              		.loc 1 858 32 is_stmt 0 view .LVU563
 1983 017e 01EB4101 		add	r1, r1, r1, lsl #1
 1984              	.LVL208:
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1985              		.loc 1 858 32 view .LVU564
 1986 0182 00EBC101 		add	r1, r0, r1, lsl #3
 1987 0186 0B69     		ldr	r3, [r1, #16]
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1988              		.loc 1 858 30 view .LVU565
 1989 0188 03F00403 		and	r3, r3, #4
 1990              	.LVL209:
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 1991              		.loc 1 859 13 is_stmt 1 view .LVU566
 1992 018c 61E7     		b	.L89
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 52


 1993              	.LVL210:
 1994              	.L92:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1995              		.loc 1 861 13 view .LVU567
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1996              		.loc 1 861 30 is_stmt 0 view .LVU568
 1997 018e 4468     		ldr	r4, [r0, #4]
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1998              		.loc 1 861 54 view .LVU569
 1999 0190 03EB430C 		add	ip, r3, r3, lsl #1
 2000 0194 C3F34003 		ubfx	r3, r3, #1, #1
 2001              	.LVL211:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 2002              		.loc 1 861 54 view .LVU570
 2003 0198 9B00     		lsls	r3, r3, #2
 2004 019a 03EB4C03 		add	r3, r3, ip, lsl #1
 2005 019e 02FA03F3 		lsl	r3, r2, r3
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 2006              		.loc 1 861 28 view .LVU571
 2007 01a2 1C40     		ands	r4, r4, r3
 2008              	.LVL212:
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2009              		.loc 1 862 13 is_stmt 1 view .LVU572
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2010              		.loc 1 862 32 is_stmt 0 view .LVU573
 2011 01a4 01EB4101 		add	r1, r1, r1, lsl #1
 2012              	.LVL213:
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2013              		.loc 1 862 32 view .LVU574
 2014 01a8 00EBC101 		add	r1, r0, r1, lsl #3
 2015 01ac 0B69     		ldr	r3, [r1, #16]
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2016              		.loc 1 862 30 view .LVU575
 2017 01ae 03F00803 		and	r3, r3, #8
 2018              	.LVL214:
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 2019              		.loc 1 863 13 is_stmt 1 view .LVU576
 2020 01b2 4EE7     		b	.L89
 2021              	.LVL215:
 2022              	.L90:
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2023              		.loc 1 865 13 view .LVU577
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2024              		.loc 1 865 30 is_stmt 0 view .LVU578
 2025 01b4 4468     		ldr	r4, [r0, #4]
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2026              		.loc 1 865 54 view .LVU579
 2027 01b6 03EB430C 		add	ip, r3, r3, lsl #1
 2028 01ba C3F34003 		ubfx	r3, r3, #1, #1
 2029              	.LVL216:
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2030              		.loc 1 865 54 view .LVU580
 2031 01be 9B00     		lsls	r3, r3, #2
 2032 01c0 03EB4C03 		add	r3, r3, ip, lsl #1
 2033 01c4 9A40     		lsls	r2, r2, r3
 2034              	.LVL217:
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 53


 2035              		.loc 1 865 28 view .LVU581
 2036 01c6 1440     		ands	r4, r4, r2
 2037              	.LVL218:
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2038              		.loc 1 866 13 is_stmt 1 view .LVU582
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2039              		.loc 1 866 32 is_stmt 0 view .LVU583
 2040 01c8 01EB4101 		add	r1, r1, r1, lsl #1
 2041              	.LVL219:
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2042              		.loc 1 866 32 view .LVU584
 2043 01cc 00EBC100 		add	r0, r0, r1, lsl #3
 2044              	.LVL220:
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2045              		.loc 1 866 32 view .LVU585
 2046 01d0 0369     		ldr	r3, [r0, #16]
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 2047              		.loc 1 866 30 view .LVU586
 2048 01d2 03F01003 		and	r3, r3, #16
 2049              	.LVL221:
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         default:
 2050              		.loc 1 867 13 is_stmt 1 view .LVU587
 2051 01d6 3CE7     		b	.L89
 2052              	.LVL222:
 2053              	.L96:
 2054              		.loc 1 876 16 is_stmt 0 view .LVU588
 2055 01d8 0020     		movs	r0, #0
 2056              	.LVL223:
 2057              	.L82:
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 2058              		.loc 1 878 1 view .LVU589
 2059 01da 10BD     		pop	{r4, pc}
 2060              	.LVL224:
 2061              	.L97:
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 2062              		.loc 1 876 16 view .LVU590
 2063 01dc 0020     		movs	r0, #0
 2064              	.LVL225:
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 2065              		.loc 1 876 16 view .LVU591
 2066 01de FCE7     		b	.L82
 2067              	.LVL226:
 2068              	.L98:
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 2069              		.loc 1 876 16 view .LVU592
 2070 01e0 0020     		movs	r0, #0
 2071 01e2 FAE7     		b	.L82
 2072              	.L99:
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 2073              		.loc 1 874 16 view .LVU593
 2074 01e4 0120     		movs	r0, #1
 2075 01e6 F8E7     		b	.L82
 2076              		.cfi_endproc
 2077              	.LFE147:
 2079              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 2080              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 54


 2081              		.global	dma_interrupt_flag_clear
 2082              		.syntax unified
 2083              		.thumb
 2084              		.thumb_func
 2086              	dma_interrupt_flag_clear:
 2087              	.LVL227:
 2088              	.LFB148:
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    clear DMA a channel interrupt flag
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to clear interrupt flag
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  interrupt: specify get which flag
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FEE: FIFO error and exception flag
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_SDE: single data mode exception flag
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_TAE: transfer access error flag
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transger finish flag
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrupt)
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 2089              		.loc 1 897 1 is_stmt 1 view -0
 2090              		.cfi_startproc
 2091              		@ args = 0, pretend = 0, frame = 0
 2092              		@ frame_needed = 0, uses_anonymous_args = 0
 2093              		@ link register save eliminated.
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 2094              		.loc 1 898 5 view .LVU595
 2095              		.loc 1 898 7 is_stmt 0 view .LVU596
 2096 0000 0329     		cmp	r1, #3
 2097 0002 0BD8     		bhi	.L102
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(interrupt, channelx);
 2098              		.loc 1 899 9 is_stmt 1 view .LVU597
 2099 0004 8368     		ldr	r3, [r0, #8]
 2100              		.loc 1 899 34 is_stmt 0 view .LVU598
 2101 0006 01EB410C 		add	ip, r1, r1, lsl #1
 2102 000a C1F34001 		ubfx	r1, r1, #1, #1
 2103              	.LVL228:
 2104              		.loc 1 899 34 view .LVU599
 2105 000e 8900     		lsls	r1, r1, #2
 2106 0010 01EB4C01 		add	r1, r1, ip, lsl #1
 2107 0014 8A40     		lsls	r2, r2, r1
 2108              	.LVL229:
 2109              		.loc 1 899 31 view .LVU600
 2110 0016 1343     		orrs	r3, r3, r2
 2111 0018 8360     		str	r3, [r0, #8]
 2112 001a 7047     		bx	lr
 2113              	.LVL230:
 2114              	.L102:
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 2115              		.loc 1 901 9 is_stmt 1 view .LVU601
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 55


 2116              		.loc 1 901 18 is_stmt 0 view .LVU602
 2117 001c 0439     		subs	r1, r1, #4
 2118              	.LVL231:
 2119              		.loc 1 901 18 view .LVU603
 2120 001e C9B2     		uxtb	r1, r1
 2121              	.LVL232:
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(interrupt, channelx);
 2122              		.loc 1 902 9 is_stmt 1 view .LVU604
 2123 0020 C368     		ldr	r3, [r0, #12]
 2124              		.loc 1 902 34 is_stmt 0 view .LVU605
 2125 0022 01EB410C 		add	ip, r1, r1, lsl #1
 2126 0026 C1F34001 		ubfx	r1, r1, #1, #1
 2127              	.LVL233:
 2128              		.loc 1 902 34 view .LVU606
 2129 002a 8900     		lsls	r1, r1, #2
 2130 002c 01EB4C01 		add	r1, r1, ip, lsl #1
 2131 0030 8A40     		lsls	r2, r2, r1
 2132              	.LVL234:
 2133              		.loc 1 902 31 view .LVU607
 2134 0032 1343     		orrs	r3, r3, r2
 2135 0034 C360     		str	r3, [r0, #12]
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 2136              		.loc 1 904 1 view .LVU608
 2137 0036 7047     		bx	lr
 2138              		.cfi_endproc
 2139              	.LFE148:
 2141              		.text
 2142              	.Letext0:
 2143              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 2144              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 2145              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2146              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_dma.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 56


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_dma.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:21     .text.dma_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:27     .text.dma_deinit:00000000 dma_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:109    .text.dma_single_data_para_struct_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:115    .text.dma_single_data_para_struct_init:00000000 dma_single_data_para_struct_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:158    .text.dma_multi_data_para_struct_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:164    .text.dma_multi_data_para_struct_init:00000000 dma_multi_data_para_struct_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:216    .text.dma_single_data_mode_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:222    .text.dma_single_data_mode_init:00000000 dma_single_data_mode_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:377    .text.dma_multi_data_mode_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:383    .text.dma_multi_data_mode_init:00000000 dma_multi_data_mode_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:546    .text.dma_multi_data_mode_init:00000098 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:551    .text.dma_periph_address_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:557    .text.dma_periph_address_config:00000000 dma_periph_address_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:579    .text.dma_memory_address_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:585    .text.dma_memory_address_config:00000000 dma_memory_address_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:621    .text.dma_transfer_number_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:627    .text.dma_transfer_number_config:00000000 dma_transfer_number_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:649    .text.dma_transfer_number_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:655    .text.dma_transfer_number_get:00000000 dma_transfer_number_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:678    .text.dma_priority_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:684    .text.dma_priority_config:00000000 dma_priority_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:720    .text.dma_memory_burst_beats_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:726    .text.dma_memory_burst_beats_config:00000000 dma_memory_burst_beats_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:762    .text.dma_periph_burst_beats_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:768    .text.dma_periph_burst_beats_config:00000000 dma_periph_burst_beats_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:804    .text.dma_memory_width_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:810    .text.dma_memory_width_config:00000000 dma_memory_width_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:846    .text.dma_periph_width_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:852    .text.dma_periph_width_config:00000000 dma_periph_width_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:888    .text.dma_memory_address_generation_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:894    .text.dma_memory_address_generation_config:00000000 dma_memory_address_generation_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:936    .text.dma_peripheral_address_generation_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:942    .text.dma_peripheral_address_generation_config:00000000 dma_peripheral_address_generation_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1007   .text.dma_circulation_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1013   .text.dma_circulation_enable:00000000 dma_circulation_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1038   .text.dma_circulation_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1044   .text.dma_circulation_disable:00000000 dma_circulation_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1069   .text.dma_channel_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1075   .text.dma_channel_enable:00000000 dma_channel_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1100   .text.dma_channel_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1106   .text.dma_channel_disable:00000000 dma_channel_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1131   .text.dma_transfer_direction_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1137   .text.dma_transfer_direction_config:00000000 dma_transfer_direction_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1173   .text.dma_switch_buffer_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1179   .text.dma_switch_buffer_mode_config:00000000 dma_switch_buffer_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1219   .text.dma_using_memory_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1225   .text.dma_using_memory_get:00000000 dma_using_memory_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1254   .text.dma_channel_subperipheral_select:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1260   .text.dma_channel_subperipheral_select:00000000 dma_channel_subperipheral_select
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1296   .text.dma_flow_controller_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1302   .text.dma_flow_controller_config:00000000 dma_flow_controller_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1344   .text.dma_switch_buffer_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1350   .text.dma_switch_buffer_mode_enable:00000000 dma_switch_buffer_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1393   .text.dma_fifo_status_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1399   .text.dma_fifo_status_get:00000000 dma_fifo_status_get
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s 			page 57


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1423   .text.dma_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1429   .text.dma_flag_get:00000000 dma_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1505   .text.dma_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1511   .text.dma_flag_clear:00000000 dma_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1567   .text.dma_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1573   .text.dma_interrupt_enable:00000000 dma_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1616   .text.dma_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1622   .text.dma_interrupt_disable:00000000 dma_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1665   .text.dma_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1671   .text.dma_interrupt_flag_get:00000000 dma_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1697   .text.dma_interrupt_flag_get:00000012 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1729   .text.dma_interrupt_flag_get:00000032 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1877   .text.dma_interrupt_flag_get:000000fc $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:1909   .text.dma_interrupt_flag_get:0000011c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:2080   .text.dma_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccSA4pU1.s:2086   .text.dma_interrupt_flag_clear:00000000 dma_interrupt_flag_clear

NO UNDEFINED SYMBOLS
