library ieee;
	use ieee.std_logic_1164.all;
	use ieee.std_numeric_std.all;

entity custom_ram is
	
	port(
		clk : in std_logic;
		Din : in std_logic_vector(15 downto 0);
		wr : in integer RANGE 0 to 31;
		read_address : in integer RANGE 0 to 31;
		wr : in std_logic;
		q : OUT  std_logic_vector (31 DOWNTO 0)
	);

end entity;

architecture behav OF ram_infer IS
   TYPE mem IS ARRAY(0 TO 31) OF std_logic_vector(31 DOWNTO 0);
   SIGNAL ram_block : mem;
BEGIN
   PROCESS (clock)
   BEGIN
      IF (clock'event AND clock = '1') THEN
         IF (we = '1') THEN
            ram_block(write_address) <= data;
         END IF;
         q <= ram_block(read_address);
      END IF;
   END PROCESS;
END rtl;