# compile vhdl design source files
vhdl xil_defaultlib  "../../../cnn_parallel.srcs/sources_1/new/fullyconnected.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/bram.vhd"
vhdl xil_defaultlib  "../../../cnn_parallel.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd"
vhdl xil_defaultlib  "../../../cnn_parallel.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
vhdl xil_defaultlib  "../../../cnn_parallel.srcs/sources_1/ip/mult_gen_1_1/sim/mult_gen_1.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/fifo_parallel.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/fifo.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/convo.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/controller.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/cnn_pkg.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/router.vhd"
vhdl xil_defaultlib  "../../../../src_parallel/cnn_top.vhd"
vhdl xil_defaultlib  "../../../../sim/txt_util.vhd"
vhdl xil_defaultlib  "../../../../sim/test_top.vhd"

# Do not sort compile order
nosort
