Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_clock_in.ip --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ase/ase_clock_in --family="Arria 10" --part=10AX115N2F40E2LG
Info: ase_clock_in: "Transforming system: ase_clock_in"
Info: ase_clock_in: "Naming system components in system: ase_clock_in"
Info: ase_clock_in: "Processing generation queue"
Info: ase_clock_in: "Generating: ase_clock_in"
Info: ase_clock_in: Done "ase_clock_in" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
