{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680409426820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680409426827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  2 01:53:46 2023 " "Processing started: Sun Apr  2 01:53:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680409426827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680409426827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Low_Pass_Filter -c Low_Pass_Filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Low_Pass_Filter -c Low_Pass_Filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680409426827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680409428149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680409428149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_low_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_low_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_Low_Pass_Filter-behaviour " "Found design unit 1: Test_Low_Pass_Filter-behaviour" {  } { { "Test_Low_Pass_Filter.vhd" "" { Text "I:/My Drive/FPGA/Low_Pass_Filter/Test_Low_Pass_Filter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680409439651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_Low_Pass_Filter " "Found entity 1: Test_Low_Pass_Filter" {  } { { "Test_Low_Pass_Filter.vhd" "" { Text "I:/My Drive/FPGA/Low_Pass_Filter/Test_Low_Pass_Filter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680409439651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680409439651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Low_Pass_Filter-behaivioral " "Found design unit 1: Low_Pass_Filter-behaivioral" {  } { { "Low_Pass_Filter.vhd" "" { Text "I:/My Drive/FPGA/Low_Pass_Filter/Low_Pass_Filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680409439673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Low_Pass_Filter " "Found entity 1: Low_Pass_Filter" {  } { { "Low_Pass_Filter.vhd" "" { Text "I:/My Drive/FPGA/Low_Pass_Filter/Low_Pass_Filter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680409439673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680409439673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_Bit_Register-behavioral " "Found design unit 1: N_Bit_Register-behavioral" {  } { { "N_Bit_Register.vhd" "" { Text "I:/My Drive/FPGA/Low_Pass_Filter/N_Bit_Register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680409439695 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_Bit_Register " "Found entity 1: N_Bit_Register" {  } { { "N_Bit_Register.vhd" "" { Text "I:/My Drive/FPGA/Low_Pass_Filter/N_Bit_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680409439695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680409439695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Low_Pass_Filter " "Elaborating entity \"Low_Pass_Filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680409439774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Bit_Register N_Bit_Register:\\Lowpass:0:N_Bit_Register_unit " "Elaborating entity \"N_Bit_Register\" for hierarchy \"N_Bit_Register:\\Lowpass:0:N_Bit_Register_unit\"" {  } { { "Low_Pass_Filter.vhd" "\\Lowpass:0:N_Bit_Register_unit" { Text "I:/My Drive/FPGA/Low_Pass_Filter/Low_Pass_Filter.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680409439793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680409440982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680409442143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680409442143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680409442599 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680409442599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680409442599 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1680409442599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680409442599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680409442752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  2 01:54:02 2023 " "Processing ended: Sun Apr  2 01:54:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680409442752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680409442752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680409442752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680409442752 ""}
