verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/sim/base_zynq_design_processing_system7_0_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/sim/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_0/sim/base_zynq_design_axi_protocol_converter_0_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_1_0/sim/base_zynq_design_axi_protocol_converter_1_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_axi_dwidth_converter_0_0/sim/base_zynq_design_axi_dwidth_converter_0_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0_clk_wiz.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_xbar_0/sim/base_zynq_design_xbar_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_1/sim/base_zynq_design_axi_protocol_converter_0_1.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/b2d6/ulpsoc_stub.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_nuraghe_soc_0_0/sim/base_zynq_design_nuraghe_soc_0_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_3_0/sim/base_zynq_design_axi_protocol_converter_3_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_auto_ds_0/sim/base_zynq_design_auto_ds_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_auto_pc_0/sim/base_zynq_design_auto_pc_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "../../../bd/base_zynq_design/ip/base_zynq_design_auto_us_0/sim/base_zynq_design_auto_us_0.v" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/2ad9/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/16a2/hdl/verilog" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/856d/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/d5eb/hdl" --include "../../../../pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/65a4"
verilog xil_defaultlib "glbl.v"
nosort
