PIWAR_TGI_LOCAL	,	V_73
parent	,	V_120
fsl_pcie_check_link	,	F_4
"map - enable CONFIG_SWIOTLB to avoid dma errors.\n"	,	L_17
of_match_node	,	F_76
CONFIG_PPC_86xx	,	V_181
rsrc	,	V_126
PCI_CLASS_BRIDGE_PCI	,	V_8
pci_bus	,	V_18
"No pci config register base in dev tree, "	,	L_34
fsl_pci_primary	,	V_184
fsl_pci_resume	,	F_81
IORESOURCE_DISABLED	,	V_87
PCI_X_CMD_DPERR_E	,	V_116
PCI_LATENCY_TIMER	,	V_117
"%s: disabled\n"	,	L_22
dev	,	V_2
len	,	V_33
piwar	,	V_70
pr_warn	,	F_30
cfg_addr	,	V_145
first_busno	,	V_135
PCI_CAP_ID_PCIX	,	V_110
PAGE_MASK	,	V_147
defined	,	F_69
"could not find PCI BAR matching IMMR\n"	,	L_37
fsl_indirect_pcie_ops	,	V_140
KERN_WARNING	,	V_132
PCI_COMMAND_IO	,	V_109
"msi-address-64"	,	L_9
EIO	,	V_37
pci_bus_type	,	V_38
PCI_CAP_ID_EXP	,	V_4
devfn	,	V_31
"%s: WARNING: Outbound window cfg leaves "	,	L_18
PCI_BRIDGE_RESOURCE_NUM	,	V_121
ar	,	V_175
node	,	V_186
PIWAR_PF	,	V_72
full_name	,	V_78
"%s: Setup 64-bit PCI DMA window\n"	,	L_15
size	,	V_48
paddr	,	V_102
pci_exclude_device	,	V_150
pr_err	,	F_24
paddr_lo	,	V_66
of_node	,	V_130
pci_read_config_byte	,	F_3
GFP_KERNEL	,	V_163
device	,	V_35
early_find_capability	,	F_22
of_get_parent	,	F_74
mpc83xx_pcie_ops	,	V_167
PCIE_IP_REV_3_0	,	V_139
last_busno	,	V_136
PCI_DEVFN	,	F_71
of_find_node_by_type	,	F_73
dma_set_mask	,	V_101
"%s: disabled by the firmware.\n"	,	L_32
pcicsrbar_sz	,	V_69
device_node	,	V_129
"Adding PCI host bridge %s\n"	,	L_23
pci_ids	,	V_185
min	,	F_17
PEX_CSR0_LTSSM_SHIFT	,	V_29
"PCI memory map start 0x%016llx, size 0x%016llx\n"	,	L_28
be64_to_cpup	,	F_29
cfg_data	,	V_146
is_pcie	,	V_118
mpc83xx_pcie_write_config	,	F_57
"bus-range"	,	L_25
u8	,	T_1
address	,	V_92
pr_info	,	F_26
"could reduce unnecessary bounce buffering.\n"	,	L_20
sz	,	V_64
i	,	V_50
j	,	V_57
pci_bus_read_config_dword	,	F_70
n	,	V_58
progif	,	V_128
pr_warning	,	F_32
pex_inbound_window	,	V_172
PCI_CLASS_PROG	,	V_141
PCI_BASE_ADDRESS_0	,	V_91
start_idx	,	V_61
pcie	,	V_153
no_link	,	V_119
platform_device	,	V_123
of_node_put	,	F_75
bus	,	V_19
PCIE_IP_REV_2_2	,	V_81
__iomem	,	T_3
dn	,	V_77
PIWAR_EN	,	V_71
IORESOURCE_PREFETCH	,	V_51
pci_add_flags	,	F_42
out_le16	,	F_59
reg	,	V_79
mpc83xx_pcie_remap_cfg	,	F_51
PCI_COMMAND	,	V_105
barl	,	V_179
ccsr_pci	,	V_24
of_device_is_available	,	F_39
barh	,	V_178
par	,	V_122
ret	,	V_156
res	,	V_44
indirect_read_config	,	F_5
"Can't get bus-range for %s, assume"	,	L_26
bus_range	,	V_127
piwbar	,	V_96
"%s: extending DDR ATMU to cover MSIIR"	,	L_10
dma_supported	,	F_10
ilog2	,	F_18
ioremap	,	F_44
PCIBIOS_DEVICE_NOT_FOUND	,	V_148
pci_dev	,	V_1
ops	,	V_15
__ffs	,	F_19
set_dma_ops	,	F_12
name	,	V_76
PIWAR_SZ_MASK	,	V_94
fsl_pci_assign_primary	,	F_72
iounmap	,	F_48
" -&gt;Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n"	,	L_31
mpc83xx_pcie_exclude_device	,	F_50
pci_controller	,	V_10
printk	,	F_41
"PCI IO resource start 0x%016llx, size 0x%016llx, "	,	L_4
mpc83xx_pcie_read_config	,	F_53
pcicsrbar	,	V_68
PPC_INDIRECT_TYPE_BIG_ENDIAN	,	V_138
PEX_OUTWIN0_BAR	,	V_165
PPC_INDIRECT_TYPE_EXT_REG	,	V_142
block_rev1	,	V_80
dev_err	,	F_82
"%s: ERROR: Memory size exceeds PCI ATMU ability to "	,	L_16
out_le32	,	F_52
pcibios_free_controller	,	F_49
"%s: PCICSRBAR @ 0x%x\n"	,	L_8
PCI_COMMAND_SERR	,	V_106
"%s: No space for inbound window\n"	,	L_7
pci	,	V_25
powar	,	V_56
"%s: No outbound window space\n"	,	L_6
end	,	V_85
rsrc_reg	,	V_169
class	,	V_7
memblock_end_of_DRAM	,	F_27
fsl_pcie_bus_fixup	,	V_9
setup_one_atmu	,	F_14
PCI_COMMAND_MEMORY	,	V_108
start	,	V_46
DMA_BIT_MASK	,	F_11
cap_x	,	V_104
no_bridge	,	V_137
PCI_PRIMARY_BUS	,	V_161
fsl_pci_dma_set_mask	,	F_9
PIWAR_READ_SNOOP	,	V_74
piwbear	,	V_99
early_write_config_word	,	F_35
pci_find_capability	,	F_2
pcibios_alloc_controller	,	F_43
"fsl,mpc8314-pcie"	,	L_36
PEX_CSR0_LTSSM_L0	,	V_30
early_write_config_byte	,	F_36
base	,	V_182
pr_debug	,	F_16
ENOMEM	,	V_133
"Can't get pci register base!\n"	,	L_33
out_be32	,	F_20
PCI_X_CMD_MAX_SPLIT	,	V_113
IORESOURCE_IO	,	V_89
rsrc_cfg	,	V_170
mpc83xx_pcie_setup	,	F_60
number	,	V_20
"unsupported\n"	,	L_12
cfg_type0	,	V_157
cfg_type1	,	V_160
"PCI MEM resource start 0x%016llx, size 0x%016llx.\n"	,	L_1
"greater than memory size\n"	,	L_14
dma_window_base_cur	,	V_97
of_device_is_compatible	,	F_65
potar	,	V_53
phys_addr	,	V_47
pci_x_cmd	,	V_111
"Firmware bus number: %d-&gt;%d\n"	,	L_30
val	,	V_12
fsl_pcibios_fixup_bus	,	F_37
dma_mask	,	V_36
PCI_REASSIGN_ALL_BUS	,	V_134
in	,	V_173
bits	,	V_52
mpc83xx_pcie_priv	,	V_152
index	,	V_42
in_be32	,	F_7
PCI_HEADER_TYPE	,	V_5
dev_base	,	V_155
fsl_pci_immrbar_base	,	F_66
PAGE_SIZE	,	V_93
is_mpc83xx_pci	,	V_171
ppc_swiotlb_enable	,	V_187
early_read_config_dword	,	F_6
cmd	,	V_103
fsl_pci_driver	,	V_189
PCI_COMMAND_MASTER	,	V_107
primary	,	V_149
ENODEV	,	V_131
err1	,	V_166
quirk_fsl_pcie_header	,	F_1
private_data	,	V_26
pci_bus_to_host	,	F_8
early_read_config_word	,	F_34
is_primary	,	V_125
of_address_to_resource	,	F_40
err0	,	V_164
kfree	,	F_63
CONFIG_PPC_83xx	,	F_67
"Can't get pci register base!"	,	L_24
flags	,	V_49
resource_size_t	,	T_5
of_get_property	,	F_28
early_read_config_byte	,	F_46
fsl_add_bridge	,	F_38
mem_log	,	V_59
pitar	,	V_95
cfg_bar	,	V_162
u16	,	T_7
PIWAR_WRITE_SNOOP	,	V_75
ULLONG_MAX	,	V_67
end_idx	,	V_62
early_write_config_dword	,	F_25
max	,	F_23
setup_pci_atmu	,	F_21
for_each_matching_node	,	F_77
mpc83xx_add_bridge	,	F_64
PEX_RCIWARn_EN	,	V_176
PEX_OUTWIN0_TAH	,	V_168
mem_resources	,	V_83
"Ran out of outbound PCI ATMUs for IO resource\n"	,	L_3
PEX_OUTWIN0_TAL	,	V_159
"phy base 0x%016llx.\n"	,	L_5
__init	,	T_6
PPC_INDIRECT_TYPE_NO_PCIE_LINK	,	V_34
hdr_type	,	V_3
"%s: msi-address-64 address of %llx is "	,	L_11
zalloc_maybe_bootmem	,	F_61
mpc85xx_pci_err_probe	,	F_80
pex_csr0	,	V_27
paddr_hi	,	V_65
"Ran out of outbound PCI ATMUs for resource %d!\n"	,	L_2
ppc_md	,	V_100
data	,	V_154
MAX_PHYS_ADDR_BITS	,	V_39
potear	,	V_54
pdev	,	V_124
"Found FSL PCI host bridge at 0x%016llx. "	,	L_29
u32	,	T_2
PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS	,	V_143
pci_addr	,	V_45
"Get pci register base failed."	,	L_39
sysdata	,	V_21
piw	,	V_82
pci_find_hose_for_OF_device	,	F_79
read	,	V_16
offset	,	V_32
tar	,	V_177
resource	,	V_43
PEX_CSR0_LTSSM_MASK	,	V_28
in_le16	,	F_55
platform_driver_register	,	F_84
hose	,	V_11
fsl_pci_probe	,	F_78
" bus 0\n"	,	L_27
in_8	,	F_54
io_resource	,	V_88
PCI_X_CMD_MAX_READ	,	V_114
pci_process_bridge_OF_ranges	,	F_47
win_idx	,	V_60
mapped	,	V_158
"isa"	,	L_38
CONFIG_FSL_SOC_BOOKE	,	V_180
"using default\n"	,	L_35
np	,	V_183
pci64_dma_offset	,	V_41
KERN_INFO	,	V_144
"%s: DMA window size is 0x%llx\n"	,	L_21
powbar	,	V_55
set_dma_offset	,	F_13
PEX_RC_INWIN_BASE	,	V_174
setup_pci_cmd	,	F_33
indirect_type	,	V_13
pci_rsrc	,	V_188
fsl_pci_init	,	F_83
fsl_indirect_read_config	,	V_17
mem	,	V_63
out_8	,	F_58
get_immrbase	,	F_68
IORESOURCE_MEM	,	V_84
"%s: Setting PCI inbound window "	,	L_13
PPC_INDIRECT_TYPE_FSL_CFG_REG_LINK	,	V_14
PCI_X_CMD_ERO	,	V_115
in_le32	,	F_56
io_base_phys	,	V_90
PCIE_LTSSM	,	V_22
CONFIG_SWIOTLB	,	F_31
WARN_ON	,	F_62
resource_size	,	F_15
mem_offset	,	V_86
PCIBIOS_SUCCESSFUL	,	V_151
u64	,	T_4
PCI_X_CMD	,	V_112
dma_direct_ops	,	V_40
setup_indirect_pci	,	F_45
"gaps in memory map. Adjusting the memory map "	,	L_19
PCI_HEADER_TYPE_BRIDGE	,	V_6
PCIE_LTSSM_L0	,	V_23
dma_window_size	,	V_98
