// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition"

// DATE "12/02/2015 13:47:11"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CENTRAL_PROCESSOR (
	SOFT_RESET,
	AR_LOAD,
	AR_INC,
	PC_BUS,
	PC_LOAD,
	PC_INC,
	PC_RESET,
	DR_BUS_H,
	DR_BUS_L,
	DR_LOAD,
	TR_BUS,
	TR_LOAD,
	IR_LOAD,
	R_BUS,
	R_LOAD,
	AC_BUS,
	AC_LOAD,
	ALUS7,
	ALUS6,
	ALUS5,
	ALUS4,
	ALUS3,
	ALUS2,
	ALUS1,
	MEMBUS,
	BUSMEM,
	WE,
	T0,
	T1,
	T2,
	T3,
	T4,
	T5,
	T6,
	T7,
	INOP,
	ILDAC,
	ISTAC,
	IMVAC,
	IMOVR,
	IJUMP,
	IJMPZ,
	IJPNZ,
	IADD,
	ISUB,
	IINAC,
	ICLAC,
	IAND,
	IOR,
	IXOR,
	INOT,
	DR_TOCPU,
	IR_TOCPU,
	RAM,
	AC_TOCPU,
	PC_TOCPU,
	CLK,
	START,
	FULL_RESET);
output 	SOFT_RESET;
output 	AR_LOAD;
output 	AR_INC;
output 	PC_BUS;
output 	PC_LOAD;
output 	PC_INC;
output 	PC_RESET;
output 	DR_BUS_H;
output 	DR_BUS_L;
output 	DR_LOAD;
output 	TR_BUS;
output 	TR_LOAD;
output 	IR_LOAD;
output 	R_BUS;
output 	R_LOAD;
output 	AC_BUS;
output 	AC_LOAD;
output 	ALUS7;
output 	ALUS6;
output 	ALUS5;
output 	ALUS4;
output 	ALUS3;
output 	ALUS2;
output 	ALUS1;
output 	MEMBUS;
output 	BUSMEM;
output 	WE;
output 	T0;
output 	T1;
output 	T2;
output 	T3;
output 	T4;
output 	T5;
output 	T6;
output 	T7;
output 	INOP;
output 	ILDAC;
output 	ISTAC;
output 	IMVAC;
output 	IMOVR;
output 	IJUMP;
output 	IJMPZ;
output 	IJPNZ;
output 	IADD;
output 	ISUB;
output 	IINAC;
output 	ICLAC;
output 	IAND;
output 	IOR;
output 	IXOR;
output 	INOT;
output 	[7:0] DR_TOCPU;
output 	[7:0] IR_TOCPU;
output 	[7:0] RAM;
output 	[7:0] AC_TOCPU;
output 	[15:0] PC_TOCPU;
input 	CLK;
input 	START;
input 	FULL_RESET;

// Design Ports Information
// SOFT_RESET	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_LOAD	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_INC	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_BUS	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_LOAD	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_INC	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_RESET	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_BUS_H	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_BUS_L	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_LOAD	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TR_BUS	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TR_LOAD	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_LOAD	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_BUS	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_LOAD	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_BUS	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_LOAD	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUS7	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUS6	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUS5	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUS4	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUS3	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUS2	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUS1	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMBUS	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUSMEM	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T0	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T1	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T2	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T3	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T4	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T5	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T6	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T7	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INOP	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ILDAC	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ISTAC	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMVAC	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IMOVR	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IJUMP	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IJMPZ	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IJPNZ	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IADD	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ISUB	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IINAC	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICLAC	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IAND	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IOR	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IXOR	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INOT	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[1]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[2]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[3]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[5]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[6]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_TOCPU[7]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[0]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[1]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[2]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[3]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[4]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[6]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR_TOCPU[7]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[2]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[3]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[6]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM[7]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AC_TOCPU[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_TOCPU[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FULL_RESET	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// START	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FINAL_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \SOFT_RESET~output_o ;
wire \AR_LOAD~output_o ;
wire \AR_INC~output_o ;
wire \PC_BUS~output_o ;
wire \PC_LOAD~output_o ;
wire \PC_INC~output_o ;
wire \PC_RESET~output_o ;
wire \DR_BUS_H~output_o ;
wire \DR_BUS_L~output_o ;
wire \DR_LOAD~output_o ;
wire \TR_BUS~output_o ;
wire \TR_LOAD~output_o ;
wire \IR_LOAD~output_o ;
wire \R_BUS~output_o ;
wire \R_LOAD~output_o ;
wire \AC_BUS~output_o ;
wire \AC_LOAD~output_o ;
wire \ALUS7~output_o ;
wire \ALUS6~output_o ;
wire \ALUS5~output_o ;
wire \ALUS4~output_o ;
wire \ALUS3~output_o ;
wire \ALUS2~output_o ;
wire \ALUS1~output_o ;
wire \MEMBUS~output_o ;
wire \BUSMEM~output_o ;
wire \WE~output_o ;
wire \T0~output_o ;
wire \T1~output_o ;
wire \T2~output_o ;
wire \T3~output_o ;
wire \T4~output_o ;
wire \T5~output_o ;
wire \T6~output_o ;
wire \T7~output_o ;
wire \INOP~output_o ;
wire \ILDAC~output_o ;
wire \ISTAC~output_o ;
wire \IMVAC~output_o ;
wire \IMOVR~output_o ;
wire \IJUMP~output_o ;
wire \IJMPZ~output_o ;
wire \IJPNZ~output_o ;
wire \IADD~output_o ;
wire \ISUB~output_o ;
wire \IINAC~output_o ;
wire \ICLAC~output_o ;
wire \IAND~output_o ;
wire \IOR~output_o ;
wire \IXOR~output_o ;
wire \INOT~output_o ;
wire \DR_TOCPU[0]~output_o ;
wire \DR_TOCPU[1]~output_o ;
wire \DR_TOCPU[2]~output_o ;
wire \DR_TOCPU[3]~output_o ;
wire \DR_TOCPU[4]~output_o ;
wire \DR_TOCPU[5]~output_o ;
wire \DR_TOCPU[6]~output_o ;
wire \DR_TOCPU[7]~output_o ;
wire \IR_TOCPU[0]~output_o ;
wire \IR_TOCPU[1]~output_o ;
wire \IR_TOCPU[2]~output_o ;
wire \IR_TOCPU[3]~output_o ;
wire \IR_TOCPU[4]~output_o ;
wire \IR_TOCPU[5]~output_o ;
wire \IR_TOCPU[6]~output_o ;
wire \IR_TOCPU[7]~output_o ;
wire \RAM[0]~output_o ;
wire \RAM[1]~output_o ;
wire \RAM[2]~output_o ;
wire \RAM[3]~output_o ;
wire \RAM[4]~output_o ;
wire \RAM[5]~output_o ;
wire \RAM[6]~output_o ;
wire \RAM[7]~output_o ;
wire \AC_TOCPU[0]~output_o ;
wire \AC_TOCPU[1]~output_o ;
wire \AC_TOCPU[2]~output_o ;
wire \AC_TOCPU[3]~output_o ;
wire \AC_TOCPU[4]~output_o ;
wire \AC_TOCPU[5]~output_o ;
wire \AC_TOCPU[6]~output_o ;
wire \AC_TOCPU[7]~output_o ;
wire \PC_TOCPU[0]~output_o ;
wire \PC_TOCPU[1]~output_o ;
wire \PC_TOCPU[2]~output_o ;
wire \PC_TOCPU[3]~output_o ;
wire \PC_TOCPU[4]~output_o ;
wire \PC_TOCPU[5]~output_o ;
wire \PC_TOCPU[6]~output_o ;
wire \PC_TOCPU[7]~output_o ;
wire \PC_TOCPU[8]~output_o ;
wire \PC_TOCPU[9]~output_o ;
wire \PC_TOCPU[10]~output_o ;
wire \PC_TOCPU[11]~output_o ;
wire \PC_TOCPU[12]~output_o ;
wire \PC_TOCPU[13]~output_o ;
wire \PC_TOCPU[14]~output_o ;
wire \PC_TOCPU[15]~output_o ;
wire \FULL_RESET~input_o ;
wire \START~input_o ;
wire \CLK~input_o ;
wire \CLOCK_ENABLED~combout ;
wire \CONTROLSTEP|Ccounter|COUNT~2_combout ;
wire \CONTROLSTEP|Ccounter|COUNT[2]~1_combout ;
wire \CONTROLSTEP|Ccounter|COUNT~0_combout ;
wire \CONTROLSTEP|Ccounter|COUNT~3_combout ;
wire \CONTROLSTEP|Cdecoder|T5~0_combout ;
wire \CONTROLSTEP|Cdecoder|T4~0_combout ;
wire \CLOCK_ENABLED~clkctrl_outclk ;
wire \CONTROLSTEP|Cdecoder|T7~0_combout ;
wire \CONTROLSTEP|Cdecoder|T3~0_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[30]~feeder_combout ;
wire \DP|RMODULE|R_temp[0]~feeder_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~12_combout ;
wire \CU|PC_INC~0_combout ;
wire \CU|PC_INC~3_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~13_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~2_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~6_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~9_combout ;
wire \CONTROLSTEP|Cdecoder|Decoder0~0_combout ;
wire \CU|ALUS4~1_combout ;
wire \CU|ALUS5~0_combout ;
wire \CU|ALUS5~0clkctrl_outclk ;
wire \CONTROLSTEP|Odecoder|Decoder0~8_combout ;
wire \CU|AR_INC~2_combout ;
wire \CU|ALUS6~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ;
wire \DP|BUS[6]~30_combout ;
wire \CONTROLSTEP|Odecoder|IOR~0_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~7_combout ;
wire \CONTROLSTEP|Odecoder|IAND~0_combout ;
wire \CU|R_BUS~0_combout ;
wire \DP|BUS[6]~31_combout ;
wire \CONTROLSTEP|Cdecoder|T6~0_combout ;
wire \CU|AC_BUS~0_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[28]~feeder_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[20]~feeder_combout ;
wire \CONTROLSTEP|Odecoder|ISTAC~0_combout ;
wire \CU|DR_BUS_H~2_combout ;
wire \DP|BUS[1]~9_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[17]~0_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[24]~feeder_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[26]~feeder_combout ;
wire \DP|ARMODULE|Add0~1 ;
wire \DP|ARMODULE|Add0~4 ;
wire \DP|ARMODULE|Add0~7 ;
wire \DP|ARMODULE|Add0~10 ;
wire \DP|ARMODULE|Add0~13 ;
wire \DP|ARMODULE|Add0~15_combout ;
wire \DP|ARMODULE|Add0~17_combout ;
wire \DP|ARMODULE|AR_OUT[5]~reg0_q ;
wire \DP|ARMODULE|Add0~16 ;
wire \DP|ARMODULE|Add0~18_combout ;
wire \DP|ARMODULE|Add0~20_combout ;
wire \DP|ARMODULE|AR_OUT[6]~reg0_q ;
wire \DP|BUS[7]~35_combout ;
wire \CONTROLSTEP|Cdecoder|T0~0_combout ;
wire \DP|PCMODULE|Add0~19 ;
wire \DP|PCMODULE|Add0~21_combout ;
wire \DP|PCMODULE|Add0~23_combout ;
wire \DP|PCMODULE|PC_temp~8_combout ;
wire \CONTROLSTEP|Cdecoder|T1~0_combout ;
wire \CU|PC_INC~1_combout ;
wire \CU|PC_INC~2_combout ;
wire \CU|PC_INC~4_combout ;
wire \DP|PCMODULE|PC_temp[0]~1_combout ;
wire \DP|BUS[7]~37_combout ;
wire \DP|BUS[7]~36_combout ;
wire \DP|BUS[7]~38_combout ;
wire \DP|BUS[7]~39_combout ;
wire \DP|ARMODULE|Add0~19 ;
wire \DP|ARMODULE|Add0~21_combout ;
wire \DP|ARMODULE|Add0~23_combout ;
wire \DP|ARMODULE|AR_OUT[7]~reg0_q ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \DP|MEMMODULE|mem~10_combout ;
wire \CU|SOFT_RESET~0clkctrl_outclk ;
wire \DP|BUS[4]~20_combout ;
wire \DP|DRMODULE|DR_TOCPU[4]~feeder_combout ;
wire \CONTROLSTEP|Odecoder|IJUMP~0_combout ;
wire \CU|DR_LOAD~0_combout ;
wire \CU|DR_LOAD~1_combout ;
wire \CU|DR_LOAD~2_combout ;
wire \CU|DR_LOAD~3_combout ;
wire \CU|DR_BUS_H~3_combout ;
wire \DP|BUS[4]~44_combout ;
wire \DP|BUS[4]~21_combout ;
wire \DP|PCMODULE|Add0~7 ;
wire \DP|PCMODULE|Add0~9_combout ;
wire \DP|PCMODULE|Add0~11_combout ;
wire \DP|BUS[3]~19_combout ;
wire \DP|PCMODULE|PC_temp~4_combout ;
wire \DP|PCMODULE|Add0~10 ;
wire \DP|PCMODULE|Add0~12_combout ;
wire \DP|PCMODULE|Add0~14_combout ;
wire \DP|PCMODULE|PC_temp~5_combout ;
wire \CU|ALUS7~0_combout ;
wire \CU|ALUS7~1_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~14_combout ;
wire \CU|ALUS2~0_combout ;
wire \CU|ALUS2~0clkctrl_outclk ;
wire \CU|ALUS3~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector4~0_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~11_combout ;
wire \CU|ALUS1~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector3~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector3~0_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[22]~feeder_combout ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \DP|MEMMODULE|mem~8_combout ;
wire \DP|BUS[2]~10_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector2~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector2~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector1~0_combout ;
wire \DP|BUS[0]~4_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector0~0_combout ;
wire \CU|ALUS4~0_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~2_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector0~0_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~4_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~3 ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~5_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector1~0_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~7_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~6 ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~8_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~10_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~9 ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~11_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~13_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~12 ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~14_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector4~0_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~16_combout ;
wire \DP|BUS[4]~22_combout ;
wire \DP|BUS[4]~23_combout ;
wire \DP|BUS[4]~24_combout ;
wire \DP|ARMODULE|Add0~12_combout ;
wire \DP|ARMODULE|Add0~14_combout ;
wire \DP|ARMODULE|AR_OUT[4]~reg0_q ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \DP|MEMMODULE|mem~9_combout ;
wire \DP|BUS[3]~15_combout ;
wire \DP|ARMODULE|Add0~9_combout ;
wire \DP|ARMODULE|Add0~11_combout ;
wire \DP|ARMODULE|AR_OUT[3]~reg0_q ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[18]~feeder_combout ;
wire \DP|MEMMODULE|mem~6_combout ;
wire \DP|BUS[0]~0_combout ;
wire \DP|PCMODULE|Add0~0_combout ;
wire \DP|PCMODULE|Add0~2_combout ;
wire \DP|PCMODULE|PC_temp~0_combout ;
wire \DP|PCMODULE|Add0~1 ;
wire \DP|PCMODULE|Add0~3_combout ;
wire \DP|PCMODULE|Add0~5_combout ;
wire \DP|PCMODULE|PC_temp~2_combout ;
wire \DP|PCMODULE|Add0~4 ;
wire \DP|PCMODULE|Add0~6_combout ;
wire \DP|PCMODULE|Add0~8_combout ;
wire \DP|PCMODULE|PC_temp~3_combout ;
wire \DP|BUS[2]~12_combout ;
wire \DP|BUS[2]~11_combout ;
wire \DP|BUS[2]~13_combout ;
wire \DP|BUS[2]~14_combout ;
wire \DP|ARMODULE|Add0~6_combout ;
wire \DP|ARMODULE|Add0~8_combout ;
wire \DP|ARMODULE|AR_OUT[2]~reg0_q ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \DP|MEMMODULE|mem~7_combout ;
wire \DP|BUS[1]~5_combout ;
wire \DP|ARMODULE|Add0~3_combout ;
wire \DP|ARMODULE|Add0~5_combout ;
wire \DP|ARMODULE|AR_OUT[1]~reg0_q ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \DP|MEMMODULE|mem~11_combout ;
wire \DP|BUS[5]~25_combout ;
wire \DP|PCMODULE|Add0~13 ;
wire \DP|PCMODULE|Add0~15_combout ;
wire \DP|PCMODULE|Add0~17_combout ;
wire \DP|PCMODULE|PC_temp~6_combout ;
wire \DP|PCMODULE|Add0~16 ;
wire \DP|PCMODULE|Add0~18_combout ;
wire \DP|PCMODULE|Add0~20_combout ;
wire \DP|PCMODULE|PC_temp~7_combout ;
wire \DP|BUS[6]~32_combout ;
wire \DP|BUS[6]~33_combout ;
wire \DP|BUS[6]~34_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector6~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector6~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector5~0_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~15 ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~17_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~25_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~18 ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~19_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout ;
wire \DP|ADMODULE|ZCHECK|WideNor0~0_combout ;
wire \DP|ADMODULE|ZCHECK|WideNor0~2_combout ;
wire \CU|PC_LOAD~0_combout ;
wire \CU|PC_LOAD~1_combout ;
wire \DP|BUS[5]~27_combout ;
wire \DP|BUS[5]~26_combout ;
wire \DP|BUS[5]~28_combout ;
wire \DP|BUS[5]~29_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector5~0_combout ;
wire \DP|ADMODULE|ZCHECK|WideNor0~1_combout ;
wire \CU|MEMBUS~0_combout ;
wire \CU|MEMBUS~1_combout ;
wire \CU|MEMBUS~2_combout ;
wire \CU|MEMBUS~3_combout ;
wire \DP|BUS[5]~45_combout ;
wire \CONTROLSTEP|Cdecoder|T2~0_combout ;
wire \CONTROLSTEP|Odecoder|IMOVR~0_combout ;
wire \CONTROLSTEP|Odecoder|ILDAC~0_combout ;
wire \CU|TR_LOAD~0_combout ;
wire \CONTROLSTEP|Odecoder|IJMPZ~0_combout ;
wire \CU|TR_LOAD~1_combout ;
wire \DP|BUS[2]~42_combout ;
wire \DP|DRMODULE|DR_TOCPU[2]~feeder_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~1_combout ;
wire \CU|DR_BUS_L~0_combout ;
wire \DP|BUS[3]~16_combout ;
wire \DP|BUS[3]~17_combout ;
wire \DP|BUS[3]~18_combout ;
wire \DP|BUS[3]~43_combout ;
wire \DP|DRMODULE|DR_TOCPU[3]~feeder_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~4_combout ;
wire \CU|R_LOAD~0_combout ;
wire \DP|BUS[0]~1_combout ;
wire \DP|BUS[0]~2_combout ;
wire \DP|BUS[0]~3_combout ;
wire \DP|BUS[0]~40_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~15_combout ;
wire \CONTROLSTEP|Odecoder|IADD~0_combout ;
wire \CONTROLSTEP|Odecoder|ISUB~0_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~5_combout ;
wire \CONTROLSTEP|Odecoder|IMOVR~3_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~10_combout ;
wire \CONTROLSTEP|Odecoder|ICLAC~0_combout ;
wire \CONTROLSTEP|Odecoder|IINAC~0_combout ;
wire \CONTROLSTEP|Odecoder|INOT~0_combout ;
wire \CU|AC_LOAD~0_combout ;
wire \CU|AC_LOAD~1_combout ;
wire \CU|AC_LOAD~2_combout ;
wire \DP|ADMODULE|ALUMOD|MUX3|Selector7~0_combout ;
wire \DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7_combout ;
wire \DP|ADMODULE|ALUMOD|MUX2|Selector7~0_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~20 ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~22_combout ;
wire \DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ;
wire \CU|AR_INC~7_combout ;
wire \CU|AR_INC~5_combout ;
wire \CU|AR_INC~4_combout ;
wire \CU|AR_INC~3_combout ;
wire \CU|AR_INC~6_combout ;
wire \DP|ARMODULE|Add0~0_combout ;
wire \DP|ARMODULE|Add0~2_combout ;
wire \DP|ARMODULE|AR_OUT[0]~reg0_q ;
wire \DP|MEMMODULE|mem~1_combout ;
wire \DP|MEMMODULE|mem~0_combout ;
wire \DP|MEMMODULE|mem~2_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[16]~feeder_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[13]~feeder_combout ;
wire \DP|MEMMODULE|mem~4_combout ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[12]~feeder_combout ;
wire \DP|MEMMODULE|mem~3_combout ;
wire \DP|MEMMODULE|mem~5_combout ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \DP|MEMMODULE|mem~12_combout ;
wire \DP|BUS[6]~46_combout ;
wire \CONTROLSTEP|Odecoder|IMOVR~1_combout ;
wire \CONTROLSTEP|Odecoder|IMOVR~2_combout ;
wire \CU|R_BUS~1_combout ;
wire \DP|BUS[1]~6_combout ;
wire \DP|BUS[1]~7_combout ;
wire \DP|BUS[1]~8_combout ;
wire \DP|BUS[1]~41_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~0_combout ;
wire \CU|SOFT_RESET~0_combout ;
wire \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \DP|MEMMODULE|mem_rtl_0_bypass[32]~feeder_combout ;
wire \DP|MEMMODULE|mem~13_combout ;
wire \DP|BUS[7]~47_combout ;
wire \CONTROLSTEP|Odecoder|IJPNZ~0_combout ;
wire \CU|SOFT_RESET~5_combout ;
wire \CONTROLSTEP|Odecoder|Decoder0~3_combout ;
wire \CONTROLSTEP|Odecoder|INOP~0_combout ;
wire \CU|SOFT_RESET~1_combout ;
wire \CU|SOFT_RESET~2_combout ;
wire \CU|SOFT_RESET~3_combout ;
wire \CU|SOFT_RESET~4_combout ;
wire \CU|SOFT_RESET~6_combout ;
wire \CU|SOFT_RESET~7_combout ;
wire \CU|AR_LOAD~0_combout ;
wire \CU|AR_LOAD~1_combout ;
wire \CU|AR_LOAD~2_combout ;
wire \CU|R_BUS~2_combout ;
wire \CU|ALUS4~2_combout ;
wire \CU|ALUS1~1_combout ;
wire \CONTROLSTEP|Cdecoder|T0~1_combout ;
wire \CONTROLSTEP|Odecoder|IMVAC~0_combout ;
wire \CONTROLSTEP|Odecoder|IXOR~0_combout ;
wire \DP|PCMODULE|Add0~22 ;
wire \DP|PCMODULE|Add0~24_combout ;
wire \DP|PCMODULE|PC_temp~9_combout ;
wire \DP|PCMODULE|PC_temp[8]~10_combout ;
wire \DP|PCMODULE|Add0~25 ;
wire \DP|PCMODULE|Add0~26_combout ;
wire \DP|PCMODULE|PC_temp~11_combout ;
wire \DP|PCMODULE|Add0~27 ;
wire \DP|PCMODULE|Add0~28_combout ;
wire \DP|PCMODULE|PC_temp~12_combout ;
wire \DP|PCMODULE|Add0~29 ;
wire \DP|PCMODULE|Add0~30_combout ;
wire \DP|PCMODULE|PC_temp~13_combout ;
wire \DP|PCMODULE|Add0~31 ;
wire \DP|PCMODULE|Add0~32_combout ;
wire \DP|PCMODULE|PC_temp~14_combout ;
wire \DP|PCMODULE|Add0~33 ;
wire \DP|PCMODULE|Add0~34_combout ;
wire \DP|PCMODULE|PC_temp~15_combout ;
wire \DP|PCMODULE|Add0~35 ;
wire \DP|PCMODULE|Add0~36_combout ;
wire \DP|PCMODULE|PC_temp~16_combout ;
wire \DP|PCMODULE|Add0~37 ;
wire \DP|PCMODULE|Add0~38_combout ;
wire \DP|PCMODULE|PC_temp~17_combout ;
wire [7:0] \DP|IRMODULE|IR ;
wire [2:0] \CONTROLSTEP|Ccounter|COUNT ;
wire [7:0] \DP|RMODULE|R_temp ;
wire [7:0] \DP|ADMODULE|AC_temp ;
wire [7:0] \DP|DRMODULE|DR_TOCPU ;
wire [15:0] \DP|PCMODULE|PC_temp ;
wire [7:0] \DP|ADMODULE|ALUMOD|MUX3|OUT ;
wire [7:0] \DP|TRMODULE|TR_temp ;
wire [0:32] \DP|MEMMODULE|mem_rtl_0_bypass ;
wire [7:0] \DP|ADMODULE|ALUMOD|MUX2|OUT ;
wire [7:0] \DP|MEMMODULE|data_out ;

wire [35:0] \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a1  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a2  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a3  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a4  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a5  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a6  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a7  = \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \SOFT_RESET~output (
	.i(\CU|SOFT_RESET~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SOFT_RESET~output_o ),
	.obar());
// synopsys translate_off
defparam \SOFT_RESET~output .bus_hold = "false";
defparam \SOFT_RESET~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \AR_LOAD~output (
	.i(\CU|AR_LOAD~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AR_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \AR_LOAD~output .bus_hold = "false";
defparam \AR_LOAD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \AR_INC~output (
	.i(\CU|AR_INC~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AR_INC~output_o ),
	.obar());
// synopsys translate_off
defparam \AR_INC~output .bus_hold = "false";
defparam \AR_INC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \PC_BUS~output (
	.i(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_BUS~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_BUS~output .bus_hold = "false";
defparam \PC_BUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \PC_LOAD~output (
	.i(!\CU|PC_LOAD~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_LOAD~output .bus_hold = "false";
defparam \PC_LOAD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \PC_INC~output (
	.i(\CU|PC_INC~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_INC~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_INC~output .bus_hold = "false";
defparam \PC_INC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \PC_RESET~output (
	.i(\FULL_RESET~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_RESET~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_RESET~output .bus_hold = "false";
defparam \PC_RESET~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \DR_BUS_H~output (
	.i(\CU|DR_BUS_H~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_BUS_H~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_BUS_H~output .bus_hold = "false";
defparam \DR_BUS_H~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \DR_BUS_L~output (
	.i(\CU|DR_BUS_L~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_BUS_L~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_BUS_L~output .bus_hold = "false";
defparam \DR_BUS_L~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \DR_LOAD~output (
	.i(\CU|DR_LOAD~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_LOAD~output .bus_hold = "false";
defparam \DR_LOAD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \TR_BUS~output (
	.i(\CU|DR_BUS_H~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TR_BUS~output_o ),
	.obar());
// synopsys translate_off
defparam \TR_BUS~output .bus_hold = "false";
defparam \TR_BUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \TR_LOAD~output (
	.i(\CU|TR_LOAD~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TR_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \TR_LOAD~output .bus_hold = "false";
defparam \TR_LOAD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \IR_LOAD~output (
	.i(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_LOAD~output .bus_hold = "false";
defparam \IR_LOAD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \R_BUS~output (
	.i(\CU|R_BUS~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_BUS~output_o ),
	.obar());
// synopsys translate_off
defparam \R_BUS~output .bus_hold = "false";
defparam \R_BUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \R_LOAD~output (
	.i(\CU|R_LOAD~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \R_LOAD~output .bus_hold = "false";
defparam \R_LOAD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \AC_BUS~output (
	.i(\CU|AC_BUS~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_BUS~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_BUS~output .bus_hold = "false";
defparam \AC_BUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \AC_LOAD~output (
	.i(\CU|AC_LOAD~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_LOAD~output .bus_hold = "false";
defparam \AC_LOAD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \ALUS7~output (
	.i(\CU|ALUS7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUS7~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUS7~output .bus_hold = "false";
defparam \ALUS7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \ALUS6~output (
	.i(\CU|ALUS6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUS6~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUS6~output .bus_hold = "false";
defparam \ALUS6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \ALUS5~output (
	.i(\CU|ALUS5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUS5~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUS5~output .bus_hold = "false";
defparam \ALUS5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \ALUS4~output (
	.i(\CU|ALUS4~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUS4~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUS4~output .bus_hold = "false";
defparam \ALUS4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \ALUS3~output (
	.i(\CU|ALUS3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUS3~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUS3~output .bus_hold = "false";
defparam \ALUS3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \ALUS2~output (
	.i(\CU|ALUS2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUS2~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUS2~output .bus_hold = "false";
defparam \ALUS2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \ALUS1~output (
	.i(\CU|ALUS1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUS1~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUS1~output .bus_hold = "false";
defparam \ALUS1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \MEMBUS~output (
	.i(\CU|MEMBUS~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMBUS~output .bus_hold = "false";
defparam \MEMBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \BUSMEM~output (
	.i(\CU|SOFT_RESET~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUSMEM~output_o ),
	.obar());
// synopsys translate_off
defparam \BUSMEM~output .bus_hold = "false";
defparam \BUSMEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \WE~output (
	.i(\CU|SOFT_RESET~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \T0~output (
	.i(\CONTROLSTEP|Cdecoder|T0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T0~output_o ),
	.obar());
// synopsys translate_off
defparam \T0~output .bus_hold = "false";
defparam \T0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \T1~output (
	.i(\CONTROLSTEP|Cdecoder|T1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T1~output_o ),
	.obar());
// synopsys translate_off
defparam \T1~output .bus_hold = "false";
defparam \T1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \T2~output (
	.i(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T2~output_o ),
	.obar());
// synopsys translate_off
defparam \T2~output .bus_hold = "false";
defparam \T2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \T3~output (
	.i(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T3~output_o ),
	.obar());
// synopsys translate_off
defparam \T3~output .bus_hold = "false";
defparam \T3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \T4~output (
	.i(\CONTROLSTEP|Cdecoder|T4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T4~output_o ),
	.obar());
// synopsys translate_off
defparam \T4~output .bus_hold = "false";
defparam \T4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \T5~output (
	.i(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T5~output_o ),
	.obar());
// synopsys translate_off
defparam \T5~output .bus_hold = "false";
defparam \T5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \T6~output (
	.i(\CONTROLSTEP|Cdecoder|T6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T6~output_o ),
	.obar());
// synopsys translate_off
defparam \T6~output .bus_hold = "false";
defparam \T6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \T7~output (
	.i(\CONTROLSTEP|Cdecoder|T7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T7~output_o ),
	.obar());
// synopsys translate_off
defparam \T7~output .bus_hold = "false";
defparam \T7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \INOP~output (
	.i(\CONTROLSTEP|Odecoder|INOP~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INOP~output_o ),
	.obar());
// synopsys translate_off
defparam \INOP~output .bus_hold = "false";
defparam \INOP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \ILDAC~output (
	.i(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ILDAC~output_o ),
	.obar());
// synopsys translate_off
defparam \ILDAC~output .bus_hold = "false";
defparam \ILDAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \ISTAC~output (
	.i(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ISTAC~output_o ),
	.obar());
// synopsys translate_off
defparam \ISTAC~output .bus_hold = "false";
defparam \ISTAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \IMVAC~output (
	.i(\CONTROLSTEP|Odecoder|IMVAC~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMVAC~output_o ),
	.obar());
// synopsys translate_off
defparam \IMVAC~output .bus_hold = "false";
defparam \IMVAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \IMOVR~output (
	.i(\CONTROLSTEP|Odecoder|IMOVR~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IMOVR~output_o ),
	.obar());
// synopsys translate_off
defparam \IMOVR~output .bus_hold = "false";
defparam \IMOVR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \IJUMP~output (
	.i(\CONTROLSTEP|Odecoder|IJUMP~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IJUMP~output_o ),
	.obar());
// synopsys translate_off
defparam \IJUMP~output .bus_hold = "false";
defparam \IJUMP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \IJMPZ~output (
	.i(\CONTROLSTEP|Odecoder|IJMPZ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IJMPZ~output_o ),
	.obar());
// synopsys translate_off
defparam \IJMPZ~output .bus_hold = "false";
defparam \IJMPZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \IJPNZ~output (
	.i(\CONTROLSTEP|Odecoder|IJPNZ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IJPNZ~output_o ),
	.obar());
// synopsys translate_off
defparam \IJPNZ~output .bus_hold = "false";
defparam \IJPNZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \IADD~output (
	.i(\CONTROLSTEP|Odecoder|IADD~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IADD~output_o ),
	.obar());
// synopsys translate_off
defparam \IADD~output .bus_hold = "false";
defparam \IADD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \ISUB~output (
	.i(\CONTROLSTEP|Odecoder|ISUB~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ISUB~output_o ),
	.obar());
// synopsys translate_off
defparam \ISUB~output .bus_hold = "false";
defparam \ISUB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \IINAC~output (
	.i(\CONTROLSTEP|Odecoder|IINAC~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IINAC~output_o ),
	.obar());
// synopsys translate_off
defparam \IINAC~output .bus_hold = "false";
defparam \IINAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \ICLAC~output (
	.i(\CONTROLSTEP|Odecoder|ICLAC~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICLAC~output_o ),
	.obar());
// synopsys translate_off
defparam \ICLAC~output .bus_hold = "false";
defparam \ICLAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \IAND~output (
	.i(\CONTROLSTEP|Odecoder|IAND~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IAND~output_o ),
	.obar());
// synopsys translate_off
defparam \IAND~output .bus_hold = "false";
defparam \IAND~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \IOR~output (
	.i(\CONTROLSTEP|Odecoder|IOR~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IOR~output_o ),
	.obar());
// synopsys translate_off
defparam \IOR~output .bus_hold = "false";
defparam \IOR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \IXOR~output (
	.i(\CONTROLSTEP|Odecoder|IXOR~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IXOR~output_o ),
	.obar());
// synopsys translate_off
defparam \IXOR~output .bus_hold = "false";
defparam \IXOR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \INOT~output (
	.i(\CONTROLSTEP|Odecoder|INOT~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INOT~output_o ),
	.obar());
// synopsys translate_off
defparam \INOT~output .bus_hold = "false";
defparam \INOT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \DR_TOCPU[0]~output (
	.i(\DP|DRMODULE|DR_TOCPU [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[0]~output .bus_hold = "false";
defparam \DR_TOCPU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \DR_TOCPU[1]~output (
	.i(\DP|DRMODULE|DR_TOCPU [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[1]~output .bus_hold = "false";
defparam \DR_TOCPU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \DR_TOCPU[2]~output (
	.i(\DP|DRMODULE|DR_TOCPU [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[2]~output .bus_hold = "false";
defparam \DR_TOCPU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \DR_TOCPU[3]~output (
	.i(\DP|DRMODULE|DR_TOCPU [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[3]~output .bus_hold = "false";
defparam \DR_TOCPU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \DR_TOCPU[4]~output (
	.i(\DP|DRMODULE|DR_TOCPU [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[4]~output .bus_hold = "false";
defparam \DR_TOCPU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \DR_TOCPU[5]~output (
	.i(\DP|DRMODULE|DR_TOCPU [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[5]~output .bus_hold = "false";
defparam \DR_TOCPU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \DR_TOCPU[6]~output (
	.i(\DP|DRMODULE|DR_TOCPU [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[6]~output .bus_hold = "false";
defparam \DR_TOCPU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \DR_TOCPU[7]~output (
	.i(\DP|DRMODULE|DR_TOCPU [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DR_TOCPU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DR_TOCPU[7]~output .bus_hold = "false";
defparam \DR_TOCPU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \IR_TOCPU[0]~output (
	.i(\DP|IRMODULE|IR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[0]~output .bus_hold = "false";
defparam \IR_TOCPU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \IR_TOCPU[1]~output (
	.i(\DP|IRMODULE|IR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[1]~output .bus_hold = "false";
defparam \IR_TOCPU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \IR_TOCPU[2]~output (
	.i(\DP|IRMODULE|IR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[2]~output .bus_hold = "false";
defparam \IR_TOCPU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \IR_TOCPU[3]~output (
	.i(\DP|IRMODULE|IR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[3]~output .bus_hold = "false";
defparam \IR_TOCPU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \IR_TOCPU[4]~output (
	.i(\DP|IRMODULE|IR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[4]~output .bus_hold = "false";
defparam \IR_TOCPU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \IR_TOCPU[5]~output (
	.i(\DP|IRMODULE|IR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[5]~output .bus_hold = "false";
defparam \IR_TOCPU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \IR_TOCPU[6]~output (
	.i(\DP|IRMODULE|IR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[6]~output .bus_hold = "false";
defparam \IR_TOCPU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \IR_TOCPU[7]~output (
	.i(\DP|IRMODULE|IR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_TOCPU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_TOCPU[7]~output .bus_hold = "false";
defparam \IR_TOCPU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \RAM[0]~output (
	.i(\DP|MEMMODULE|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[0]~output .bus_hold = "false";
defparam \RAM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \RAM[1]~output (
	.i(\DP|MEMMODULE|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[1]~output .bus_hold = "false";
defparam \RAM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \RAM[2]~output (
	.i(\DP|MEMMODULE|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[2]~output .bus_hold = "false";
defparam \RAM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \RAM[3]~output (
	.i(\DP|MEMMODULE|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[3]~output .bus_hold = "false";
defparam \RAM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \RAM[4]~output (
	.i(\DP|MEMMODULE|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[4]~output .bus_hold = "false";
defparam \RAM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \RAM[5]~output (
	.i(\DP|MEMMODULE|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[5]~output .bus_hold = "false";
defparam \RAM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \RAM[6]~output (
	.i(\DP|MEMMODULE|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[6]~output .bus_hold = "false";
defparam \RAM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \RAM[7]~output (
	.i(\DP|MEMMODULE|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM[7]~output .bus_hold = "false";
defparam \RAM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \AC_TOCPU[0]~output (
	.i(\DP|ADMODULE|AC_temp [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[0]~output .bus_hold = "false";
defparam \AC_TOCPU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \AC_TOCPU[1]~output (
	.i(\DP|ADMODULE|AC_temp [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[1]~output .bus_hold = "false";
defparam \AC_TOCPU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \AC_TOCPU[2]~output (
	.i(\DP|ADMODULE|AC_temp [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[2]~output .bus_hold = "false";
defparam \AC_TOCPU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \AC_TOCPU[3]~output (
	.i(\DP|ADMODULE|AC_temp [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[3]~output .bus_hold = "false";
defparam \AC_TOCPU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \AC_TOCPU[4]~output (
	.i(\DP|ADMODULE|AC_temp [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[4]~output .bus_hold = "false";
defparam \AC_TOCPU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \AC_TOCPU[5]~output (
	.i(\DP|ADMODULE|AC_temp [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[5]~output .bus_hold = "false";
defparam \AC_TOCPU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \AC_TOCPU[6]~output (
	.i(\DP|ADMODULE|AC_temp [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[6]~output .bus_hold = "false";
defparam \AC_TOCPU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \AC_TOCPU[7]~output (
	.i(\DP|ADMODULE|AC_temp [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AC_TOCPU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AC_TOCPU[7]~output .bus_hold = "false";
defparam \AC_TOCPU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \PC_TOCPU[0]~output (
	.i(\DP|PCMODULE|PC_temp [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[0]~output .bus_hold = "false";
defparam \PC_TOCPU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \PC_TOCPU[1]~output (
	.i(\DP|PCMODULE|PC_temp [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[1]~output .bus_hold = "false";
defparam \PC_TOCPU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \PC_TOCPU[2]~output (
	.i(\DP|PCMODULE|PC_temp [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[2]~output .bus_hold = "false";
defparam \PC_TOCPU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \PC_TOCPU[3]~output (
	.i(\DP|PCMODULE|PC_temp [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[3]~output .bus_hold = "false";
defparam \PC_TOCPU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \PC_TOCPU[4]~output (
	.i(\DP|PCMODULE|PC_temp [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[4]~output .bus_hold = "false";
defparam \PC_TOCPU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \PC_TOCPU[5]~output (
	.i(\DP|PCMODULE|PC_temp [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[5]~output .bus_hold = "false";
defparam \PC_TOCPU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \PC_TOCPU[6]~output (
	.i(\DP|PCMODULE|PC_temp [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[6]~output .bus_hold = "false";
defparam \PC_TOCPU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \PC_TOCPU[7]~output (
	.i(\DP|PCMODULE|PC_temp [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[7]~output .bus_hold = "false";
defparam \PC_TOCPU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \PC_TOCPU[8]~output (
	.i(\DP|PCMODULE|PC_temp [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[8]~output .bus_hold = "false";
defparam \PC_TOCPU[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \PC_TOCPU[9]~output (
	.i(\DP|PCMODULE|PC_temp [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[9]~output .bus_hold = "false";
defparam \PC_TOCPU[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \PC_TOCPU[10]~output (
	.i(\DP|PCMODULE|PC_temp [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[10]~output .bus_hold = "false";
defparam \PC_TOCPU[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \PC_TOCPU[11]~output (
	.i(\DP|PCMODULE|PC_temp [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[11]~output .bus_hold = "false";
defparam \PC_TOCPU[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \PC_TOCPU[12]~output (
	.i(\DP|PCMODULE|PC_temp [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[12]~output .bus_hold = "false";
defparam \PC_TOCPU[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \PC_TOCPU[13]~output (
	.i(\DP|PCMODULE|PC_temp [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[13]~output .bus_hold = "false";
defparam \PC_TOCPU[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \PC_TOCPU[14]~output (
	.i(\DP|PCMODULE|PC_temp [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[14]~output .bus_hold = "false";
defparam \PC_TOCPU[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \PC_TOCPU[15]~output (
	.i(\DP|PCMODULE|PC_temp [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_TOCPU[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_TOCPU[15]~output .bus_hold = "false";
defparam \PC_TOCPU[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \FULL_RESET~input (
	.i(FULL_RESET),
	.ibar(gnd),
	.o(\FULL_RESET~input_o ));
// synopsys translate_off
defparam \FULL_RESET~input .bus_hold = "false";
defparam \FULL_RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \START~input (
	.i(START),
	.ibar(gnd),
	.o(\START~input_o ));
// synopsys translate_off
defparam \START~input .bus_hold = "false";
defparam \START~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N16
cycloneive_lcell_comb CLOCK_ENABLED(
// Equation(s):
// \CLOCK_ENABLED~combout  = LCELL((\START~input_o  & \CLK~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\START~input_o ),
	.datad(\CLK~input_o ),
	.cin(gnd),
	.combout(\CLOCK_ENABLED~combout ),
	.cout());
// synopsys translate_off
defparam CLOCK_ENABLED.lut_mask = 16'hF000;
defparam CLOCK_ENABLED.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N24
cycloneive_lcell_comb \CONTROLSTEP|Ccounter|COUNT~2 (
// Equation(s):
// \CONTROLSTEP|Ccounter|COUNT~2_combout  = (!\CONTROLSTEP|Ccounter|COUNT [0] & !\CU|SOFT_RESET~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datad(\CU|SOFT_RESET~7_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Ccounter|COUNT~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Ccounter|COUNT~2 .lut_mask = 16'h000F;
defparam \CONTROLSTEP|Ccounter|COUNT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N8
cycloneive_lcell_comb \CONTROLSTEP|Ccounter|COUNT[2]~1 (
// Equation(s):
// \CONTROLSTEP|Ccounter|COUNT[2]~1_combout  = (\START~input_o ) # (\CU|SOFT_RESET~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\START~input_o ),
	.datad(\CU|SOFT_RESET~7_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Ccounter|COUNT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Ccounter|COUNT[2]~1 .lut_mask = 16'hFFF0;
defparam \CONTROLSTEP|Ccounter|COUNT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y46_N25
dffeas \CONTROLSTEP|Ccounter|COUNT[0] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(\CONTROLSTEP|Ccounter|COUNT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLSTEP|Ccounter|COUNT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROLSTEP|Ccounter|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROLSTEP|Ccounter|COUNT[0] .is_wysiwyg = "true";
defparam \CONTROLSTEP|Ccounter|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N26
cycloneive_lcell_comb \CONTROLSTEP|Ccounter|COUNT~0 (
// Equation(s):
// \CONTROLSTEP|Ccounter|COUNT~0_combout  = (!\CU|SOFT_RESET~7_combout  & (\CONTROLSTEP|Ccounter|COUNT [0] $ (\CONTROLSTEP|Ccounter|COUNT [1])))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\CU|SOFT_RESET~7_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Ccounter|COUNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Ccounter|COUNT~0 .lut_mask = 16'h003C;
defparam \CONTROLSTEP|Ccounter|COUNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y46_N27
dffeas \CONTROLSTEP|Ccounter|COUNT[1] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(\CONTROLSTEP|Ccounter|COUNT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLSTEP|Ccounter|COUNT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROLSTEP|Ccounter|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROLSTEP|Ccounter|COUNT[1] .is_wysiwyg = "true";
defparam \CONTROLSTEP|Ccounter|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N18
cycloneive_lcell_comb \CONTROLSTEP|Ccounter|COUNT~3 (
// Equation(s):
// \CONTROLSTEP|Ccounter|COUNT~3_combout  = (!\CU|SOFT_RESET~7_combout  & (\CONTROLSTEP|Ccounter|COUNT [2] $ (((\CONTROLSTEP|Ccounter|COUNT [1] & \CONTROLSTEP|Ccounter|COUNT [0])))))

	.dataa(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datad(\CU|SOFT_RESET~7_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Ccounter|COUNT~3_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Ccounter|COUNT~3 .lut_mask = 16'h0078;
defparam \CONTROLSTEP|Ccounter|COUNT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y46_N19
dffeas \CONTROLSTEP|Ccounter|COUNT[2] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(\CONTROLSTEP|Ccounter|COUNT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLSTEP|Ccounter|COUNT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROLSTEP|Ccounter|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROLSTEP|Ccounter|COUNT[2] .is_wysiwyg = "true";
defparam \CONTROLSTEP|Ccounter|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N16
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T5~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T5~0_combout  = (!\FULL_RESET~input_o  & (\CONTROLSTEP|Ccounter|COUNT [2] & (!\CONTROLSTEP|Ccounter|COUNT [1] & \CONTROLSTEP|Ccounter|COUNT [0])))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\CONTROLSTEP|Ccounter|COUNT [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T5~0 .lut_mask = 16'h0400;
defparam \CONTROLSTEP|Cdecoder|T5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N22
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T4~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T4~0_combout  = (!\FULL_RESET~input_o  & (!\CONTROLSTEP|Ccounter|COUNT [0] & (!\CONTROLSTEP|Ccounter|COUNT [1] & \CONTROLSTEP|Ccounter|COUNT [2])))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\CONTROLSTEP|Ccounter|COUNT [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T4~0 .lut_mask = 16'h0100;
defparam \CONTROLSTEP|Cdecoder|T4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \CLOCK_ENABLED~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_ENABLED~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_ENABLED~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_ENABLED~clkctrl .clock_type = "global clock";
defparam \CLOCK_ENABLED~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N22
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T7~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T7~0_combout  = (!\FULL_RESET~input_o  & (\CONTROLSTEP|Ccounter|COUNT [2] & (\CONTROLSTEP|Ccounter|COUNT [1] & \CONTROLSTEP|Ccounter|COUNT [0])))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\CONTROLSTEP|Ccounter|COUNT [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T7~0 .lut_mask = 16'h4000;
defparam \CONTROLSTEP|Cdecoder|T7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N0
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T3~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T3~0_combout  = (!\CONTROLSTEP|Ccounter|COUNT [2] & (\CONTROLSTEP|Ccounter|COUNT [0] & (!\FULL_RESET~input_o  & \CONTROLSTEP|Ccounter|COUNT [1])))

	.dataa(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\FULL_RESET~input_o ),
	.datad(\CONTROLSTEP|Ccounter|COUNT [1]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T3~0 .lut_mask = 16'h0400;
defparam \CONTROLSTEP|Cdecoder|T3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N6
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y47_N7
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N0
cycloneive_lcell_comb \DP|RMODULE|R_temp[0]~feeder (
// Equation(s):
// \DP|RMODULE|R_temp[0]~feeder_combout  = \DP|BUS[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|BUS[0]~40_combout ),
	.cin(gnd),
	.combout(\DP|RMODULE|R_temp[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|RMODULE|R_temp[0]~feeder .lut_mask = 16'hFF00;
defparam \DP|RMODULE|R_temp[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N26
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~12 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~12_combout  = (\DP|IRMODULE|IR [2] & (\DP|IRMODULE|IR [1] & (!\DP|IRMODULE|IR [3] & \DP|IRMODULE|IR [0])))

	.dataa(\DP|IRMODULE|IR [2]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [3]),
	.datad(\DP|IRMODULE|IR [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~12 .lut_mask = 16'h0800;
defparam \CONTROLSTEP|Odecoder|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N4
cycloneive_lcell_comb \CU|PC_INC~0 (
// Equation(s):
// \CU|PC_INC~0_combout  = (!\FULL_RESET~input_o  & ((\CONTROLSTEP|Ccounter|COUNT [1] & (!\CONTROLSTEP|Ccounter|COUNT [2] & \CONTROLSTEP|Ccounter|COUNT [0])) # (!\CONTROLSTEP|Ccounter|COUNT [1] & (\CONTROLSTEP|Ccounter|COUNT [2] & 
// !\CONTROLSTEP|Ccounter|COUNT [0]))))

	.dataa(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datab(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\CU|PC_INC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC_INC~0 .lut_mask = 16'h0024;
defparam \CU|PC_INC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N30
cycloneive_lcell_comb \CU|PC_INC~3 (
// Equation(s):
// \CU|PC_INC~3_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|Decoder0~12_combout  & (\CU|PC_INC~0_combout  & \CONTROLSTEP|Odecoder|IMOVR~0_combout )))

	.dataa(\DP|IRMODULE|IR [7]),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~12_combout ),
	.datac(\CU|PC_INC~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.cin(gnd),
	.combout(\CU|PC_INC~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC_INC~3 .lut_mask = 16'h4000;
defparam \CU|PC_INC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N16
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~13 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~13_combout  = (!\DP|IRMODULE|IR [0] & (\DP|IRMODULE|IR [1] & (!\DP|IRMODULE|IR [3] & \DP|IRMODULE|IR [2])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [3]),
	.datad(\DP|IRMODULE|IR [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~13 .lut_mask = 16'h0400;
defparam \CONTROLSTEP|Odecoder|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N0
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~2 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~2_combout  = (\DP|IRMODULE|IR [2] & (!\DP|IRMODULE|IR [1] & (!\DP|IRMODULE|IR [3] & \DP|IRMODULE|IR [0])))

	.dataa(\DP|IRMODULE|IR [2]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [3]),
	.datad(\DP|IRMODULE|IR [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~2 .lut_mask = 16'h0200;
defparam \CONTROLSTEP|Odecoder|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N20
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~6 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~6_combout  = (!\DP|IRMODULE|IR [0] & (\DP|IRMODULE|IR [1] & (\DP|IRMODULE|IR [2] & \DP|IRMODULE|IR [3])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [2]),
	.datad(\DP|IRMODULE|IR [3]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~6 .lut_mask = 16'h4000;
defparam \CONTROLSTEP|Odecoder|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N12
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~9 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~9_combout  = (\DP|IRMODULE|IR [3] & (\DP|IRMODULE|IR [1] & (\DP|IRMODULE|IR [0] & \DP|IRMODULE|IR [2])))

	.dataa(\DP|IRMODULE|IR [3]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [0]),
	.datad(\DP|IRMODULE|IR [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~9 .lut_mask = 16'h8000;
defparam \CONTROLSTEP|Odecoder|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N14
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|Decoder0~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|Decoder0~0_combout  = (!\CONTROLSTEP|Ccounter|COUNT [2] & (\CONTROLSTEP|Ccounter|COUNT [1] & \CONTROLSTEP|Ccounter|COUNT [0]))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\CONTROLSTEP|Ccounter|COUNT [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|Decoder0~0 .lut_mask = 16'h3000;
defparam \CONTROLSTEP|Cdecoder|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N22
cycloneive_lcell_comb \CU|ALUS4~1 (
// Equation(s):
// \CU|ALUS4~1_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & \CONTROLSTEP|Cdecoder|Decoder0~0_combout ))

	.dataa(\DP|IRMODULE|IR [7]),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datac(gnd),
	.datad(\CONTROLSTEP|Cdecoder|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CU|ALUS4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS4~1 .lut_mask = 16'h4400;
defparam \CU|ALUS4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N14
cycloneive_lcell_comb \CU|ALUS5~0 (
// Equation(s):
// \CU|ALUS5~0_combout  = (!\FULL_RESET~input_o  & (\CU|ALUS4~1_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~6_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~9_combout ))))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~6_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~9_combout ),
	.datad(\CU|ALUS4~1_combout ),
	.cin(gnd),
	.combout(\CU|ALUS5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS5~0 .lut_mask = 16'h5400;
defparam \CU|ALUS5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \CU|ALUS5~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CU|ALUS5~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|ALUS5~0clkctrl_outclk ));
// synopsys translate_off
defparam \CU|ALUS5~0clkctrl .clock_type = "global clock";
defparam \CU|ALUS5~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N8
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~8 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~8_combout  = (!\DP|IRMODULE|IR [1] & (\DP|IRMODULE|IR [0] & (\DP|IRMODULE|IR [2] & \DP|IRMODULE|IR [3])))

	.dataa(\DP|IRMODULE|IR [1]),
	.datab(\DP|IRMODULE|IR [0]),
	.datac(\DP|IRMODULE|IR [2]),
	.datad(\DP|IRMODULE|IR [3]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~8 .lut_mask = 16'h4000;
defparam \CONTROLSTEP|Odecoder|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N26
cycloneive_lcell_comb \CU|AR_INC~2 (
// Equation(s):
// \CU|AR_INC~2_combout  = (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & (!\FULL_RESET~input_o  & (!\DP|IRMODULE|IR [7] & \CONTROLSTEP|Cdecoder|Decoder0~0_combout )))

	.dataa(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datab(\FULL_RESET~input_o ),
	.datac(\DP|IRMODULE|IR [7]),
	.datad(\CONTROLSTEP|Cdecoder|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CU|AR_INC~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_INC~2 .lut_mask = 16'h0200;
defparam \CU|AR_INC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N18
cycloneive_lcell_comb \CU|ALUS6~0 (
// Equation(s):
// \CU|ALUS6~0_combout  = (\CU|AR_INC~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~9_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~8_combout )))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~9_combout ),
	.datab(gnd),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~8_combout ),
	.datad(\CU|AR_INC~2_combout ),
	.cin(gnd),
	.combout(\CU|ALUS6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS6~0 .lut_mask = 16'hFA00;
defparam \CU|ALUS6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N26
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Equal1~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  = (\CU|ALUS6~0_combout  & (((!\CONTROLSTEP|Odecoder|Decoder0~6_combout  & !\CONTROLSTEP|Odecoder|Decoder0~9_combout )) # (!\CU|ALUS4~1_combout )))

	.dataa(\CU|ALUS6~0_combout ),
	.datab(\CU|ALUS4~1_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~6_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Equal1~0 .lut_mask = 16'h222A;
defparam \DP|ADMODULE|ALUMOD|MUX3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N18
cycloneive_lcell_comb \DP|BUS[6]~30 (
// Equation(s):
// \DP|BUS[6]~30_combout  = (\DP|MEMMODULE|data_out [6] & (!\CU|SOFT_RESET~0_combout  & \CU|MEMBUS~3_combout ))

	.dataa(\DP|MEMMODULE|data_out [6]),
	.datab(\CU|SOFT_RESET~0_combout ),
	.datac(gnd),
	.datad(\CU|MEMBUS~3_combout ),
	.cin(gnd),
	.combout(\DP|BUS[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[6]~30 .lut_mask = 16'h2200;
defparam \DP|BUS[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y47_N15
dffeas \DP|TRMODULE|TR_temp[6] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[6] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N10
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IOR~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IOR~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & \CONTROLSTEP|Odecoder|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(\DP|IRMODULE|IR [7]),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IOR~0 .lut_mask = 16'h3000;
defparam \CONTROLSTEP|Odecoder|IOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N26
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~7 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~7_combout  = (\DP|IRMODULE|IR [2] & (!\DP|IRMODULE|IR [1] & (!\DP|IRMODULE|IR [0] & \DP|IRMODULE|IR [3])))

	.dataa(\DP|IRMODULE|IR [2]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [0]),
	.datad(\DP|IRMODULE|IR [3]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~7 .lut_mask = 16'h0200;
defparam \CONTROLSTEP|Odecoder|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N24
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IAND~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IAND~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & \CONTROLSTEP|Odecoder|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\DP|IRMODULE|IR [7]),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IAND~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IAND~0 .lut_mask = 16'h3000;
defparam \CONTROLSTEP|Odecoder|IAND~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N4
cycloneive_lcell_comb \CU|R_BUS~0 (
// Equation(s):
// \CU|R_BUS~0_combout  = (!\CONTROLSTEP|Odecoder|IOR~0_combout  & (!\CONTROLSTEP|Odecoder|IAND~0_combout  & ((!\CONTROLSTEP|Odecoder|Decoder0~6_combout ) # (!\CONTROLSTEP|Odecoder|IMOVR~2_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|IOR~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|IAND~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\CU|R_BUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|R_BUS~0 .lut_mask = 16'h0111;
defparam \CU|R_BUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y48_N1
dffeas \DP|RMODULE|R_temp[6] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[6]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[6] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N0
cycloneive_lcell_comb \DP|BUS[6]~31 (
// Equation(s):
// \DP|BUS[6]~31_combout  = (\DP|RMODULE|R_temp [6] & (\CONTROLSTEP|Cdecoder|T3~0_combout  & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CU|R_BUS~0_combout ),
	.datab(\CU|R_BUS~1_combout ),
	.datac(\DP|RMODULE|R_temp [6]),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[6]~31 .lut_mask = 16'hD000;
defparam \DP|BUS[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N0
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T6~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T6~0_combout  = (\CONTROLSTEP|Ccounter|COUNT [2] & (!\CONTROLSTEP|Ccounter|COUNT [0] & (\CONTROLSTEP|Ccounter|COUNT [1] & !\FULL_RESET~input_o )))

	.dataa(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T6~0 .lut_mask = 16'h0020;
defparam \CONTROLSTEP|Cdecoder|T6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N6
cycloneive_lcell_comb \CU|AC_BUS~0 (
// Equation(s):
// \CU|AC_BUS~0_combout  = (\CU|R_LOAD~0_combout ) # ((\CONTROLSTEP|Odecoder|IMOVR~2_combout  & (\CONTROLSTEP|Cdecoder|T6~0_combout  & \CONTROLSTEP|Odecoder|Decoder0~0_combout )))

	.dataa(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T6~0_combout ),
	.datac(\CU|R_LOAD~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CU|AC_BUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AC_BUS~0 .lut_mask = 16'hF8F0;
defparam \CU|AC_BUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N28
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N29
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y47_N11
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[5]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N12
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y47_N13
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y47_N25
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|BUS[1]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y47_N25
dffeas \DP|TRMODULE|TR_temp[1] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[1] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N0
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|ISTAC~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|ISTAC~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & \CONTROLSTEP|Odecoder|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\DP|IRMODULE|IR [7]),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|ISTAC~0 .lut_mask = 16'h3000;
defparam \CONTROLSTEP|Odecoder|ISTAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N0
cycloneive_lcell_comb \CU|DR_BUS_H~2 (
// Equation(s):
// \CU|DR_BUS_H~2_combout  = (\CONTROLSTEP|Cdecoder|T5~0_combout  & ((\CONTROLSTEP|Odecoder|ISTAC~0_combout ) # (\CONTROLSTEP|Odecoder|ILDAC~0_combout )))

	.dataa(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.datac(gnd),
	.datad(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.cin(gnd),
	.combout(\CU|DR_BUS_H~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|DR_BUS_H~2 .lut_mask = 16'hAA88;
defparam \CU|DR_BUS_H~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N6
cycloneive_lcell_comb \DP|BUS[1]~9 (
// Equation(s):
// \DP|BUS[1]~9_combout  = (\DP|BUS[1]~8_combout ) # ((\DP|TRMODULE|TR_temp [1] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\DP|BUS[1]~8_combout ),
	.datab(\DP|TRMODULE|TR_temp [1]),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\CU|DR_BUS_H~2_combout ),
	.cin(gnd),
	.combout(\DP|BUS[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[1]~9 .lut_mask = 16'hEEAE;
defparam \DP|BUS[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N16
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[17]~0 (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[17]~0_combout  = !\DP|BUS[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|BUS[0]~40_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[17]~0 .lut_mask = 16'h00FF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y47_N17
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y47_N17
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|BUS[3]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N4
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N5
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y47_N7
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|BUS[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N16
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y47_N17
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N16
cycloneive_lcell_comb \DP|ARMODULE|Add0~0 (
// Equation(s):
// \DP|ARMODULE|Add0~0_combout  = \DP|ARMODULE|AR_OUT[0]~reg0_q  $ (VCC)
// \DP|ARMODULE|Add0~1  = CARRY(\DP|ARMODULE|AR_OUT[0]~reg0_q )

	.dataa(\DP|ARMODULE|AR_OUT[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~0_combout ),
	.cout(\DP|ARMODULE|Add0~1 ));
// synopsys translate_off
defparam \DP|ARMODULE|Add0~0 .lut_mask = 16'h55AA;
defparam \DP|ARMODULE|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N18
cycloneive_lcell_comb \DP|ARMODULE|Add0~3 (
// Equation(s):
// \DP|ARMODULE|Add0~3_combout  = (\DP|ARMODULE|AR_OUT[1]~reg0_q  & (!\DP|ARMODULE|Add0~1 )) # (!\DP|ARMODULE|AR_OUT[1]~reg0_q  & ((\DP|ARMODULE|Add0~1 ) # (GND)))
// \DP|ARMODULE|Add0~4  = CARRY((!\DP|ARMODULE|Add0~1 ) # (!\DP|ARMODULE|AR_OUT[1]~reg0_q ))

	.dataa(gnd),
	.datab(\DP|ARMODULE|AR_OUT[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ARMODULE|Add0~1 ),
	.combout(\DP|ARMODULE|Add0~3_combout ),
	.cout(\DP|ARMODULE|Add0~4 ));
// synopsys translate_off
defparam \DP|ARMODULE|Add0~3 .lut_mask = 16'h3C3F;
defparam \DP|ARMODULE|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N20
cycloneive_lcell_comb \DP|ARMODULE|Add0~6 (
// Equation(s):
// \DP|ARMODULE|Add0~6_combout  = (\DP|ARMODULE|AR_OUT[2]~reg0_q  & (\DP|ARMODULE|Add0~4  $ (GND))) # (!\DP|ARMODULE|AR_OUT[2]~reg0_q  & (!\DP|ARMODULE|Add0~4  & VCC))
// \DP|ARMODULE|Add0~7  = CARRY((\DP|ARMODULE|AR_OUT[2]~reg0_q  & !\DP|ARMODULE|Add0~4 ))

	.dataa(\DP|ARMODULE|AR_OUT[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ARMODULE|Add0~4 ),
	.combout(\DP|ARMODULE|Add0~6_combout ),
	.cout(\DP|ARMODULE|Add0~7 ));
// synopsys translate_off
defparam \DP|ARMODULE|Add0~6 .lut_mask = 16'hA50A;
defparam \DP|ARMODULE|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N22
cycloneive_lcell_comb \DP|ARMODULE|Add0~9 (
// Equation(s):
// \DP|ARMODULE|Add0~9_combout  = (\DP|ARMODULE|AR_OUT[3]~reg0_q  & (!\DP|ARMODULE|Add0~7 )) # (!\DP|ARMODULE|AR_OUT[3]~reg0_q  & ((\DP|ARMODULE|Add0~7 ) # (GND)))
// \DP|ARMODULE|Add0~10  = CARRY((!\DP|ARMODULE|Add0~7 ) # (!\DP|ARMODULE|AR_OUT[3]~reg0_q ))

	.dataa(\DP|ARMODULE|AR_OUT[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ARMODULE|Add0~7 ),
	.combout(\DP|ARMODULE|Add0~9_combout ),
	.cout(\DP|ARMODULE|Add0~10 ));
// synopsys translate_off
defparam \DP|ARMODULE|Add0~9 .lut_mask = 16'h5A5F;
defparam \DP|ARMODULE|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N24
cycloneive_lcell_comb \DP|ARMODULE|Add0~12 (
// Equation(s):
// \DP|ARMODULE|Add0~12_combout  = (\DP|ARMODULE|AR_OUT[4]~reg0_q  & (\DP|ARMODULE|Add0~10  $ (GND))) # (!\DP|ARMODULE|AR_OUT[4]~reg0_q  & (!\DP|ARMODULE|Add0~10  & VCC))
// \DP|ARMODULE|Add0~13  = CARRY((\DP|ARMODULE|AR_OUT[4]~reg0_q  & !\DP|ARMODULE|Add0~10 ))

	.dataa(gnd),
	.datab(\DP|ARMODULE|AR_OUT[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ARMODULE|Add0~10 ),
	.combout(\DP|ARMODULE|Add0~12_combout ),
	.cout(\DP|ARMODULE|Add0~13 ));
// synopsys translate_off
defparam \DP|ARMODULE|Add0~12 .lut_mask = 16'hC30C;
defparam \DP|ARMODULE|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N26
cycloneive_lcell_comb \DP|ARMODULE|Add0~15 (
// Equation(s):
// \DP|ARMODULE|Add0~15_combout  = (\DP|ARMODULE|AR_OUT[5]~reg0_q  & (!\DP|ARMODULE|Add0~13 )) # (!\DP|ARMODULE|AR_OUT[5]~reg0_q  & ((\DP|ARMODULE|Add0~13 ) # (GND)))
// \DP|ARMODULE|Add0~16  = CARRY((!\DP|ARMODULE|Add0~13 ) # (!\DP|ARMODULE|AR_OUT[5]~reg0_q ))

	.dataa(gnd),
	.datab(\DP|ARMODULE|AR_OUT[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ARMODULE|Add0~13 ),
	.combout(\DP|ARMODULE|Add0~15_combout ),
	.cout(\DP|ARMODULE|Add0~16 ));
// synopsys translate_off
defparam \DP|ARMODULE|Add0~15 .lut_mask = 16'h3C3F;
defparam \DP|ARMODULE|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N24
cycloneive_lcell_comb \DP|ARMODULE|Add0~17 (
// Equation(s):
// \DP|ARMODULE|Add0~17_combout  = (\CU|AR_INC~6_combout  & (((\DP|ARMODULE|Add0~15_combout )))) # (!\CU|AR_INC~6_combout  & ((\DP|BUS[5]~29_combout ) # ((\DP|BUS[5]~25_combout ))))

	.dataa(\DP|BUS[5]~29_combout ),
	.datab(\DP|BUS[5]~25_combout ),
	.datac(\CU|AR_INC~6_combout ),
	.datad(\DP|ARMODULE|Add0~15_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~17 .lut_mask = 16'hFE0E;
defparam \DP|ARMODULE|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y47_N25
dffeas \DP|ARMODULE|AR_OUT[5]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[5]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N28
cycloneive_lcell_comb \DP|ARMODULE|Add0~18 (
// Equation(s):
// \DP|ARMODULE|Add0~18_combout  = (\DP|ARMODULE|AR_OUT[6]~reg0_q  & (\DP|ARMODULE|Add0~16  $ (GND))) # (!\DP|ARMODULE|AR_OUT[6]~reg0_q  & (!\DP|ARMODULE|Add0~16  & VCC))
// \DP|ARMODULE|Add0~19  = CARRY((\DP|ARMODULE|AR_OUT[6]~reg0_q  & !\DP|ARMODULE|Add0~16 ))

	.dataa(gnd),
	.datab(\DP|ARMODULE|AR_OUT[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ARMODULE|Add0~16 ),
	.combout(\DP|ARMODULE|Add0~18_combout ),
	.cout(\DP|ARMODULE|Add0~19 ));
// synopsys translate_off
defparam \DP|ARMODULE|Add0~18 .lut_mask = 16'hC30C;
defparam \DP|ARMODULE|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N8
cycloneive_lcell_comb \DP|ARMODULE|Add0~20 (
// Equation(s):
// \DP|ARMODULE|Add0~20_combout  = (\CU|AR_INC~6_combout  & (\DP|ARMODULE|Add0~18_combout )) # (!\CU|AR_INC~6_combout  & (((\DP|BUS[6]~34_combout ) # (\DP|BUS[6]~30_combout ))))

	.dataa(\DP|ARMODULE|Add0~18_combout ),
	.datab(\DP|BUS[6]~34_combout ),
	.datac(\DP|BUS[6]~30_combout ),
	.datad(\CU|AR_INC~6_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~20 .lut_mask = 16'hAAFC;
defparam \DP|ARMODULE|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y47_N9
dffeas \DP|ARMODULE|AR_OUT[6]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[6]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N20
cycloneive_lcell_comb \DP|BUS[7]~35 (
// Equation(s):
// \DP|BUS[7]~35_combout  = (\DP|MEMMODULE|data_out [7] & (\CU|MEMBUS~3_combout  & !\CU|SOFT_RESET~0_combout ))

	.dataa(\DP|MEMMODULE|data_out [7]),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(gnd),
	.datad(\CU|SOFT_RESET~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[7]~35 .lut_mask = 16'h0088;
defparam \DP|BUS[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N14
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T0~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T0~0_combout  = (!\CONTROLSTEP|Ccounter|COUNT [0] & (!\FULL_RESET~input_o  & !\CONTROLSTEP|Ccounter|COUNT [2]))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\FULL_RESET~input_o ),
	.datad(\CONTROLSTEP|Ccounter|COUNT [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T0~0 .lut_mask = 16'h0003;
defparam \CONTROLSTEP|Cdecoder|T0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N12
cycloneive_lcell_comb \DP|PCMODULE|Add0~18 (
// Equation(s):
// \DP|PCMODULE|Add0~18_combout  = (\DP|PCMODULE|PC_temp [6] & (\DP|PCMODULE|Add0~16  $ (GND))) # (!\DP|PCMODULE|PC_temp [6] & (!\DP|PCMODULE|Add0~16  & VCC))
// \DP|PCMODULE|Add0~19  = CARRY((\DP|PCMODULE|PC_temp [6] & !\DP|PCMODULE|Add0~16 ))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~16 ),
	.combout(\DP|PCMODULE|Add0~18_combout ),
	.cout(\DP|PCMODULE|Add0~19 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~18 .lut_mask = 16'hC30C;
defparam \DP|PCMODULE|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N14
cycloneive_lcell_comb \DP|PCMODULE|Add0~21 (
// Equation(s):
// \DP|PCMODULE|Add0~21_combout  = (\DP|PCMODULE|PC_temp [7] & (!\DP|PCMODULE|Add0~19 )) # (!\DP|PCMODULE|PC_temp [7] & ((\DP|PCMODULE|Add0~19 ) # (GND)))
// \DP|PCMODULE|Add0~22  = CARRY((!\DP|PCMODULE|Add0~19 ) # (!\DP|PCMODULE|PC_temp [7]))

	.dataa(\DP|PCMODULE|PC_temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~19 ),
	.combout(\DP|PCMODULE|Add0~21_combout ),
	.cout(\DP|PCMODULE|Add0~22 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~21 .lut_mask = 16'h5A5F;
defparam \DP|PCMODULE|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N14
cycloneive_lcell_comb \DP|PCMODULE|Add0~23 (
// Equation(s):
// \DP|PCMODULE|Add0~23_combout  = (\DP|PCMODULE|Add0~21_combout  & (\CU|PC_LOAD~1_combout  & !\FULL_RESET~input_o ))

	.dataa(\DP|PCMODULE|Add0~21_combout ),
	.datab(gnd),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~23 .lut_mask = 16'h00A0;
defparam \DP|PCMODULE|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N22
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~8 (
// Equation(s):
// \DP|PCMODULE|PC_temp~8_combout  = (\DP|PCMODULE|Add0~23_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[7]~35_combout ) # (\DP|BUS[7]~39_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[7]~35_combout ),
	.datac(\DP|PCMODULE|Add0~23_combout ),
	.datad(\DP|BUS[7]~39_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~8 .lut_mask = 16'hF5F4;
defparam \DP|PCMODULE|PC_temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N6
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T1~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T1~0_combout  = (!\CONTROLSTEP|Ccounter|COUNT [1] & (!\CONTROLSTEP|Ccounter|COUNT [2] & (\CONTROLSTEP|Ccounter|COUNT [0] & !\FULL_RESET~input_o )))

	.dataa(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datab(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T1~0 .lut_mask = 16'h0010;
defparam \CONTROLSTEP|Cdecoder|T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N14
cycloneive_lcell_comb \CU|PC_INC~1 (
// Equation(s):
// \CU|PC_INC~1_combout  = (\CONTROLSTEP|Cdecoder|T1~0_combout ) # ((\CU|PC_INC~0_combout  & ((\CONTROLSTEP|Odecoder|ISTAC~0_combout ) # (\CONTROLSTEP|Odecoder|ILDAC~0_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T1~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.datac(\CU|PC_INC~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.cin(gnd),
	.combout(\CU|PC_INC~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC_INC~1 .lut_mask = 16'hFAEA;
defparam \CU|PC_INC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N26
cycloneive_lcell_comb \CU|PC_INC~2 (
// Equation(s):
// \CU|PC_INC~2_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|Decoder0~13_combout  & (\CU|PC_INC~0_combout  & \CONTROLSTEP|Odecoder|IMOVR~0_combout )))

	.dataa(\DP|IRMODULE|IR [7]),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~13_combout ),
	.datac(\CU|PC_INC~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.cin(gnd),
	.combout(\CU|PC_INC~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC_INC~2 .lut_mask = 16'h4000;
defparam \CU|PC_INC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N20
cycloneive_lcell_comb \CU|PC_INC~4 (
// Equation(s):
// \CU|PC_INC~4_combout  = (\CU|PC_INC~1_combout ) # ((\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & (\CU|PC_INC~2_combout )) # (!\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & ((\CU|PC_INC~3_combout ))))

	.dataa(\DP|ADMODULE|ZCHECK|WideNor0~2_combout ),
	.datab(\CU|PC_INC~1_combout ),
	.datac(\CU|PC_INC~2_combout ),
	.datad(\CU|PC_INC~3_combout ),
	.cin(gnd),
	.combout(\CU|PC_INC~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC_INC~4 .lut_mask = 16'hFDEC;
defparam \CU|PC_INC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N2
cycloneive_lcell_comb \DP|PCMODULE|PC_temp[0]~1 (
// Equation(s):
// \DP|PCMODULE|PC_temp[0]~1_combout  = (\FULL_RESET~input_o ) # ((\CU|PC_INC~4_combout ) # (!\CU|PC_LOAD~1_combout ))

	.dataa(\FULL_RESET~input_o ),
	.datab(gnd),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\CU|PC_INC~4_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[0]~1 .lut_mask = 16'hFFAF;
defparam \DP|PCMODULE|PC_temp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y48_N23
dffeas \DP|PCMODULE|PC_temp[7] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[7] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N2
cycloneive_lcell_comb \DP|BUS[7]~37 (
// Equation(s):
// \DP|BUS[7]~37_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [7]) # ((\CONTROLSTEP|Cdecoder|T0~0_combout  & \DP|PCMODULE|PC_temp [7])))) # (!\CU|AC_BUS~0_combout  & (((\CONTROLSTEP|Cdecoder|T0~0_combout  & \DP|PCMODULE|PC_temp [7]))))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\DP|ADMODULE|AC_temp [7]),
	.datac(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datad(\DP|PCMODULE|PC_temp [7]),
	.cin(gnd),
	.combout(\DP|BUS[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[7]~37 .lut_mask = 16'hF888;
defparam \DP|BUS[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y48_N19
dffeas \DP|RMODULE|R_temp[7] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[7] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N18
cycloneive_lcell_comb \DP|BUS[7]~36 (
// Equation(s):
// \DP|BUS[7]~36_combout  = (\DP|RMODULE|R_temp [7] & (\CONTROLSTEP|Cdecoder|T3~0_combout  & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CU|R_BUS~0_combout ),
	.datab(\CU|R_BUS~1_combout ),
	.datac(\DP|RMODULE|R_temp [7]),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[7]~36 .lut_mask = 16'hD000;
defparam \DP|BUS[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N18
cycloneive_lcell_comb \DP|BUS[7]~38 (
// Equation(s):
// \DP|BUS[7]~38_combout  = (\DP|BUS[7]~37_combout ) # ((\DP|BUS[7]~36_combout ) # ((\DP|DRMODULE|DR_TOCPU [7] & \CU|DR_BUS_L~0_combout )))

	.dataa(\DP|BUS[7]~37_combout ),
	.datab(\DP|DRMODULE|DR_TOCPU [7]),
	.datac(\CU|DR_BUS_L~0_combout ),
	.datad(\DP|BUS[7]~36_combout ),
	.cin(gnd),
	.combout(\DP|BUS[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[7]~38 .lut_mask = 16'hFFEA;
defparam \DP|BUS[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y47_N9
dffeas \DP|TRMODULE|TR_temp[7] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[7] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N8
cycloneive_lcell_comb \DP|BUS[7]~39 (
// Equation(s):
// \DP|BUS[7]~39_combout  = (\DP|BUS[7]~38_combout ) # ((\DP|TRMODULE|TR_temp [7] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\DP|BUS[7]~38_combout ),
	.datab(\CU|DR_BUS_H~2_combout ),
	.datac(\DP|TRMODULE|TR_temp [7]),
	.datad(\CU|PC_LOAD~1_combout ),
	.cin(gnd),
	.combout(\DP|BUS[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[7]~39 .lut_mask = 16'hEAFA;
defparam \DP|BUS[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N30
cycloneive_lcell_comb \DP|ARMODULE|Add0~21 (
// Equation(s):
// \DP|ARMODULE|Add0~21_combout  = \DP|ARMODULE|Add0~19  $ (\DP|ARMODULE|AR_OUT[7]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|ARMODULE|AR_OUT[7]~reg0_q ),
	.cin(\DP|ARMODULE|Add0~19 ),
	.combout(\DP|ARMODULE|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~21 .lut_mask = 16'h0FF0;
defparam \DP|ARMODULE|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N0
cycloneive_lcell_comb \DP|ARMODULE|Add0~23 (
// Equation(s):
// \DP|ARMODULE|Add0~23_combout  = (\CU|AR_INC~6_combout  & (((\DP|ARMODULE|Add0~21_combout )))) # (!\CU|AR_INC~6_combout  & ((\DP|BUS[7]~35_combout ) # ((\DP|BUS[7]~39_combout ))))

	.dataa(\DP|BUS[7]~35_combout ),
	.datab(\DP|BUS[7]~39_combout ),
	.datac(\CU|AR_INC~6_combout ),
	.datad(\DP|ARMODULE|Add0~21_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~23 .lut_mask = 16'hFE0E;
defparam \DP|ARMODULE|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y47_N1
dffeas \DP|ARMODULE|AR_OUT[7]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[7]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CU|SOFT_RESET~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_ENABLED~clkctrl_outclk ),
	.clk1(\CLOCK_ENABLED~clkctrl_outclk ),
	.ena0(\CU|SOFT_RESET~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DP|BUS[7]~47_combout ,\DP|BUS[6]~46_combout ,\DP|BUS[5]~45_combout ,\DP|BUS[4]~44_combout ,\DP|BUS[3]~43_combout ,\DP|BUS[2]~42_combout ,\DP|BUS[1]~41_combout ,
\DP|BUS[0]~40_combout }),
	.portaaddr({\DP|ARMODULE|AR_OUT[7]~reg0_q ,\DP|ARMODULE|AR_OUT[6]~reg0_q ,\DP|ARMODULE|AR_OUT[5]~reg0_q ,\DP|ARMODULE|AR_OUT[4]~reg0_q ,\DP|ARMODULE|AR_OUT[3]~reg0_q ,\DP|ARMODULE|AR_OUT[2]~reg0_q ,\DP|ARMODULE|AR_OUT[1]~reg0_q ,\DP|ARMODULE|AR_OUT[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\DP|ARMODULE|Add0~23_combout ,\DP|ARMODULE|Add0~20_combout ,\DP|ARMODULE|Add0~17_combout ,\DP|ARMODULE|Add0~14_combout ,\DP|ARMODULE|Add0~11_combout ,\DP|ARMODULE|Add0~8_combout ,\DP|ARMODULE|Add0~5_combout ,\DP|ARMODULE|Add0~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/FINAL.ram0_RAM_15119.hdl.mif";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DATAPATH:DP|RAM:MEMMODULE|altsyncram:mem_rtl_0|altsyncram_i3g1:auto_generated|ALTSYNCRAM";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000003700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000B000000000000000034000000001;
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N18
cycloneive_lcell_comb \DP|MEMMODULE|mem~10 (
// Equation(s):
// \DP|MEMMODULE|mem~10_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [26] & ((\DP|MEMMODULE|mem~5_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [25])) # (!\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a4 ))))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [26] & (\DP|MEMMODULE|mem_rtl_0_bypass [25]))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [25]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [26]),
	.datac(\DP|MEMMODULE|mem~5_combout ),
	.datad(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~10 .lut_mask = 16'hAEA2;
defparam \DP|MEMMODULE|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \CU|SOFT_RESET~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CU|SOFT_RESET~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|SOFT_RESET~0clkctrl_outclk ));
// synopsys translate_off
defparam \CU|SOFT_RESET~0clkctrl .clock_type = "global clock";
defparam \CU|SOFT_RESET~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N4
cycloneive_lcell_comb \DP|MEMMODULE|data_out[4] (
// Equation(s):
// \DP|MEMMODULE|data_out [4] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|data_out [4]))) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|mem~10_combout ))

	.dataa(\DP|MEMMODULE|mem~10_combout ),
	.datab(gnd),
	.datac(\DP|MEMMODULE|data_out [4]),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [4]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[4] .lut_mask = 16'hF0AA;
defparam \DP|MEMMODULE|data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N22
cycloneive_lcell_comb \DP|BUS[4]~20 (
// Equation(s):
// \DP|BUS[4]~20_combout  = (\DP|MEMMODULE|data_out [4] & (\CU|MEMBUS~3_combout  & !\CU|SOFT_RESET~0_combout ))

	.dataa(\DP|MEMMODULE|data_out [4]),
	.datab(gnd),
	.datac(\CU|MEMBUS~3_combout ),
	.datad(\CU|SOFT_RESET~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[4]~20 .lut_mask = 16'h00A0;
defparam \DP|BUS[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N0
cycloneive_lcell_comb \DP|DRMODULE|DR_TOCPU[4]~feeder (
// Equation(s):
// \DP|DRMODULE|DR_TOCPU[4]~feeder_combout  = \DP|BUS[4]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|BUS[4]~44_combout ),
	.cin(gnd),
	.combout(\DP|DRMODULE|DR_TOCPU[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[4]~feeder .lut_mask = 16'hFF00;
defparam \DP|DRMODULE|DR_TOCPU[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N12
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IJUMP~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IJUMP~0_combout  = (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & (\CONTROLSTEP|Odecoder|Decoder0~2_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~2_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IJUMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IJUMP~0 .lut_mask = 16'h00C0;
defparam \CONTROLSTEP|Odecoder|IJUMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N24
cycloneive_lcell_comb \CU|DR_LOAD~0 (
// Equation(s):
// \CU|DR_LOAD~0_combout  = (!\CONTROLSTEP|Cdecoder|T1~0_combout  & ((!\CONTROLSTEP|Odecoder|IJUMP~0_combout ) # (!\CU|PC_INC~0_combout )))

	.dataa(\CONTROLSTEP|Cdecoder|T1~0_combout ),
	.datab(gnd),
	.datac(\CU|PC_INC~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|IJUMP~0_combout ),
	.cin(gnd),
	.combout(\CU|DR_LOAD~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|DR_LOAD~0 .lut_mask = 16'h0555;
defparam \CU|DR_LOAD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N6
cycloneive_lcell_comb \CU|DR_LOAD~1 (
// Equation(s):
// \CU|DR_LOAD~1_combout  = ((\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & ((\CU|PC_INC~3_combout ))) # (!\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & (\CU|PC_INC~2_combout ))) # (!\CU|DR_LOAD~0_combout )

	.dataa(\CU|PC_INC~2_combout ),
	.datab(\CU|PC_INC~3_combout ),
	.datac(\CU|DR_LOAD~0_combout ),
	.datad(\DP|ADMODULE|ZCHECK|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CU|DR_LOAD~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|DR_LOAD~1 .lut_mask = 16'hCFAF;
defparam \CU|DR_LOAD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N30
cycloneive_lcell_comb \CU|DR_LOAD~2 (
// Equation(s):
// \CU|DR_LOAD~2_combout  = (!\FULL_RESET~input_o  & ((\CONTROLSTEP|Ccounter|COUNT [2] & ((!\CONTROLSTEP|Ccounter|COUNT [0]))) # (!\CONTROLSTEP|Ccounter|COUNT [2] & (\CONTROLSTEP|Ccounter|COUNT [1] & \CONTROLSTEP|Ccounter|COUNT [0]))))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\CONTROLSTEP|Ccounter|COUNT [0]),
	.cin(gnd),
	.combout(\CU|DR_LOAD~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|DR_LOAD~2 .lut_mask = 16'h1044;
defparam \CU|DR_LOAD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N16
cycloneive_lcell_comb \CU|DR_LOAD~3 (
// Equation(s):
// \CU|DR_LOAD~3_combout  = (\CU|DR_LOAD~1_combout ) # ((\CU|DR_LOAD~2_combout  & ((\CONTROLSTEP|Odecoder|ILDAC~0_combout ) # (\CONTROLSTEP|Odecoder|ISTAC~0_combout ))))

	.dataa(\CU|DR_LOAD~1_combout ),
	.datab(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.datac(\CU|DR_LOAD~2_combout ),
	.datad(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.cin(gnd),
	.combout(\CU|DR_LOAD~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|DR_LOAD~3 .lut_mask = 16'hFAEA;
defparam \CU|DR_LOAD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N1
dffeas \DP|DRMODULE|DR_TOCPU[4] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|DRMODULE|DR_TOCPU[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[4] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y47_N11
dffeas \DP|TRMODULE|TR_temp[4] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[4] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N12
cycloneive_lcell_comb \CU|DR_BUS_H~3 (
// Equation(s):
// \CU|DR_BUS_H~3_combout  = ((\CONTROLSTEP|Cdecoder|T5~0_combout  & ((\CONTROLSTEP|Odecoder|ILDAC~0_combout ) # (\CONTROLSTEP|Odecoder|ISTAC~0_combout )))) # (!\CU|PC_LOAD~1_combout )

	.dataa(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.cin(gnd),
	.combout(\CU|DR_BUS_H~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|DR_BUS_H~3 .lut_mask = 16'hAF8F;
defparam \CU|DR_BUS_H~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N6
cycloneive_lcell_comb \DP|BUS[4]~44 (
// Equation(s):
// \DP|BUS[4]~44_combout  = (\DP|BUS[4]~23_combout ) # ((\DP|BUS[4]~20_combout ) # ((\DP|TRMODULE|TR_temp [4] & \CU|DR_BUS_H~3_combout )))

	.dataa(\DP|BUS[4]~23_combout ),
	.datab(\DP|BUS[4]~20_combout ),
	.datac(\DP|TRMODULE|TR_temp [4]),
	.datad(\CU|DR_BUS_H~3_combout ),
	.cin(gnd),
	.combout(\DP|BUS[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[4]~44 .lut_mask = 16'hFEEE;
defparam \DP|BUS[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y47_N29
dffeas \DP|RMODULE|R_temp[4] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[4] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N28
cycloneive_lcell_comb \DP|BUS[4]~21 (
// Equation(s):
// \DP|BUS[4]~21_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & (\DP|RMODULE|R_temp [4] & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datab(\CU|R_BUS~1_combout ),
	.datac(\DP|RMODULE|R_temp [4]),
	.datad(\CU|R_BUS~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[4]~21 .lut_mask = 16'h80A0;
defparam \DP|BUS[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N4
cycloneive_lcell_comb \DP|PCMODULE|Add0~6 (
// Equation(s):
// \DP|PCMODULE|Add0~6_combout  = (\DP|PCMODULE|PC_temp [2] & (\DP|PCMODULE|Add0~4  $ (GND))) # (!\DP|PCMODULE|PC_temp [2] & (!\DP|PCMODULE|Add0~4  & VCC))
// \DP|PCMODULE|Add0~7  = CARRY((\DP|PCMODULE|PC_temp [2] & !\DP|PCMODULE|Add0~4 ))

	.dataa(\DP|PCMODULE|PC_temp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~4 ),
	.combout(\DP|PCMODULE|Add0~6_combout ),
	.cout(\DP|PCMODULE|Add0~7 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~6 .lut_mask = 16'hA50A;
defparam \DP|PCMODULE|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N6
cycloneive_lcell_comb \DP|PCMODULE|Add0~9 (
// Equation(s):
// \DP|PCMODULE|Add0~9_combout  = (\DP|PCMODULE|PC_temp [3] & (!\DP|PCMODULE|Add0~7 )) # (!\DP|PCMODULE|PC_temp [3] & ((\DP|PCMODULE|Add0~7 ) # (GND)))
// \DP|PCMODULE|Add0~10  = CARRY((!\DP|PCMODULE|Add0~7 ) # (!\DP|PCMODULE|PC_temp [3]))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~7 ),
	.combout(\DP|PCMODULE|Add0~9_combout ),
	.cout(\DP|PCMODULE|Add0~10 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~9 .lut_mask = 16'h3C3F;
defparam \DP|PCMODULE|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N6
cycloneive_lcell_comb \DP|PCMODULE|Add0~11 (
// Equation(s):
// \DP|PCMODULE|Add0~11_combout  = (\DP|PCMODULE|Add0~9_combout  & (\CU|PC_LOAD~1_combout  & !\FULL_RESET~input_o ))

	.dataa(\DP|PCMODULE|Add0~9_combout ),
	.datab(gnd),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~11 .lut_mask = 16'h00A0;
defparam \DP|PCMODULE|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y47_N21
dffeas \DP|TRMODULE|TR_temp[3] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[3] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N4
cycloneive_lcell_comb \DP|BUS[3]~19 (
// Equation(s):
// \DP|BUS[3]~19_combout  = (\DP|BUS[3]~18_combout ) # ((\DP|TRMODULE|TR_temp [3] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\CU|DR_BUS_H~2_combout ),
	.datab(\DP|TRMODULE|TR_temp [3]),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|BUS[3]~18_combout ),
	.cin(gnd),
	.combout(\DP|BUS[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[3]~19 .lut_mask = 16'hFF8C;
defparam \DP|BUS[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N28
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~4 (
// Equation(s):
// \DP|PCMODULE|PC_temp~4_combout  = (\DP|PCMODULE|Add0~11_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[3]~15_combout ) # (\DP|BUS[3]~19_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[3]~15_combout ),
	.datac(\DP|PCMODULE|Add0~11_combout ),
	.datad(\DP|BUS[3]~19_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~4 .lut_mask = 16'hF5F4;
defparam \DP|PCMODULE|PC_temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y48_N29
dffeas \DP|PCMODULE|PC_temp[3] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[3] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N8
cycloneive_lcell_comb \DP|PCMODULE|Add0~12 (
// Equation(s):
// \DP|PCMODULE|Add0~12_combout  = (\DP|PCMODULE|PC_temp [4] & (\DP|PCMODULE|Add0~10  $ (GND))) # (!\DP|PCMODULE|PC_temp [4] & (!\DP|PCMODULE|Add0~10  & VCC))
// \DP|PCMODULE|Add0~13  = CARRY((\DP|PCMODULE|PC_temp [4] & !\DP|PCMODULE|Add0~10 ))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~10 ),
	.combout(\DP|PCMODULE|Add0~12_combout ),
	.cout(\DP|PCMODULE|Add0~13 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~12 .lut_mask = 16'hC30C;
defparam \DP|PCMODULE|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N24
cycloneive_lcell_comb \DP|PCMODULE|Add0~14 (
// Equation(s):
// \DP|PCMODULE|Add0~14_combout  = (\CU|PC_LOAD~1_combout  & (\DP|PCMODULE|Add0~12_combout  & !\FULL_RESET~input_o ))

	.dataa(gnd),
	.datab(\CU|PC_LOAD~1_combout ),
	.datac(\DP|PCMODULE|Add0~12_combout ),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~14 .lut_mask = 16'h00C0;
defparam \DP|PCMODULE|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N10
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~5 (
// Equation(s):
// \DP|PCMODULE|PC_temp~5_combout  = (\DP|PCMODULE|Add0~14_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[4]~24_combout ) # (\DP|BUS[4]~20_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[4]~24_combout ),
	.datac(\DP|PCMODULE|Add0~14_combout ),
	.datad(\DP|BUS[4]~20_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~5 .lut_mask = 16'hF5F4;
defparam \DP|PCMODULE|PC_temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y48_N11
dffeas \DP|PCMODULE|PC_temp[4] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[4] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N0
cycloneive_lcell_comb \CU|ALUS7~0 (
// Equation(s):
// \CU|ALUS7~0_combout  = (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & (!\DP|IRMODULE|IR [7] & ((\CONTROLSTEP|Odecoder|Decoder0~6_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~9_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~6_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~9_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CU|ALUS7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS7~0 .lut_mask = 16'h00E0;
defparam \CU|ALUS7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N30
cycloneive_lcell_comb \CU|ALUS7~1 (
// Equation(s):
// \CU|ALUS7~1_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & ((\CU|ALUS7~0_combout ) # ((\CONTROLSTEP|Odecoder|IAND~0_combout ) # (\CONTROLSTEP|Odecoder|IOR~0_combout ))))

	.dataa(\CU|ALUS7~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|IAND~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IOR~0_combout ),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\CU|ALUS7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS7~1 .lut_mask = 16'hFE00;
defparam \CU|ALUS7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N18
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~14 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~14_combout  = (\DP|IRMODULE|IR [0] & (!\DP|IRMODULE|IR [1] & (\DP|IRMODULE|IR [3] & !\DP|IRMODULE|IR [2])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [3]),
	.datad(\DP|IRMODULE|IR [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~14 .lut_mask = 16'h0020;
defparam \CONTROLSTEP|Odecoder|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N2
cycloneive_lcell_comb \CU|ALUS2~0 (
// Equation(s):
// \CU|ALUS2~0_combout  = (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & (\CONTROLSTEP|Odecoder|Decoder0~14_combout  & (\CONTROLSTEP|Cdecoder|Decoder0~0_combout  & !\DP|IRMODULE|IR [7])))

	.dataa(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~14_combout ),
	.datac(\CONTROLSTEP|Cdecoder|Decoder0~0_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CU|ALUS2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS2~0 .lut_mask = 16'h0080;
defparam \CU|ALUS2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \CU|ALUS2~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CU|ALUS2~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|ALUS2~0clkctrl_outclk ));
// synopsys translate_off
defparam \CU|ALUS2~0clkctrl .clock_type = "global clock";
defparam \CU|ALUS2~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N28
cycloneive_lcell_comb \CU|ALUS3~0 (
// Equation(s):
// \CU|ALUS3~0_combout  = (\CONTROLSTEP|Cdecoder|T7~0_combout  & ((\CONTROLSTEP|Odecoder|ILDAC~0_combout ) # ((\CONTROLSTEP|Cdecoder|T3~0_combout  & \CONTROLSTEP|Odecoder|IADD~0_combout )))) # (!\CONTROLSTEP|Cdecoder|T7~0_combout  & 
// (\CONTROLSTEP|Cdecoder|T3~0_combout  & (\CONTROLSTEP|Odecoder|IADD~0_combout )))

	.dataa(\CONTROLSTEP|Cdecoder|T7~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IADD~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.cin(gnd),
	.combout(\CU|ALUS3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS3~0 .lut_mask = 16'hEAC0;
defparam \CU|ALUS3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N28
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector4~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector4~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[4]~24_combout ) # (\DP|BUS[4]~20_combout )))

	.dataa(\CU|ALUS3~0_combout ),
	.datab(\DP|BUS[4]~24_combout ),
	.datac(gnd),
	.datad(\DP|BUS[4]~20_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector4~0 .lut_mask = 16'hAA88;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N12
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[4] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [4] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|OUT [4])) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|Selector4~0_combout )))

	.dataa(\CU|ALUS2~0clkctrl_outclk ),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|OUT [4]),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [4]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[4] .lut_mask = 16'hDD88;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N16
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~11 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~11_combout  = (\DP|IRMODULE|IR [3] & (\DP|IRMODULE|IR [1] & (!\DP|IRMODULE|IR [2] & !\DP|IRMODULE|IR [0])))

	.dataa(\DP|IRMODULE|IR [3]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [2]),
	.datad(\DP|IRMODULE|IR [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~11 .lut_mask = 16'h0008;
defparam \CONTROLSTEP|Odecoder|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N0
cycloneive_lcell_comb \CU|ALUS1~0 (
// Equation(s):
// \CU|ALUS1~0_combout  = ((\DP|IRMODULE|IR [2]) # (\DP|IRMODULE|IR [1])) # (!\DP|IRMODULE|IR [3])

	.dataa(\DP|IRMODULE|IR [3]),
	.datab(\DP|IRMODULE|IR [2]),
	.datac(\DP|IRMODULE|IR [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CU|ALUS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS1~0 .lut_mask = 16'hFDFD;
defparam \CU|ALUS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N0
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout  = (\CU|AR_INC~2_combout  & (\DP|ADMODULE|AC_temp [4] & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datab(\CU|AR_INC~2_combout ),
	.datac(\CU|ALUS1~0_combout ),
	.datad(\DP|ADMODULE|AC_temp [4]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4 .lut_mask = 16'h8C00;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N26
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector3~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector3~0_combout  = (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & ((\DP|BUS[3]~15_combout ) # ((\DP|BUS[3]~19_combout ) # (\DP|ADMODULE|AC_temp [3])))) # (!\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & (\DP|ADMODULE|AC_temp [3] 
// & ((\DP|BUS[3]~15_combout ) # (\DP|BUS[3]~19_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.datab(\DP|BUS[3]~15_combout ),
	.datac(\DP|BUS[3]~19_combout ),
	.datad(\DP|ADMODULE|AC_temp [3]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector3~0 .lut_mask = 16'hFEA8;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N24
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[3] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [3] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|OUT [3])) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|Selector3~0_combout )))

	.dataa(\CU|ALUS5~0clkctrl_outclk ),
	.datab(\DP|ADMODULE|ALUMOD|MUX3|OUT [3]),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|Selector3~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [3]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[3] .lut_mask = 16'hDD88;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N12
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector3~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector3~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[3]~19_combout ) # (\DP|BUS[3]~15_combout )))

	.dataa(\CU|ALUS3~0_combout ),
	.datab(\DP|BUS[3]~19_combout ),
	.datac(gnd),
	.datad(\DP|BUS[3]~15_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector3~0 .lut_mask = 16'hAA88;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N2
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[3] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [3] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [3]))) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|Selector3~0_combout ))

	.dataa(\DP|ADMODULE|ALUMOD|MUX2|Selector3~0_combout ),
	.datab(gnd),
	.datac(\CU|ALUS2~0clkctrl_outclk ),
	.datad(\DP|ADMODULE|ALUMOD|MUX2|OUT [3]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [3]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[3] .lut_mask = 16'hFA0A;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y47_N11
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|BUS[2]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N16
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N17
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N10
cycloneive_lcell_comb \DP|MEMMODULE|mem~8 (
// Equation(s):
// \DP|MEMMODULE|mem~8_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [22] & ((\DP|MEMMODULE|mem~5_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [21])) # (!\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [22] & (\DP|MEMMODULE|mem_rtl_0_bypass [21]))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [21]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [22]),
	.datac(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\DP|MEMMODULE|mem~5_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~8 .lut_mask = 16'hAAE2;
defparam \DP|MEMMODULE|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N12
cycloneive_lcell_comb \DP|MEMMODULE|data_out[2] (
// Equation(s):
// \DP|MEMMODULE|data_out [2] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|data_out [2])) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|mem~8_combout )))

	.dataa(\DP|MEMMODULE|data_out [2]),
	.datab(\DP|MEMMODULE|mem~8_combout ),
	.datac(gnd),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [2]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[2] .lut_mask = 16'hAACC;
defparam \DP|MEMMODULE|data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N20
cycloneive_lcell_comb \DP|BUS[2]~10 (
// Equation(s):
// \DP|BUS[2]~10_combout  = (\CU|MEMBUS~3_combout  & (!\CU|SOFT_RESET~0_combout  & \DP|MEMMODULE|data_out [2]))

	.dataa(gnd),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(\CU|SOFT_RESET~0_combout ),
	.datad(\DP|MEMMODULE|data_out [2]),
	.cin(gnd),
	.combout(\DP|BUS[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[2]~10 .lut_mask = 16'h0C00;
defparam \DP|BUS[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N26
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector2~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector2~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[2]~14_combout ) # (\DP|BUS[2]~10_combout )))

	.dataa(\CU|ALUS3~0_combout ),
	.datab(\DP|BUS[2]~14_combout ),
	.datac(\DP|BUS[2]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector2~0 .lut_mask = 16'hA8A8;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N16
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[2] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [2] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|OUT [2])) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|Selector2~0_combout )))

	.dataa(\CU|ALUS2~0clkctrl_outclk ),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|OUT [2]),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX2|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [2]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[2] .lut_mask = 16'hDD88;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N8
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector2~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector2~0_combout  = (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & ((\DP|BUS[2]~10_combout ) # ((\DP|ADMODULE|AC_temp [2]) # (\DP|BUS[2]~14_combout )))) # (!\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & (\DP|ADMODULE|AC_temp [2] 
// & ((\DP|BUS[2]~10_combout ) # (\DP|BUS[2]~14_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.datab(\DP|BUS[2]~10_combout ),
	.datac(\DP|ADMODULE|AC_temp [2]),
	.datad(\DP|BUS[2]~14_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector2~0 .lut_mask = 16'hFAE8;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N12
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[2] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [2] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|OUT [2])) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|Selector2~0_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [2]),
	.datab(gnd),
	.datac(\DP|ADMODULE|ALUMOD|MUX3|Selector2~0_combout ),
	.datad(\CU|ALUS5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [2]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[2] .lut_mask = 16'hAAF0;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N4
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector1~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector1~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[1]~9_combout ) # (\DP|BUS[1]~5_combout )))

	.dataa(\CU|ALUS3~0_combout ),
	.datab(\DP|BUS[1]~9_combout ),
	.datac(gnd),
	.datad(\DP|BUS[1]~5_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector1~0 .lut_mask = 16'hAA88;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N24
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[1] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [1] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|OUT [1])) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|Selector1~0_combout )))

	.dataa(gnd),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|OUT [1]),
	.datac(\CU|ALUS2~0clkctrl_outclk ),
	.datad(\DP|ADMODULE|ALUMOD|MUX2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [1]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[1] .lut_mask = 16'hCFC0;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y47_N29
dffeas \DP|TRMODULE|TR_temp[0] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[0] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N18
cycloneive_lcell_comb \DP|BUS[0]~4 (
// Equation(s):
// \DP|BUS[0]~4_combout  = (\DP|BUS[0]~3_combout ) # ((\DP|TRMODULE|TR_temp [0] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\DP|TRMODULE|TR_temp [0]),
	.datab(\DP|BUS[0]~3_combout ),
	.datac(\CU|DR_BUS_H~2_combout ),
	.datad(\CU|PC_LOAD~1_combout ),
	.cin(gnd),
	.combout(\DP|BUS[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[0]~4 .lut_mask = 16'hECEE;
defparam \DP|BUS[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N0
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector0~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector0~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[0]~0_combout ) # (\DP|BUS[0]~4_combout )))

	.dataa(\CU|ALUS3~0_combout ),
	.datab(\DP|BUS[0]~0_combout ),
	.datac(gnd),
	.datad(\DP|BUS[0]~4_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector0~0 .lut_mask = 16'hAA88;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N4
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[0] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [0] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [0]))) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|Selector0~0_combout ))

	.dataa(gnd),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|Selector0~0_combout ),
	.datac(\DP|ADMODULE|ALUMOD|MUX2|OUT [0]),
	.datad(\CU|ALUS2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [0]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[0] .lut_mask = 16'hF0CC;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N10
cycloneive_lcell_comb \CU|ALUS4~0 (
// Equation(s):
// \CU|ALUS4~0_combout  = (\CONTROLSTEP|Cdecoder|Decoder0~0_combout  & (\CONTROLSTEP|Odecoder|IMOVR~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~14_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~11_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|Decoder0~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~14_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\CU|ALUS4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS4~0 .lut_mask = 16'hA080;
defparam \CU|ALUS4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N6
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~1 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout  = CARRY((!\FULL_RESET~input_o  & \CU|ALUS4~0_combout ))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CU|ALUS4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~1 .lut_mask = 16'h0044;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N8
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~2 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~2_combout  = (\DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout  & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [0] & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout  & VCC)) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [0] & 
// (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout )))) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout  & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [0] & (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout )) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [0] & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout 
// ) # (GND)))))
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~3  = CARRY((\DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout  & (!\DP|ADMODULE|ALUMOD|MUX2|OUT [0] & !\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout )) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout  & 
// ((!\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout ) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [0]))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout ),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~1_cout ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~2_combout ),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~3 ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~2 .lut_mask = 16'h9617;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N6
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector0~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector0~0_combout  = (\DP|ADMODULE|AC_temp [0] & ((\DP|BUS[0]~0_combout ) # ((\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ) # (\DP|BUS[0]~4_combout )))) # (!\DP|ADMODULE|AC_temp [0] & (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & 
// ((\DP|BUS[0]~0_combout ) # (\DP|BUS[0]~4_combout ))))

	.dataa(\DP|ADMODULE|AC_temp [0]),
	.datab(\DP|BUS[0]~0_combout ),
	.datac(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.datad(\DP|BUS[0]~4_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector0~0 .lut_mask = 16'hFAE8;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N28
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[0] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [0] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|OUT [0]))) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|Selector0~0_combout ))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|Selector0~0_combout ),
	.datab(\CU|ALUS5~0clkctrl_outclk ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|OUT [0]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [0]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[0] .lut_mask = 16'hEE22;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N28
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~4 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~4_combout  = (\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|MUX3|OUT [0]))) # (!\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~2_combout ))

	.dataa(\CU|ALUS7~1_combout ),
	.datab(gnd),
	.datac(\DP|ADMODULE|ALUMOD|ADD16b|Add0~2_combout ),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|OUT [0]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~4 .lut_mask = 16'hFA50;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y47_N29
dffeas \DP|ADMODULE|AC_temp[0] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ADMODULE|ALUMOD|ADD16b|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[0] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N30
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout  = (\CU|AR_INC~2_combout  & (\DP|ADMODULE|AC_temp [0] & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datab(\CU|ALUS1~0_combout ),
	.datac(\CU|AR_INC~2_combout ),
	.datad(\DP|ADMODULE|AC_temp [0]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0 .lut_mask = 16'hB000;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N10
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~5 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~5_combout  = ((\DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1_combout  $ (\DP|ADMODULE|ALUMOD|MUX2|OUT [1] $ (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~3 )))) # (GND)
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~6  = CARRY((\DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1_combout  & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [1]) # (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~3 ))) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1_combout  & (\DP|ADMODULE|ALUMOD|MUX2|OUT [1] & 
// !\DP|ADMODULE|ALUMOD|ADD16b|Add0~3 )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1_combout ),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~3 ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~5_combout ),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~6 ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~5 .lut_mask = 16'h698E;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N26
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector1~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector1~0_combout  = (\DP|ADMODULE|AC_temp [1] & ((\DP|BUS[1]~5_combout ) # ((\DP|BUS[1]~9_combout ) # (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout )))) # (!\DP|ADMODULE|AC_temp [1] & (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & 
// ((\DP|BUS[1]~5_combout ) # (\DP|BUS[1]~9_combout ))))

	.dataa(\DP|ADMODULE|AC_temp [1]),
	.datab(\DP|BUS[1]~5_combout ),
	.datac(\DP|BUS[1]~9_combout ),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector1~0 .lut_mask = 16'hFEA8;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N22
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[1] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [1] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|OUT [1])) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|Selector1~0_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [1]),
	.datab(gnd),
	.datac(\DP|ADMODULE|ALUMOD|MUX3|Selector1~0_combout ),
	.datad(\CU|ALUS5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [1]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[1] .lut_mask = 16'hAAF0;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N4
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~7 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~7_combout  = (\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|MUX3|OUT [1]))) # (!\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~5_combout ))

	.dataa(\CU|ALUS7~1_combout ),
	.datab(gnd),
	.datac(\DP|ADMODULE|ALUMOD|ADD16b|Add0~5_combout ),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|OUT [1]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~7 .lut_mask = 16'hFA50;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y47_N5
dffeas \DP|ADMODULE|AC_temp[1] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ADMODULE|ALUMOD|ADD16b|Add0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[1] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N24
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1_combout  = (\DP|ADMODULE|AC_temp [1] & (\CU|AR_INC~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datab(\DP|ADMODULE|AC_temp [1]),
	.datac(\CU|AR_INC~2_combout ),
	.datad(\CU|ALUS1~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1 .lut_mask = 16'h80C0;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N12
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~8 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~8_combout  = (\DP|ADMODULE|ALUMOD|MUX2|OUT [2] & ((\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout  & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~6  & VCC)) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout  & 
// (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~6 )))) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [2] & ((\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout  & (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~6 )) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~6 ) # 
// (GND)))))
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~9  = CARRY((\DP|ADMODULE|ALUMOD|MUX2|OUT [2] & (!\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout  & !\DP|ADMODULE|ALUMOD|ADD16b|Add0~6 )) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [2] & ((!\DP|ADMODULE|ALUMOD|ADD16b|Add0~6 ) # 
// (!\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX2|OUT [2]),
	.datab(\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~6 ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~8_combout ),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~9 ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~8 .lut_mask = 16'h9617;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N8
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~10 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~10_combout  = (\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|MUX3|OUT [2])) # (!\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~8_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [2]),
	.datab(\CU|ALUS7~1_combout ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|ADD16b|Add0~8_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~10 .lut_mask = 16'hBB88;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y46_N7
dffeas \DP|ADMODULE|AC_temp[2] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ADMODULE|ALUMOD|ADD16b|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[2] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N6
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout  = (\CU|AR_INC~2_combout  & (\DP|ADMODULE|AC_temp [2] & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CU|AR_INC~2_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datac(\DP|ADMODULE|AC_temp [2]),
	.datad(\CU|ALUS1~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2 .lut_mask = 16'h80A0;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N14
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~11 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~11_combout  = ((\DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3_combout  $ (\DP|ADMODULE|ALUMOD|MUX2|OUT [3] $ (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~9 )))) # (GND)
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~12  = CARRY((\DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3_combout  & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [3]) # (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~9 ))) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3_combout  & (\DP|ADMODULE|ALUMOD|MUX2|OUT [3] & 
// !\DP|ADMODULE|ALUMOD|ADD16b|Add0~9 )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3_combout ),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|OUT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~9 ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~11_combout ),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~12 ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~11 .lut_mask = 16'h698E;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N2
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~13 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~13_combout  = (\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|MUX3|OUT [3])) # (!\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~11_combout )))

	.dataa(gnd),
	.datab(\DP|ADMODULE|ALUMOD|MUX3|OUT [3]),
	.datac(\DP|ADMODULE|ALUMOD|ADD16b|Add0~11_combout ),
	.datad(\CU|ALUS7~1_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~13 .lut_mask = 16'hCCF0;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y46_N19
dffeas \DP|ADMODULE|AC_temp[3] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ADMODULE|ALUMOD|ADD16b|Add0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[3] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N28
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3_combout  = (\CU|AR_INC~2_combout  & (\DP|ADMODULE|AC_temp [3] & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CU|ALUS1~0_combout ),
	.datab(\CU|AR_INC~2_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datad(\DP|ADMODULE|AC_temp [3]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3 .lut_mask = 16'hC400;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N16
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~14 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~14_combout  = (\DP|ADMODULE|ALUMOD|MUX2|OUT [4] & ((\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout  & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~12  & VCC)) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout  & 
// (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~12 )))) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [4] & ((\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout  & (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~12 )) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~12 ) 
// # (GND)))))
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~15  = CARRY((\DP|ADMODULE|ALUMOD|MUX2|OUT [4] & (!\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout  & !\DP|ADMODULE|ALUMOD|ADD16b|Add0~12 )) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [4] & ((!\DP|ADMODULE|ALUMOD|ADD16b|Add0~12 ) # 
// (!\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX2|OUT [4]),
	.datab(\DP|ADMODULE|ALUMOD|MUX1|OUT[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~12 ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~14_combout ),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~15 ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~14 .lut_mask = 16'h9617;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N4
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector4~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector4~0_combout  = (\DP|ADMODULE|AC_temp [4] & ((\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ) # ((\DP|BUS[4]~24_combout ) # (\DP|BUS[4]~20_combout )))) # (!\DP|ADMODULE|AC_temp [4] & (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  
// & ((\DP|BUS[4]~24_combout ) # (\DP|BUS[4]~20_combout ))))

	.dataa(\DP|ADMODULE|AC_temp [4]),
	.datab(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.datac(\DP|BUS[4]~24_combout ),
	.datad(\DP|BUS[4]~20_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector4~0 .lut_mask = 16'hEEE8;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N24
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[4] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [4] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|OUT [4])) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|Selector4~0_combout )))

	.dataa(gnd),
	.datab(\DP|ADMODULE|ALUMOD|MUX3|OUT [4]),
	.datac(\DP|ADMODULE|ALUMOD|MUX3|Selector4~0_combout ),
	.datad(\CU|ALUS5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [4]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[4] .lut_mask = 16'hCCF0;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N26
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~16 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~16_combout  = (\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|MUX3|OUT [4]))) # (!\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~14_combout ))

	.dataa(\CU|ALUS7~1_combout ),
	.datab(\DP|ADMODULE|ALUMOD|ADD16b|Add0~14_combout ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|OUT [4]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~16 .lut_mask = 16'hEE44;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y47_N27
dffeas \DP|ADMODULE|AC_temp[4] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ADMODULE|ALUMOD|ADD16b|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[4] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N8
cycloneive_lcell_comb \DP|BUS[4]~22 (
// Equation(s):
// \DP|BUS[4]~22_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [4]) # ((\DP|PCMODULE|PC_temp [4] & \CONTROLSTEP|Cdecoder|T0~0_combout )))) # (!\CU|AC_BUS~0_combout  & (\DP|PCMODULE|PC_temp [4] & (\CONTROLSTEP|Cdecoder|T0~0_combout )))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\DP|PCMODULE|PC_temp [4]),
	.datac(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datad(\DP|ADMODULE|AC_temp [4]),
	.cin(gnd),
	.combout(\DP|BUS[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[4]~22 .lut_mask = 16'hEAC0;
defparam \DP|BUS[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N14
cycloneive_lcell_comb \DP|BUS[4]~23 (
// Equation(s):
// \DP|BUS[4]~23_combout  = (\DP|BUS[4]~21_combout ) # ((\DP|BUS[4]~22_combout ) # ((\CU|DR_BUS_L~0_combout  & \DP|DRMODULE|DR_TOCPU [4])))

	.dataa(\DP|BUS[4]~21_combout ),
	.datab(\DP|BUS[4]~22_combout ),
	.datac(\CU|DR_BUS_L~0_combout ),
	.datad(\DP|DRMODULE|DR_TOCPU [4]),
	.cin(gnd),
	.combout(\DP|BUS[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[4]~23 .lut_mask = 16'hFEEE;
defparam \DP|BUS[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N20
cycloneive_lcell_comb \DP|BUS[4]~24 (
// Equation(s):
// \DP|BUS[4]~24_combout  = (\DP|BUS[4]~23_combout ) # ((\DP|TRMODULE|TR_temp [4] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\DP|BUS[4]~23_combout ),
	.datab(\DP|TRMODULE|TR_temp [4]),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\CU|DR_BUS_H~2_combout ),
	.cin(gnd),
	.combout(\DP|BUS[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[4]~24 .lut_mask = 16'hEEAE;
defparam \DP|BUS[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N30
cycloneive_lcell_comb \DP|ARMODULE|Add0~14 (
// Equation(s):
// \DP|ARMODULE|Add0~14_combout  = (\CU|AR_INC~6_combout  & (((\DP|ARMODULE|Add0~12_combout )))) # (!\CU|AR_INC~6_combout  & ((\DP|BUS[4]~24_combout ) # ((\DP|BUS[4]~20_combout ))))

	.dataa(\DP|BUS[4]~24_combout ),
	.datab(\DP|ARMODULE|Add0~12_combout ),
	.datac(\DP|BUS[4]~20_combout ),
	.datad(\CU|AR_INC~6_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~14 .lut_mask = 16'hCCFA;
defparam \DP|ARMODULE|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y47_N31
dffeas \DP|ARMODULE|AR_OUT[4]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[4]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N18
cycloneive_lcell_comb \DP|MEMMODULE|mem~9 (
// Equation(s):
// \DP|MEMMODULE|mem~9_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [24] & ((\DP|MEMMODULE|mem~5_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [23])) # (!\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a3 ))))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [24] & (\DP|MEMMODULE|mem_rtl_0_bypass [23]))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [23]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [24]),
	.datac(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DP|MEMMODULE|mem~5_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~9 .lut_mask = 16'hAAE2;
defparam \DP|MEMMODULE|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N26
cycloneive_lcell_comb \DP|MEMMODULE|data_out[3] (
// Equation(s):
// \DP|MEMMODULE|data_out [3] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|data_out [3])) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|mem~9_combout )))

	.dataa(\DP|MEMMODULE|data_out [3]),
	.datab(gnd),
	.datac(\DP|MEMMODULE|mem~9_combout ),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [3]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[3] .lut_mask = 16'hAAF0;
defparam \DP|MEMMODULE|data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N14
cycloneive_lcell_comb \DP|BUS[3]~15 (
// Equation(s):
// \DP|BUS[3]~15_combout  = (\CU|MEMBUS~3_combout  & (!\CU|SOFT_RESET~0_combout  & \DP|MEMMODULE|data_out [3]))

	.dataa(gnd),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(\CU|SOFT_RESET~0_combout ),
	.datad(\DP|MEMMODULE|data_out [3]),
	.cin(gnd),
	.combout(\DP|BUS[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[3]~15 .lut_mask = 16'h0C00;
defparam \DP|BUS[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N22
cycloneive_lcell_comb \DP|ARMODULE|Add0~11 (
// Equation(s):
// \DP|ARMODULE|Add0~11_combout  = (\CU|AR_INC~6_combout  & (((\DP|ARMODULE|Add0~9_combout )))) # (!\CU|AR_INC~6_combout  & ((\DP|BUS[3]~15_combout ) # ((\DP|BUS[3]~19_combout ))))

	.dataa(\DP|BUS[3]~15_combout ),
	.datab(\DP|BUS[3]~19_combout ),
	.datac(\CU|AR_INC~6_combout ),
	.datad(\DP|ARMODULE|Add0~9_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~11 .lut_mask = 16'hFE0E;
defparam \DP|ARMODULE|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y47_N23
dffeas \DP|ARMODULE|AR_OUT[3]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[3]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N24
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y47_N25
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N10
cycloneive_lcell_comb \DP|MEMMODULE|mem~6 (
// Equation(s):
// \DP|MEMMODULE|mem~6_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [18] & ((\DP|MEMMODULE|mem~5_combout  & (!\DP|MEMMODULE|mem_rtl_0_bypass [17])) # (!\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [18] & (!\DP|MEMMODULE|mem_rtl_0_bypass [17]))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [17]),
	.datab(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [18]),
	.datad(\DP|MEMMODULE|mem~5_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~6 .lut_mask = 16'h55C5;
defparam \DP|MEMMODULE|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N8
cycloneive_lcell_comb \DP|MEMMODULE|data_out[0] (
// Equation(s):
// \DP|MEMMODULE|data_out [0] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|data_out [0]))) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|mem~6_combout ))

	.dataa(gnd),
	.datab(\DP|MEMMODULE|mem~6_combout ),
	.datac(\DP|MEMMODULE|data_out [0]),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [0]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[0] .lut_mask = 16'hF0CC;
defparam \DP|MEMMODULE|data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N16
cycloneive_lcell_comb \DP|BUS[0]~0 (
// Equation(s):
// \DP|BUS[0]~0_combout  = (!\CU|SOFT_RESET~0_combout  & (\CU|MEMBUS~3_combout  & \DP|MEMMODULE|data_out [0]))

	.dataa(\CU|SOFT_RESET~0_combout ),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(gnd),
	.datad(\DP|MEMMODULE|data_out [0]),
	.cin(gnd),
	.combout(\DP|BUS[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[0]~0 .lut_mask = 16'h4400;
defparam \DP|BUS[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N0
cycloneive_lcell_comb \DP|PCMODULE|Add0~0 (
// Equation(s):
// \DP|PCMODULE|Add0~0_combout  = \DP|PCMODULE|PC_temp [0] $ (VCC)
// \DP|PCMODULE|Add0~1  = CARRY(\DP|PCMODULE|PC_temp [0])

	.dataa(\DP|PCMODULE|PC_temp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~0_combout ),
	.cout(\DP|PCMODULE|Add0~1 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~0 .lut_mask = 16'h55AA;
defparam \DP|PCMODULE|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N0
cycloneive_lcell_comb \DP|PCMODULE|Add0~2 (
// Equation(s):
// \DP|PCMODULE|Add0~2_combout  = (\DP|PCMODULE|Add0~0_combout  & (\CU|PC_LOAD~1_combout  & !\FULL_RESET~input_o ))

	.dataa(gnd),
	.datab(\DP|PCMODULE|Add0~0_combout ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~2 .lut_mask = 16'h00C0;
defparam \DP|PCMODULE|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N12
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~0 (
// Equation(s):
// \DP|PCMODULE|PC_temp~0_combout  = (\DP|PCMODULE|Add0~2_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[0]~0_combout ) # (\DP|BUS[0]~4_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[0]~0_combout ),
	.datac(\DP|PCMODULE|Add0~2_combout ),
	.datad(\DP|BUS[0]~4_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~0 .lut_mask = 16'hF5F4;
defparam \DP|PCMODULE|PC_temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y48_N13
dffeas \DP|PCMODULE|PC_temp[0] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[0] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N2
cycloneive_lcell_comb \DP|PCMODULE|Add0~3 (
// Equation(s):
// \DP|PCMODULE|Add0~3_combout  = (\DP|PCMODULE|PC_temp [1] & (!\DP|PCMODULE|Add0~1 )) # (!\DP|PCMODULE|PC_temp [1] & ((\DP|PCMODULE|Add0~1 ) # (GND)))
// \DP|PCMODULE|Add0~4  = CARRY((!\DP|PCMODULE|Add0~1 ) # (!\DP|PCMODULE|PC_temp [1]))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~1 ),
	.combout(\DP|PCMODULE|Add0~3_combout ),
	.cout(\DP|PCMODULE|Add0~4 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~3 .lut_mask = 16'h3C3F;
defparam \DP|PCMODULE|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N16
cycloneive_lcell_comb \DP|PCMODULE|Add0~5 (
// Equation(s):
// \DP|PCMODULE|Add0~5_combout  = (\DP|PCMODULE|Add0~3_combout  & (\CU|PC_LOAD~1_combout  & !\FULL_RESET~input_o ))

	.dataa(\DP|PCMODULE|Add0~3_combout ),
	.datab(gnd),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~5 .lut_mask = 16'h00A0;
defparam \DP|PCMODULE|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N26
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~2 (
// Equation(s):
// \DP|PCMODULE|PC_temp~2_combout  = (\DP|PCMODULE|Add0~5_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[1]~9_combout ) # (\DP|BUS[1]~5_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[1]~9_combout ),
	.datac(\DP|PCMODULE|Add0~5_combout ),
	.datad(\DP|BUS[1]~5_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~2 .lut_mask = 16'hF5F4;
defparam \DP|PCMODULE|PC_temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y48_N27
dffeas \DP|PCMODULE|PC_temp[1] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[1] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N2
cycloneive_lcell_comb \DP|PCMODULE|Add0~8 (
// Equation(s):
// \DP|PCMODULE|Add0~8_combout  = (\CU|PC_LOAD~1_combout  & (\DP|PCMODULE|Add0~6_combout  & !\FULL_RESET~input_o ))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(gnd),
	.datac(\DP|PCMODULE|Add0~6_combout ),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~8 .lut_mask = 16'h00A0;
defparam \DP|PCMODULE|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N16
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~3 (
// Equation(s):
// \DP|PCMODULE|PC_temp~3_combout  = (\DP|PCMODULE|Add0~8_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[2]~14_combout ) # (\DP|BUS[2]~10_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[2]~14_combout ),
	.datac(\DP|PCMODULE|Add0~8_combout ),
	.datad(\DP|BUS[2]~10_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~3 .lut_mask = 16'hF5F4;
defparam \DP|PCMODULE|PC_temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y45_N17
dffeas \DP|PCMODULE|PC_temp[2] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[2] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N20
cycloneive_lcell_comb \DP|BUS[2]~12 (
// Equation(s):
// \DP|BUS[2]~12_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [2]) # ((\DP|PCMODULE|PC_temp [2] & \CONTROLSTEP|Cdecoder|T0~0_combout )))) # (!\CU|AC_BUS~0_combout  & (\DP|PCMODULE|PC_temp [2] & (\CONTROLSTEP|Cdecoder|T0~0_combout )))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\DP|PCMODULE|PC_temp [2]),
	.datac(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datad(\DP|ADMODULE|AC_temp [2]),
	.cin(gnd),
	.combout(\DP|BUS[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[2]~12 .lut_mask = 16'hEAC0;
defparam \DP|BUS[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y47_N7
dffeas \DP|RMODULE|R_temp[2] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[2] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N6
cycloneive_lcell_comb \DP|BUS[2]~11 (
// Equation(s):
// \DP|BUS[2]~11_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & (\DP|RMODULE|R_temp [2] & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datab(\CU|R_BUS~1_combout ),
	.datac(\DP|RMODULE|R_temp [2]),
	.datad(\CU|R_BUS~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[2]~11 .lut_mask = 16'h80A0;
defparam \DP|BUS[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N10
cycloneive_lcell_comb \DP|BUS[2]~13 (
// Equation(s):
// \DP|BUS[2]~13_combout  = (\DP|BUS[2]~12_combout ) # ((\DP|BUS[2]~11_combout ) # ((\CU|DR_BUS_L~0_combout  & \DP|DRMODULE|DR_TOCPU [2])))

	.dataa(\DP|BUS[2]~12_combout ),
	.datab(\CU|DR_BUS_L~0_combout ),
	.datac(\DP|BUS[2]~11_combout ),
	.datad(\DP|DRMODULE|DR_TOCPU [2]),
	.cin(gnd),
	.combout(\DP|BUS[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[2]~13 .lut_mask = 16'hFEFA;
defparam \DP|BUS[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N8
cycloneive_lcell_comb \DP|BUS[2]~14 (
// Equation(s):
// \DP|BUS[2]~14_combout  = (\DP|BUS[2]~13_combout ) # ((\DP|TRMODULE|TR_temp [2] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\DP|BUS[2]~13_combout ),
	.datab(\DP|TRMODULE|TR_temp [2]),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\CU|DR_BUS_H~2_combout ),
	.cin(gnd),
	.combout(\DP|BUS[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[2]~14 .lut_mask = 16'hEEAE;
defparam \DP|BUS[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N14
cycloneive_lcell_comb \DP|ARMODULE|Add0~8 (
// Equation(s):
// \DP|ARMODULE|Add0~8_combout  = (\CU|AR_INC~6_combout  & (((\DP|ARMODULE|Add0~6_combout )))) # (!\CU|AR_INC~6_combout  & ((\DP|BUS[2]~14_combout ) # ((\DP|BUS[2]~10_combout ))))

	.dataa(\DP|BUS[2]~14_combout ),
	.datab(\DP|BUS[2]~10_combout ),
	.datac(\DP|ARMODULE|Add0~6_combout ),
	.datad(\CU|AR_INC~6_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~8 .lut_mask = 16'hF0EE;
defparam \DP|ARMODULE|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y47_N15
dffeas \DP|ARMODULE|AR_OUT[2]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[2]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N26
cycloneive_lcell_comb \DP|MEMMODULE|mem~7 (
// Equation(s):
// \DP|MEMMODULE|mem~7_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [20] & ((\DP|MEMMODULE|mem~5_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [19])) # (!\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a1 ))))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [20] & (\DP|MEMMODULE|mem_rtl_0_bypass [19]))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [20]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [19]),
	.datac(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\DP|MEMMODULE|mem~5_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~7 .lut_mask = 16'hCCE4;
defparam \DP|MEMMODULE|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N22
cycloneive_lcell_comb \DP|MEMMODULE|data_out[1] (
// Equation(s):
// \DP|MEMMODULE|data_out [1] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|data_out [1]))) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|mem~7_combout ))

	.dataa(gnd),
	.datab(\DP|MEMMODULE|mem~7_combout ),
	.datac(\DP|MEMMODULE|data_out [1]),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [1]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[1] .lut_mask = 16'hF0CC;
defparam \DP|MEMMODULE|data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N14
cycloneive_lcell_comb \DP|BUS[1]~5 (
// Equation(s):
// \DP|BUS[1]~5_combout  = (\CU|MEMBUS~3_combout  & (!\CU|SOFT_RESET~0_combout  & \DP|MEMMODULE|data_out [1]))

	.dataa(gnd),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(\CU|SOFT_RESET~0_combout ),
	.datad(\DP|MEMMODULE|data_out [1]),
	.cin(gnd),
	.combout(\DP|BUS[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[1]~5 .lut_mask = 16'h0C00;
defparam \DP|BUS[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N22
cycloneive_lcell_comb \DP|ARMODULE|Add0~5 (
// Equation(s):
// \DP|ARMODULE|Add0~5_combout  = (\CU|AR_INC~6_combout  & (((\DP|ARMODULE|Add0~3_combout )))) # (!\CU|AR_INC~6_combout  & ((\DP|BUS[1]~5_combout ) # ((\DP|BUS[1]~9_combout ))))

	.dataa(\DP|BUS[1]~5_combout ),
	.datab(\DP|BUS[1]~9_combout ),
	.datac(\DP|ARMODULE|Add0~3_combout ),
	.datad(\CU|AR_INC~6_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~5 .lut_mask = 16'hF0EE;
defparam \DP|ARMODULE|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y47_N23
dffeas \DP|ARMODULE|AR_OUT[1]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[1]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N2
cycloneive_lcell_comb \DP|MEMMODULE|mem~11 (
// Equation(s):
// \DP|MEMMODULE|mem~11_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [28] & ((\DP|MEMMODULE|mem~5_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [27])) # (!\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a5 ))))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [28] & (\DP|MEMMODULE|mem_rtl_0_bypass [27]))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [28]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [27]),
	.datac(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\DP|MEMMODULE|mem~5_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~11 .lut_mask = 16'hCCE4;
defparam \DP|MEMMODULE|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N8
cycloneive_lcell_comb \DP|MEMMODULE|data_out[5] (
// Equation(s):
// \DP|MEMMODULE|data_out [5] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|data_out [5])) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|mem~11_combout )))

	.dataa(gnd),
	.datab(\DP|MEMMODULE|data_out [5]),
	.datac(\DP|MEMMODULE|mem~11_combout ),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [5]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[5] .lut_mask = 16'hCCF0;
defparam \DP|MEMMODULE|data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N28
cycloneive_lcell_comb \DP|BUS[5]~25 (
// Equation(s):
// \DP|BUS[5]~25_combout  = (!\CU|SOFT_RESET~0_combout  & (\DP|MEMMODULE|data_out [5] & \CU|MEMBUS~3_combout ))

	.dataa(\CU|SOFT_RESET~0_combout ),
	.datab(\DP|MEMMODULE|data_out [5]),
	.datac(gnd),
	.datad(\CU|MEMBUS~3_combout ),
	.cin(gnd),
	.combout(\DP|BUS[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[5]~25 .lut_mask = 16'h4400;
defparam \DP|BUS[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N10
cycloneive_lcell_comb \DP|PCMODULE|Add0~15 (
// Equation(s):
// \DP|PCMODULE|Add0~15_combout  = (\DP|PCMODULE|PC_temp [5] & (!\DP|PCMODULE|Add0~13 )) # (!\DP|PCMODULE|PC_temp [5] & ((\DP|PCMODULE|Add0~13 ) # (GND)))
// \DP|PCMODULE|Add0~16  = CARRY((!\DP|PCMODULE|Add0~13 ) # (!\DP|PCMODULE|PC_temp [5]))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~13 ),
	.combout(\DP|PCMODULE|Add0~15_combout ),
	.cout(\DP|PCMODULE|Add0~16 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~15 .lut_mask = 16'h3C3F;
defparam \DP|PCMODULE|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N18
cycloneive_lcell_comb \DP|PCMODULE|Add0~17 (
// Equation(s):
// \DP|PCMODULE|Add0~17_combout  = (\DP|PCMODULE|Add0~15_combout  & (\CU|PC_LOAD~1_combout  & !\FULL_RESET~input_o ))

	.dataa(gnd),
	.datab(\DP|PCMODULE|Add0~15_combout ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~17 .lut_mask = 16'h00C0;
defparam \DP|PCMODULE|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N8
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~6 (
// Equation(s):
// \DP|PCMODULE|PC_temp~6_combout  = (\DP|PCMODULE|Add0~17_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[5]~25_combout ) # (\DP|BUS[5]~29_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[5]~25_combout ),
	.datac(\DP|PCMODULE|Add0~17_combout ),
	.datad(\DP|BUS[5]~29_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~6 .lut_mask = 16'hF5F4;
defparam \DP|PCMODULE|PC_temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y48_N9
dffeas \DP|PCMODULE|PC_temp[5] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[5] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y48_N20
cycloneive_lcell_comb \DP|PCMODULE|Add0~20 (
// Equation(s):
// \DP|PCMODULE|Add0~20_combout  = (!\FULL_RESET~input_o  & (\CU|PC_LOAD~1_combout  & \DP|PCMODULE|Add0~18_combout ))

	.dataa(\FULL_RESET~input_o ),
	.datab(gnd),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|PCMODULE|Add0~18_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~20 .lut_mask = 16'h5000;
defparam \DP|PCMODULE|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N22
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~7 (
// Equation(s):
// \DP|PCMODULE|PC_temp~7_combout  = (\DP|PCMODULE|Add0~20_combout ) # ((!\CU|PC_LOAD~1_combout  & ((\DP|BUS[6]~34_combout ) # (\DP|BUS[6]~30_combout ))))

	.dataa(\DP|PCMODULE|Add0~20_combout ),
	.datab(\CU|PC_LOAD~1_combout ),
	.datac(\DP|BUS[6]~34_combout ),
	.datad(\DP|BUS[6]~30_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~7 .lut_mask = 16'hBBBA;
defparam \DP|PCMODULE|PC_temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y48_N23
dffeas \DP|PCMODULE|PC_temp[6] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[6] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N25
dffeas \DP|ADMODULE|AC_temp[6] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[6] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N4
cycloneive_lcell_comb \DP|BUS[6]~32 (
// Equation(s):
// \DP|BUS[6]~32_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [6]) # ((\DP|PCMODULE|PC_temp [6] & \CONTROLSTEP|Cdecoder|T0~0_combout )))) # (!\CU|AC_BUS~0_combout  & (\DP|PCMODULE|PC_temp [6] & (\CONTROLSTEP|Cdecoder|T0~0_combout )))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\DP|PCMODULE|PC_temp [6]),
	.datac(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datad(\DP|ADMODULE|AC_temp [6]),
	.cin(gnd),
	.combout(\DP|BUS[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[6]~32 .lut_mask = 16'hEAC0;
defparam \DP|BUS[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N12
cycloneive_lcell_comb \DP|BUS[6]~33 (
// Equation(s):
// \DP|BUS[6]~33_combout  = (\DP|BUS[6]~31_combout ) # ((\DP|BUS[6]~32_combout ) # ((\DP|DRMODULE|DR_TOCPU [6] & \CU|DR_BUS_L~0_combout )))

	.dataa(\DP|BUS[6]~31_combout ),
	.datab(\DP|DRMODULE|DR_TOCPU [6]),
	.datac(\CU|DR_BUS_L~0_combout ),
	.datad(\DP|BUS[6]~32_combout ),
	.cin(gnd),
	.combout(\DP|BUS[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[6]~33 .lut_mask = 16'hFFEA;
defparam \DP|BUS[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N22
cycloneive_lcell_comb \DP|BUS[6]~34 (
// Equation(s):
// \DP|BUS[6]~34_combout  = (\DP|BUS[6]~33_combout ) # ((\DP|TRMODULE|TR_temp [6] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|TRMODULE|TR_temp [6]),
	.datac(\DP|BUS[6]~33_combout ),
	.datad(\CU|DR_BUS_H~2_combout ),
	.cin(gnd),
	.combout(\DP|BUS[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[6]~34 .lut_mask = 16'hFCF4;
defparam \DP|BUS[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N4
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector6~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector6~0_combout  = (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & ((\DP|BUS[6]~30_combout ) # ((\DP|BUS[6]~34_combout ) # (\DP|ADMODULE|AC_temp [6])))) # (!\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  & (\DP|ADMODULE|AC_temp [6] 
// & ((\DP|BUS[6]~30_combout ) # (\DP|BUS[6]~34_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.datab(\DP|BUS[6]~30_combout ),
	.datac(\DP|BUS[6]~34_combout ),
	.datad(\DP|ADMODULE|AC_temp [6]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector6~0 .lut_mask = 16'hFEA8;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N26
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[6] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [6] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|OUT [6])) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|Selector6~0_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [6]),
	.datab(gnd),
	.datac(\CU|ALUS5~0clkctrl_outclk ),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [6]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[6] .lut_mask = 16'hAFA0;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N10
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector6~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector6~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[6]~30_combout ) # (\DP|BUS[6]~34_combout )))

	.dataa(gnd),
	.datab(\CU|ALUS3~0_combout ),
	.datac(\DP|BUS[6]~30_combout ),
	.datad(\DP|BUS[6]~34_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector6~0 .lut_mask = 16'hCCC0;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N20
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[6] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [6] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [6]))) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|Selector6~0_combout ))

	.dataa(\DP|ADMODULE|ALUMOD|MUX2|Selector6~0_combout ),
	.datab(gnd),
	.datac(\CU|ALUS2~0clkctrl_outclk ),
	.datad(\DP|ADMODULE|ALUMOD|MUX2|OUT [6]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [6]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[6] .lut_mask = 16'hFA0A;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N24
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout  = (\DP|ADMODULE|AC_temp [6] & (\CU|AR_INC~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CU|ALUS1~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datac(\DP|ADMODULE|AC_temp [6]),
	.datad(\CU|AR_INC~2_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6 .lut_mask = 16'hD000;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N22
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector5~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector5~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[5]~29_combout ) # (\DP|BUS[5]~25_combout )))

	.dataa(\DP|BUS[5]~29_combout ),
	.datab(\DP|BUS[5]~25_combout ),
	.datac(gnd),
	.datad(\CU|ALUS3~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector5~0 .lut_mask = 16'hEE00;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N20
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[5] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [5] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [5]))) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|Selector5~0_combout ))

	.dataa(\DP|ADMODULE|ALUMOD|MUX2|Selector5~0_combout ),
	.datab(\CU|ALUS2~0clkctrl_outclk ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX2|OUT [5]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [5]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[5] .lut_mask = 16'hEE22;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N18
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~17 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~17_combout  = ((\DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5_combout  $ (\DP|ADMODULE|ALUMOD|MUX2|OUT [5] $ (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~15 )))) # (GND)
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~18  = CARRY((\DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5_combout  & ((\DP|ADMODULE|ALUMOD|MUX2|OUT [5]) # (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~15 ))) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5_combout  & (\DP|ADMODULE|ALUMOD|MUX2|OUT [5] & 
// !\DP|ADMODULE|ALUMOD|ADD16b|Add0~15 )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5_combout ),
	.datab(\DP|ADMODULE|ALUMOD|MUX2|OUT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~15 ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~17_combout ),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~18 ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~17 .lut_mask = 16'h698E;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N18
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~25 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~25_combout  = (\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|MUX3|OUT [5]))) # (!\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~17_combout ))

	.dataa(\CU|ALUS7~1_combout ),
	.datab(\DP|ADMODULE|ALUMOD|ADD16b|Add0~17_combout ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|OUT [5]),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~25 .lut_mask = 16'hEE44;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y46_N3
dffeas \DP|ADMODULE|AC_temp[5] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ADMODULE|ALUMOD|ADD16b|Add0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[5] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N2
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5_combout  = (\DP|ADMODULE|AC_temp [5] & (\CU|AR_INC~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CU|ALUS1~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datac(\DP|ADMODULE|AC_temp [5]),
	.datad(\CU|AR_INC~2_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5 .lut_mask = 16'hD000;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N20
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~19 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~19_combout  = (\DP|ADMODULE|ALUMOD|MUX2|OUT [6] & ((\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout  & (\DP|ADMODULE|ALUMOD|ADD16b|Add0~18  & VCC)) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout  & 
// (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~18 )))) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [6] & ((\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout  & (!\DP|ADMODULE|ALUMOD|ADD16b|Add0~18 )) # (!\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~18 ) 
// # (GND)))))
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~20  = CARRY((\DP|ADMODULE|ALUMOD|MUX2|OUT [6] & (!\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout  & !\DP|ADMODULE|ALUMOD|ADD16b|Add0~18 )) # (!\DP|ADMODULE|ALUMOD|MUX2|OUT [6] & ((!\DP|ADMODULE|ALUMOD|ADD16b|Add0~18 ) # 
// (!\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX2|OUT [6]),
	.datab(\DP|ADMODULE|ALUMOD|MUX1|OUT[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~18 ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~19_combout ),
	.cout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~20 ));
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~19 .lut_mask = 16'h9617;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N22
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~21 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout  = (\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|MUX3|OUT [6])) # (!\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~19_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [6]),
	.datab(\CU|ALUS7~1_combout ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|ADD16b|Add0~19_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~21 .lut_mask = 16'hBB88;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N4
cycloneive_lcell_comb \DP|ADMODULE|ZCHECK|WideNor0~0 (
// Equation(s):
// \DP|ADMODULE|ZCHECK|WideNor0~0_combout  = (\DP|ADMODULE|ALUMOD|ADD16b|Add0~7_combout ) # ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~4_combout ) # ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~10_combout ) # (\DP|ADMODULE|ALUMOD|ADD16b|Add0~13_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|ADD16b|Add0~7_combout ),
	.datab(\DP|ADMODULE|ALUMOD|ADD16b|Add0~4_combout ),
	.datac(\DP|ADMODULE|ALUMOD|ADD16b|Add0~10_combout ),
	.datad(\DP|ADMODULE|ALUMOD|ADD16b|Add0~13_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ZCHECK|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ZCHECK|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \DP|ADMODULE|ZCHECK|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N10
cycloneive_lcell_comb \DP|ADMODULE|ZCHECK|WideNor0~2 (
// Equation(s):
// \DP|ADMODULE|ZCHECK|WideNor0~2_combout  = (\DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout ) # ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ) # ((\DP|ADMODULE|ZCHECK|WideNor0~0_combout ) # (\DP|ADMODULE|ZCHECK|WideNor0~1_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout ),
	.datab(\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ),
	.datac(\DP|ADMODULE|ZCHECK|WideNor0~0_combout ),
	.datad(\DP|ADMODULE|ZCHECK|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ZCHECK|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ZCHECK|WideNor0~2 .lut_mask = 16'hFFFE;
defparam \DP|ADMODULE|ZCHECK|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N24
cycloneive_lcell_comb \CU|PC_LOAD~0 (
// Equation(s):
// \CU|PC_LOAD~0_combout  = (\CONTROLSTEP|Odecoder|Decoder0~2_combout ) # ((\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & (\CONTROLSTEP|Odecoder|Decoder0~12_combout )) # (!\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~13_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~12_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~13_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~2_combout ),
	.datad(\DP|ADMODULE|ZCHECK|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CU|PC_LOAD~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC_LOAD~0 .lut_mask = 16'hFAFC;
defparam \CU|PC_LOAD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N18
cycloneive_lcell_comb \CU|PC_LOAD~1 (
// Equation(s):
// \CU|PC_LOAD~1_combout  = (((\DP|IRMODULE|IR [7]) # (!\CU|PC_LOAD~0_combout )) # (!\CONTROLSTEP|Odecoder|IMOVR~0_combout )) # (!\CONTROLSTEP|Cdecoder|T5~0_combout )

	.dataa(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datac(\DP|IRMODULE|IR [7]),
	.datad(\CU|PC_LOAD~0_combout ),
	.cin(gnd),
	.combout(\CU|PC_LOAD~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC_LOAD~1 .lut_mask = 16'hF7FF;
defparam \CU|PC_LOAD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N12
cycloneive_lcell_comb \DP|BUS[5]~27 (
// Equation(s):
// \DP|BUS[5]~27_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [5]) # ((\CONTROLSTEP|Cdecoder|T0~0_combout  & \DP|PCMODULE|PC_temp [5])))) # (!\CU|AC_BUS~0_combout  & (((\CONTROLSTEP|Cdecoder|T0~0_combout  & \DP|PCMODULE|PC_temp [5]))))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\DP|ADMODULE|AC_temp [5]),
	.datac(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datad(\DP|PCMODULE|PC_temp [5]),
	.cin(gnd),
	.combout(\DP|BUS[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[5]~27 .lut_mask = 16'hF888;
defparam \DP|BUS[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y48_N27
dffeas \DP|RMODULE|R_temp[5] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[5]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[5] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N26
cycloneive_lcell_comb \DP|BUS[5]~26 (
// Equation(s):
// \DP|BUS[5]~26_combout  = (\DP|RMODULE|R_temp [5] & (\CONTROLSTEP|Cdecoder|T3~0_combout  & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CU|R_BUS~1_combout ),
	.datab(\CU|R_BUS~0_combout ),
	.datac(\DP|RMODULE|R_temp [5]),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[5]~26 .lut_mask = 16'hB000;
defparam \DP|BUS[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N26
cycloneive_lcell_comb \DP|BUS[5]~28 (
// Equation(s):
// \DP|BUS[5]~28_combout  = (\DP|BUS[5]~27_combout ) # ((\DP|BUS[5]~26_combout ) # ((\CU|DR_BUS_L~0_combout  & \DP|DRMODULE|DR_TOCPU [5])))

	.dataa(\DP|BUS[5]~27_combout ),
	.datab(\DP|BUS[5]~26_combout ),
	.datac(\CU|DR_BUS_L~0_combout ),
	.datad(\DP|DRMODULE|DR_TOCPU [5]),
	.cin(gnd),
	.combout(\DP|BUS[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[5]~28 .lut_mask = 16'hFEEE;
defparam \DP|BUS[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y47_N7
dffeas \DP|TRMODULE|TR_temp[5] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[5] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N6
cycloneive_lcell_comb \DP|BUS[5]~29 (
// Equation(s):
// \DP|BUS[5]~29_combout  = (\DP|BUS[5]~28_combout ) # ((\DP|TRMODULE|TR_temp [5] & ((\CU|DR_BUS_H~2_combout ) # (!\CU|PC_LOAD~1_combout ))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\DP|BUS[5]~28_combout ),
	.datac(\DP|TRMODULE|TR_temp [5]),
	.datad(\CU|DR_BUS_H~2_combout ),
	.cin(gnd),
	.combout(\DP|BUS[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[5]~29 .lut_mask = 16'hFCDC;
defparam \DP|BUS[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N8
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector5~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector5~0_combout  = (\DP|ADMODULE|AC_temp [5] & ((\DP|BUS[5]~29_combout ) # ((\DP|BUS[5]~25_combout ) # (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout )))) # (!\DP|ADMODULE|AC_temp [5] & (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  
// & ((\DP|BUS[5]~29_combout ) # (\DP|BUS[5]~25_combout ))))

	.dataa(\DP|BUS[5]~29_combout ),
	.datab(\DP|BUS[5]~25_combout ),
	.datac(\DP|ADMODULE|AC_temp [5]),
	.datad(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector5~0 .lut_mask = 16'hFEE0;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N10
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[5] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [5] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|OUT [5])) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|Selector5~0_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [5]),
	.datab(\DP|ADMODULE|ALUMOD|MUX3|Selector5~0_combout ),
	.datac(gnd),
	.datad(\CU|ALUS5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [5]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[5] .lut_mask = 16'hAACC;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N2
cycloneive_lcell_comb \DP|ADMODULE|ZCHECK|WideNor0~1 (
// Equation(s):
// \DP|ADMODULE|ZCHECK|WideNor0~1_combout  = (\DP|ADMODULE|ALUMOD|ADD16b|Add0~16_combout ) # ((\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|MUX3|OUT [5])) # (!\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~17_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [5]),
	.datab(\DP|ADMODULE|ALUMOD|ADD16b|Add0~17_combout ),
	.datac(\DP|ADMODULE|ALUMOD|ADD16b|Add0~16_combout ),
	.datad(\CU|ALUS7~1_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ZCHECK|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ZCHECK|WideNor0~1 .lut_mask = 16'hFAFC;
defparam \DP|ADMODULE|ZCHECK|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N10
cycloneive_lcell_comb \CU|MEMBUS~0 (
// Equation(s):
// \CU|MEMBUS~0_combout  = (\CU|PC_INC~0_combout  & (\CONTROLSTEP|Odecoder|IMOVR~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~0_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~13_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~13_combout ),
	.datac(\CU|PC_INC~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.cin(gnd),
	.combout(\CU|MEMBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|MEMBUS~0 .lut_mask = 16'hE000;
defparam \CU|MEMBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N8
cycloneive_lcell_comb \CU|MEMBUS~1 (
// Equation(s):
// \CU|MEMBUS~1_combout  = ((\CU|MEMBUS~0_combout ) # ((\CU|DR_LOAD~2_combout  & \CONTROLSTEP|Odecoder|ILDAC~0_combout ))) # (!\CU|DR_LOAD~0_combout )

	.dataa(\CU|DR_LOAD~0_combout ),
	.datab(\CU|DR_LOAD~2_combout ),
	.datac(\CU|MEMBUS~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.cin(gnd),
	.combout(\CU|MEMBUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|MEMBUS~1 .lut_mask = 16'hFDF5;
defparam \CU|MEMBUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N14
cycloneive_lcell_comb \CU|MEMBUS~2 (
// Equation(s):
// \CU|MEMBUS~2_combout  = (\CU|MEMBUS~1_combout ) # ((\CU|PC_INC~3_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout ) # (\DP|ADMODULE|ZCHECK|WideNor0~0_combout ))))

	.dataa(\CU|PC_INC~3_combout ),
	.datab(\CU|MEMBUS~1_combout ),
	.datac(\DP|ADMODULE|ALUMOD|ADD16b|Add0~21_combout ),
	.datad(\DP|ADMODULE|ZCHECK|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\CU|MEMBUS~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|MEMBUS~2 .lut_mask = 16'hEEEC;
defparam \CU|MEMBUS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N24
cycloneive_lcell_comb \CU|MEMBUS~3 (
// Equation(s):
// \CU|MEMBUS~3_combout  = (\CU|MEMBUS~2_combout ) # ((\CU|PC_INC~3_combout  & ((\DP|ADMODULE|ZCHECK|WideNor0~1_combout ) # (\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ))))

	.dataa(\CU|PC_INC~3_combout ),
	.datab(\DP|ADMODULE|ZCHECK|WideNor0~1_combout ),
	.datac(\CU|MEMBUS~2_combout ),
	.datad(\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ),
	.cin(gnd),
	.combout(\CU|MEMBUS~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|MEMBUS~3 .lut_mask = 16'hFAF8;
defparam \CU|MEMBUS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N2
cycloneive_lcell_comb \DP|BUS[5]~45 (
// Equation(s):
// \DP|BUS[5]~45_combout  = (\DP|BUS[5]~29_combout ) # ((!\CU|SOFT_RESET~0_combout  & (\CU|MEMBUS~3_combout  & \DP|MEMMODULE|data_out [5])))

	.dataa(\CU|SOFT_RESET~0_combout ),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(\DP|MEMMODULE|data_out [5]),
	.datad(\DP|BUS[5]~29_combout ),
	.cin(gnd),
	.combout(\DP|BUS[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[5]~45 .lut_mask = 16'hFF40;
defparam \DP|BUS[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y47_N9
dffeas \DP|DRMODULE|DR_TOCPU[5] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[5]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[5] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N20
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T2~0 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T2~0_combout  = (!\FULL_RESET~input_o  & (!\CONTROLSTEP|Ccounter|COUNT [0] & (\CONTROLSTEP|Ccounter|COUNT [1] & !\CONTROLSTEP|Ccounter|COUNT [2])))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datad(\CONTROLSTEP|Ccounter|COUNT [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T2~0 .lut_mask = 16'h0010;
defparam \CONTROLSTEP|Cdecoder|T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y46_N9
dffeas \DP|IRMODULE|IR[5] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[5] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N31
dffeas \DP|IRMODULE|IR[4] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[4] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N4
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IMOVR~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IMOVR~0_combout  = (!\DP|IRMODULE|IR [6] & (!\DP|IRMODULE|IR [5] & (!\DP|IRMODULE|IR [4] & !\FULL_RESET~input_o )))

	.dataa(\DP|IRMODULE|IR [6]),
	.datab(\DP|IRMODULE|IR [5]),
	.datac(\DP|IRMODULE|IR [4]),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IMOVR~0 .lut_mask = 16'h0001;
defparam \CONTROLSTEP|Odecoder|IMOVR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N14
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|ILDAC~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|ILDAC~0_combout  = (\CONTROLSTEP|Odecoder|Decoder0~1_combout  & (!\DP|IRMODULE|IR [7] & \CONTROLSTEP|Odecoder|IMOVR~0_combout ))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\DP|IRMODULE|IR [7]),
	.datad(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|ILDAC~0 .lut_mask = 16'h0A00;
defparam \CONTROLSTEP|Odecoder|ILDAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N16
cycloneive_lcell_comb \CU|TR_LOAD~0 (
// Equation(s):
// \CU|TR_LOAD~0_combout  = (\CONTROLSTEP|Odecoder|ILDAC~0_combout ) # ((\CONTROLSTEP|Odecoder|ISTAC~0_combout ) # ((\CONTROLSTEP|Odecoder|IJUMP~0_combout ) # (\CU|AR_INC~5_combout )))

	.dataa(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IJUMP~0_combout ),
	.datad(\CU|AR_INC~5_combout ),
	.cin(gnd),
	.combout(\CU|TR_LOAD~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|TR_LOAD~0 .lut_mask = 16'hFFFE;
defparam \CU|TR_LOAD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N2
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IJMPZ~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IJMPZ~0_combout  = (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & (!\DP|IRMODULE|IR [7] & \CONTROLSTEP|Odecoder|Decoder0~13_combout ))

	.dataa(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datab(gnd),
	.datac(\DP|IRMODULE|IR [7]),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IJMPZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IJMPZ~0 .lut_mask = 16'h0A00;
defparam \CONTROLSTEP|Odecoder|IJMPZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N26
cycloneive_lcell_comb \CU|TR_LOAD~1 (
// Equation(s):
// \CU|TR_LOAD~1_combout  = (\CONTROLSTEP|Cdecoder|T4~0_combout  & ((\CU|TR_LOAD~0_combout ) # ((\CONTROLSTEP|Odecoder|IJMPZ~0_combout  & !\DP|ADMODULE|ZCHECK|WideNor0~2_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T4~0_combout ),
	.datab(\CU|TR_LOAD~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IJMPZ~0_combout ),
	.datad(\DP|ADMODULE|ZCHECK|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CU|TR_LOAD~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|TR_LOAD~1 .lut_mask = 16'h88A8;
defparam \CU|TR_LOAD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y47_N23
dffeas \DP|TRMODULE|TR_temp[2] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|TR_LOAD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|TRMODULE|TR_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|TRMODULE|TR_temp[2] .is_wysiwyg = "true";
defparam \DP|TRMODULE|TR_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N10
cycloneive_lcell_comb \DP|BUS[2]~42 (
// Equation(s):
// \DP|BUS[2]~42_combout  = (\DP|BUS[2]~10_combout ) # ((\DP|BUS[2]~13_combout ) # ((\DP|TRMODULE|TR_temp [2] & \CU|DR_BUS_H~3_combout )))

	.dataa(\DP|TRMODULE|TR_temp [2]),
	.datab(\CU|DR_BUS_H~3_combout ),
	.datac(\DP|BUS[2]~10_combout ),
	.datad(\DP|BUS[2]~13_combout ),
	.cin(gnd),
	.combout(\DP|BUS[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[2]~42 .lut_mask = 16'hFFF8;
defparam \DP|BUS[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N2
cycloneive_lcell_comb \DP|DRMODULE|DR_TOCPU[2]~feeder (
// Equation(s):
// \DP|DRMODULE|DR_TOCPU[2]~feeder_combout  = \DP|BUS[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|BUS[2]~42_combout ),
	.cin(gnd),
	.combout(\DP|DRMODULE|DR_TOCPU[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[2]~feeder .lut_mask = 16'hFF00;
defparam \DP|DRMODULE|DR_TOCPU[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N3
dffeas \DP|DRMODULE|DR_TOCPU[2] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|DRMODULE|DR_TOCPU[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[2] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N17
dffeas \DP|IRMODULE|IR[2] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[2] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N12
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~1 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~1_combout  = (\DP|IRMODULE|IR [0] & (!\DP|IRMODULE|IR [3] & (!\DP|IRMODULE|IR [2] & !\DP|IRMODULE|IR [1])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [3]),
	.datac(\DP|IRMODULE|IR [2]),
	.datad(\DP|IRMODULE|IR [1]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~1 .lut_mask = 16'h0002;
defparam \CONTROLSTEP|Odecoder|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N0
cycloneive_lcell_comb \CU|DR_BUS_L~0 (
// Equation(s):
// \CU|DR_BUS_L~0_combout  = (\CONTROLSTEP|Odecoder|IMOVR~2_combout  & (\CONTROLSTEP|Cdecoder|T7~0_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~1_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~0_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~1_combout ),
	.datac(\CONTROLSTEP|Cdecoder|T7~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CU|DR_BUS_L~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|DR_BUS_L~0 .lut_mask = 16'hA080;
defparam \CU|DR_BUS_L~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y47_N19
dffeas \DP|RMODULE|R_temp[3] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[3]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[3] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N18
cycloneive_lcell_comb \DP|BUS[3]~16 (
// Equation(s):
// \DP|BUS[3]~16_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & (\DP|RMODULE|R_temp [3] & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datab(\CU|R_BUS~1_combout ),
	.datac(\DP|RMODULE|R_temp [3]),
	.datad(\CU|R_BUS~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[3]~16 .lut_mask = 16'h80A0;
defparam \DP|BUS[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N16
cycloneive_lcell_comb \DP|BUS[3]~17 (
// Equation(s):
// \DP|BUS[3]~17_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [3]) # ((\CONTROLSTEP|Cdecoder|T0~0_combout  & \DP|PCMODULE|PC_temp [3])))) # (!\CU|AC_BUS~0_combout  & (\CONTROLSTEP|Cdecoder|T0~0_combout  & (\DP|PCMODULE|PC_temp [3])))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datac(\DP|PCMODULE|PC_temp [3]),
	.datad(\DP|ADMODULE|AC_temp [3]),
	.cin(gnd),
	.combout(\DP|BUS[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[3]~17 .lut_mask = 16'hEAC0;
defparam \DP|BUS[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N18
cycloneive_lcell_comb \DP|BUS[3]~18 (
// Equation(s):
// \DP|BUS[3]~18_combout  = (\DP|BUS[3]~16_combout ) # ((\DP|BUS[3]~17_combout ) # ((\DP|DRMODULE|DR_TOCPU [3] & \CU|DR_BUS_L~0_combout )))

	.dataa(\DP|DRMODULE|DR_TOCPU [3]),
	.datab(\CU|DR_BUS_L~0_combout ),
	.datac(\DP|BUS[3]~16_combout ),
	.datad(\DP|BUS[3]~17_combout ),
	.cin(gnd),
	.combout(\DP|BUS[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[3]~18 .lut_mask = 16'hFFF8;
defparam \DP|BUS[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N16
cycloneive_lcell_comb \DP|BUS[3]~43 (
// Equation(s):
// \DP|BUS[3]~43_combout  = (\DP|BUS[3]~18_combout ) # ((\DP|BUS[3]~15_combout ) # ((\CU|DR_BUS_H~3_combout  & \DP|TRMODULE|TR_temp [3])))

	.dataa(\DP|BUS[3]~18_combout ),
	.datab(\CU|DR_BUS_H~3_combout ),
	.datac(\DP|TRMODULE|TR_temp [3]),
	.datad(\DP|BUS[3]~15_combout ),
	.cin(gnd),
	.combout(\DP|BUS[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[3]~43 .lut_mask = 16'hFFEA;
defparam \DP|BUS[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N12
cycloneive_lcell_comb \DP|DRMODULE|DR_TOCPU[3]~feeder (
// Equation(s):
// \DP|DRMODULE|DR_TOCPU[3]~feeder_combout  = \DP|BUS[3]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|BUS[3]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|DRMODULE|DR_TOCPU[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[3]~feeder .lut_mask = 16'hF0F0;
defparam \DP|DRMODULE|DR_TOCPU[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N13
dffeas \DP|DRMODULE|DR_TOCPU[3] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|DRMODULE|DR_TOCPU[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[3] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N19
dffeas \DP|IRMODULE|IR[3] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[3] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N30
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~4 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~4_combout  = (\DP|IRMODULE|IR [0] & (\DP|IRMODULE|IR [1] & (!\DP|IRMODULE|IR [3] & !\DP|IRMODULE|IR [2])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [3]),
	.datad(\DP|IRMODULE|IR [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~4 .lut_mask = 16'h0008;
defparam \CONTROLSTEP|Odecoder|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N8
cycloneive_lcell_comb \CU|R_LOAD~0 (
// Equation(s):
// \CU|R_LOAD~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|Decoder0~4_combout  & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & \CONTROLSTEP|Cdecoder|T3~0_combout )))

	.dataa(\DP|IRMODULE|IR [7]),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~4_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\CU|R_LOAD~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|R_LOAD~0 .lut_mask = 16'h4000;
defparam \CU|R_LOAD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y47_N1
dffeas \DP|RMODULE|R_temp[0] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|RMODULE|R_temp[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[0] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N4
cycloneive_lcell_comb \DP|BUS[0]~1 (
// Equation(s):
// \DP|BUS[0]~1_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & (\DP|RMODULE|R_temp [0] & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datab(\DP|RMODULE|R_temp [0]),
	.datac(\CU|R_BUS~0_combout ),
	.datad(\CU|R_BUS~1_combout ),
	.cin(gnd),
	.combout(\DP|BUS[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[0]~1 .lut_mask = 16'h8808;
defparam \DP|BUS[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N28
cycloneive_lcell_comb \DP|BUS[0]~2 (
// Equation(s):
// \DP|BUS[0]~2_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [0]) # ((\CONTROLSTEP|Cdecoder|T0~0_combout  & \DP|PCMODULE|PC_temp [0])))) # (!\CU|AC_BUS~0_combout  & (\CONTROLSTEP|Cdecoder|T0~0_combout  & (\DP|PCMODULE|PC_temp [0])))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datac(\DP|PCMODULE|PC_temp [0]),
	.datad(\DP|ADMODULE|AC_temp [0]),
	.cin(gnd),
	.combout(\DP|BUS[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[0]~2 .lut_mask = 16'hEAC0;
defparam \DP|BUS[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N22
cycloneive_lcell_comb \DP|BUS[0]~3 (
// Equation(s):
// \DP|BUS[0]~3_combout  = (\DP|BUS[0]~1_combout ) # ((\DP|BUS[0]~2_combout ) # ((\CU|DR_BUS_L~0_combout  & \DP|DRMODULE|DR_TOCPU [0])))

	.dataa(\DP|BUS[0]~1_combout ),
	.datab(\DP|BUS[0]~2_combout ),
	.datac(\CU|DR_BUS_L~0_combout ),
	.datad(\DP|DRMODULE|DR_TOCPU [0]),
	.cin(gnd),
	.combout(\DP|BUS[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[0]~3 .lut_mask = 16'hFEEE;
defparam \DP|BUS[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N30
cycloneive_lcell_comb \DP|BUS[0]~40 (
// Equation(s):
// \DP|BUS[0]~40_combout  = (\DP|BUS[0]~3_combout ) # ((\DP|BUS[0]~0_combout ) # ((\DP|TRMODULE|TR_temp [0] & \CU|DR_BUS_H~3_combout )))

	.dataa(\DP|BUS[0]~3_combout ),
	.datab(\DP|TRMODULE|TR_temp [0]),
	.datac(\CU|DR_BUS_H~3_combout ),
	.datad(\DP|BUS[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[0]~40 .lut_mask = 16'hFFEA;
defparam \DP|BUS[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N1
dffeas \DP|DRMODULE|DR_TOCPU[0] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[0]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[0] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N13
dffeas \DP|IRMODULE|IR[0] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[0] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N10
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~15 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~15_combout  = (!\DP|IRMODULE|IR [0] & (!\DP|IRMODULE|IR [1] & (\DP|IRMODULE|IR [3] & !\DP|IRMODULE|IR [2])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [1]),
	.datac(\DP|IRMODULE|IR [3]),
	.datad(\DP|IRMODULE|IR [2]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~15 .lut_mask = 16'h0010;
defparam \CONTROLSTEP|Odecoder|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N20
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IADD~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IADD~0_combout  = (\CONTROLSTEP|Odecoder|Decoder0~15_combout  & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~15_combout ),
	.datab(gnd),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IADD~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IADD~0 .lut_mask = 16'h00A0;
defparam \CONTROLSTEP|Odecoder|IADD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N22
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|ISUB~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|ISUB~0_combout  = (\CONTROLSTEP|Odecoder|Decoder0~14_combout  & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~14_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|ISUB~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|ISUB~0 .lut_mask = 16'h00C0;
defparam \CONTROLSTEP|Odecoder|ISUB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N16
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~5 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~5_combout  = (!\DP|IRMODULE|IR [0] & (\DP|IRMODULE|IR [2] & (!\DP|IRMODULE|IR [3] & !\DP|IRMODULE|IR [1])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [2]),
	.datac(\DP|IRMODULE|IR [3]),
	.datad(\DP|IRMODULE|IR [1]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~5 .lut_mask = 16'h0004;
defparam \CONTROLSTEP|Odecoder|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N14
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IMOVR~3 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IMOVR~3_combout  = (\CONTROLSTEP|Odecoder|Decoder0~5_combout  & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~5_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IMOVR~3_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IMOVR~3 .lut_mask = 16'h00C0;
defparam \CONTROLSTEP|Odecoder|IMOVR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N22
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~10 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~10_combout  = (\DP|IRMODULE|IR [0] & (\DP|IRMODULE|IR [3] & (!\DP|IRMODULE|IR [2] & \DP|IRMODULE|IR [1])))

	.dataa(\DP|IRMODULE|IR [0]),
	.datab(\DP|IRMODULE|IR [3]),
	.datac(\DP|IRMODULE|IR [2]),
	.datad(\DP|IRMODULE|IR [1]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~10 .lut_mask = 16'h0800;
defparam \CONTROLSTEP|Odecoder|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N28
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|ICLAC~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|ICLAC~0_combout  = (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & (\CONTROLSTEP|Odecoder|Decoder0~10_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~10_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|ICLAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|ICLAC~0 .lut_mask = 16'h00C0;
defparam \CONTROLSTEP|Odecoder|ICLAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N6
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IINAC~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IINAC~0_combout  = (\CONTROLSTEP|Odecoder|Decoder0~11_combout  & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datac(\DP|IRMODULE|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IINAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IINAC~0 .lut_mask = 16'h0808;
defparam \CONTROLSTEP|Odecoder|IINAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N16
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|INOT~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|INOT~0_combout  = (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & (\CONTROLSTEP|Odecoder|Decoder0~9_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(gnd),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~9_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|INOT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|INOT~0 .lut_mask = 16'h00C0;
defparam \CONTROLSTEP|Odecoder|INOT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N14
cycloneive_lcell_comb \CU|AC_LOAD~0 (
// Equation(s):
// \CU|AC_LOAD~0_combout  = (!\CONTROLSTEP|Odecoder|ICLAC~0_combout  & (!\CONTROLSTEP|Odecoder|IINAC~0_combout  & (!\CONTROLSTEP|Odecoder|INOT~0_combout  & \CU|R_BUS~0_combout )))

	.dataa(\CONTROLSTEP|Odecoder|ICLAC~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|IINAC~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|INOT~0_combout ),
	.datad(\CU|R_BUS~0_combout ),
	.cin(gnd),
	.combout(\CU|AC_LOAD~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AC_LOAD~0 .lut_mask = 16'h0100;
defparam \CU|AC_LOAD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N24
cycloneive_lcell_comb \CU|AC_LOAD~1 (
// Equation(s):
// \CU|AC_LOAD~1_combout  = (\CONTROLSTEP|Odecoder|IADD~0_combout ) # ((\CONTROLSTEP|Odecoder|ISUB~0_combout ) # ((\CONTROLSTEP|Odecoder|IMOVR~3_combout ) # (!\CU|AC_LOAD~0_combout )))

	.dataa(\CONTROLSTEP|Odecoder|IADD~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|ISUB~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~3_combout ),
	.datad(\CU|AC_LOAD~0_combout ),
	.cin(gnd),
	.combout(\CU|AC_LOAD~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AC_LOAD~1 .lut_mask = 16'hFEFF;
defparam \CU|AC_LOAD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N30
cycloneive_lcell_comb \CU|AC_LOAD~2 (
// Equation(s):
// \CU|AC_LOAD~2_combout  = (\CONTROLSTEP|Cdecoder|T7~0_combout  & ((\CONTROLSTEP|Odecoder|ILDAC~0_combout ) # ((\CONTROLSTEP|Cdecoder|T3~0_combout  & \CU|AC_LOAD~1_combout )))) # (!\CONTROLSTEP|Cdecoder|T7~0_combout  & (\CONTROLSTEP|Cdecoder|T3~0_combout  & 
// (\CU|AC_LOAD~1_combout )))

	.dataa(\CONTROLSTEP|Cdecoder|T7~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datac(\CU|AC_LOAD~1_combout ),
	.datad(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.cin(gnd),
	.combout(\CU|AC_LOAD~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AC_LOAD~2 .lut_mask = 16'hEAC0;
defparam \CU|AC_LOAD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y47_N1
dffeas \DP|ADMODULE|AC_temp[7] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|AC_LOAD~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ADMODULE|AC_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ADMODULE|AC_temp[7] .is_wysiwyg = "true";
defparam \DP|ADMODULE|AC_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N30
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|Selector7~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|Selector7~0_combout  = (\DP|ADMODULE|AC_temp [7] & ((\DP|BUS[7]~35_combout ) # ((\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ) # (\DP|BUS[7]~39_combout )))) # (!\DP|ADMODULE|AC_temp [7] & (\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout  
// & ((\DP|BUS[7]~35_combout ) # (\DP|BUS[7]~39_combout ))))

	.dataa(\DP|ADMODULE|AC_temp [7]),
	.datab(\DP|BUS[7]~35_combout ),
	.datac(\DP|ADMODULE|ALUMOD|MUX3|Equal1~0_combout ),
	.datad(\DP|BUS[7]~39_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector7~0 .lut_mask = 16'hFAE8;
defparam \DP|ADMODULE|ALUMOD|MUX3|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N10
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX3|OUT[7] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX3|OUT [7] = (GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX3|OUT [7]))) # (!GLOBAL(\CU|ALUS5~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX3|Selector7~0_combout ))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|Selector7~0_combout ),
	.datab(\DP|ADMODULE|ALUMOD|MUX3|OUT [7]),
	.datac(gnd),
	.datad(\CU|ALUS5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX3|OUT [7]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[7] .lut_mask = 16'hCCAA;
defparam \DP|ADMODULE|ALUMOD|MUX3|OUT[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N14
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7_combout  = (\DP|ADMODULE|AC_temp [7] & (\CU|AR_INC~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datab(\DP|ADMODULE|AC_temp [7]),
	.datac(\CU|AR_INC~2_combout ),
	.datad(\CU|ALUS1~0_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7 .lut_mask = 16'h80C0;
defparam \DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N26
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|Selector7~0 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|Selector7~0_combout  = (\CU|ALUS3~0_combout  & ((\DP|BUS[7]~35_combout ) # (\DP|BUS[7]~39_combout )))

	.dataa(gnd),
	.datab(\CU|ALUS3~0_combout ),
	.datac(\DP|BUS[7]~35_combout ),
	.datad(\DP|BUS[7]~39_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector7~0 .lut_mask = 16'hCCC0;
defparam \DP|ADMODULE|ALUMOD|MUX2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N30
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|MUX2|OUT[7] (
// Equation(s):
// \DP|ADMODULE|ALUMOD|MUX2|OUT [7] = (GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & (\DP|ADMODULE|ALUMOD|MUX2|OUT [7])) # (!GLOBAL(\CU|ALUS2~0clkctrl_outclk ) & ((\DP|ADMODULE|ALUMOD|MUX2|Selector7~0_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX2|OUT [7]),
	.datab(gnd),
	.datac(\DP|ADMODULE|ALUMOD|MUX2|Selector7~0_combout ),
	.datad(\CU|ALUS2~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|MUX2|OUT [7]),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[7] .lut_mask = 16'hAAF0;
defparam \DP|ADMODULE|ALUMOD|MUX2|OUT[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y47_N22
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~22 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~22_combout  = \DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7_combout  $ (\DP|ADMODULE|ALUMOD|ADD16b|Add0~20  $ (!\DP|ADMODULE|ALUMOD|MUX2|OUT [7]))

	.dataa(gnd),
	.datab(\DP|ADMODULE|ALUMOD|MUX1|OUT[7]~7_combout ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|MUX2|OUT [7]),
	.cin(\DP|ADMODULE|ALUMOD|ADD16b|Add0~20 ),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~22 .lut_mask = 16'h3CC3;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y47_N28
cycloneive_lcell_comb \DP|ADMODULE|ALUMOD|ADD16b|Add0~24 (
// Equation(s):
// \DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout  = (\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|MUX3|OUT [7])) # (!\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~22_combout )))

	.dataa(\DP|ADMODULE|ALUMOD|MUX3|OUT [7]),
	.datab(\CU|ALUS7~1_combout ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ALUMOD|ADD16b|Add0~22_combout ),
	.cin(gnd),
	.combout(\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~24 .lut_mask = 16'hBB88;
defparam \DP|ADMODULE|ALUMOD|ADD16b|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N30
cycloneive_lcell_comb \CU|AR_INC~7 (
// Equation(s):
// \CU|AR_INC~7_combout  = (\DP|ADMODULE|ZCHECK|WideNor0~0_combout ) # ((\CU|ALUS7~1_combout  & (\DP|ADMODULE|ALUMOD|MUX3|OUT [6])) # (!\CU|ALUS7~1_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~19_combout ))))

	.dataa(\DP|ADMODULE|ZCHECK|WideNor0~0_combout ),
	.datab(\CU|ALUS7~1_combout ),
	.datac(\DP|ADMODULE|ALUMOD|MUX3|OUT [6]),
	.datad(\DP|ADMODULE|ALUMOD|ADD16b|Add0~19_combout ),
	.cin(gnd),
	.combout(\CU|AR_INC~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_INC~7 .lut_mask = 16'hFBEA;
defparam \CU|AR_INC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N12
cycloneive_lcell_comb \CU|AR_INC~5 (
// Equation(s):
// \CU|AR_INC~5_combout  = (\CONTROLSTEP|Odecoder|IJPNZ~0_combout  & ((\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ) # ((\CU|AR_INC~7_combout ) # (\DP|ADMODULE|ZCHECK|WideNor0~1_combout ))))

	.dataa(\DP|ADMODULE|ALUMOD|ADD16b|Add0~24_combout ),
	.datab(\CONTROLSTEP|Odecoder|IJPNZ~0_combout ),
	.datac(\CU|AR_INC~7_combout ),
	.datad(\DP|ADMODULE|ZCHECK|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\CU|AR_INC~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_INC~5 .lut_mask = 16'hCCC8;
defparam \CU|AR_INC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N14
cycloneive_lcell_comb \CU|AR_INC~4 (
// Equation(s):
// \CU|AR_INC~4_combout  = (\CONTROLSTEP|Odecoder|Decoder0~10_combout  & (\CU|AR_INC~2_combout  & !\DP|ADMODULE|ZCHECK|WideNor0~2_combout ))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~10_combout ),
	.datab(\CU|AR_INC~2_combout ),
	.datac(gnd),
	.datad(\DP|ADMODULE|ZCHECK|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CU|AR_INC~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_INC~4 .lut_mask = 16'h0088;
defparam \CU|AR_INC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N0
cycloneive_lcell_comb \CU|AR_INC~3 (
// Equation(s):
// \CU|AR_INC~3_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & ((\CONTROLSTEP|Odecoder|ILDAC~0_combout ) # ((\CONTROLSTEP|Odecoder|ISTAC~0_combout ) # (\CONTROLSTEP|Odecoder|IJUMP~0_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|ISTAC~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IJUMP~0_combout ),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\CU|AR_INC~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_INC~3 .lut_mask = 16'hFE00;
defparam \CU|AR_INC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N18
cycloneive_lcell_comb \CU|AR_INC~6 (
// Equation(s):
// \CU|AR_INC~6_combout  = (\CU|AR_INC~4_combout ) # ((\CU|AR_INC~3_combout ) # ((\CU|AR_INC~5_combout  & \CONTROLSTEP|Cdecoder|T3~0_combout )))

	.dataa(\CU|AR_INC~5_combout ),
	.datab(\CU|AR_INC~4_combout ),
	.datac(\CU|AR_INC~3_combout ),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\CU|AR_INC~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_INC~6 .lut_mask = 16'hFEFC;
defparam \CU|AR_INC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N8
cycloneive_lcell_comb \DP|ARMODULE|Add0~2 (
// Equation(s):
// \DP|ARMODULE|Add0~2_combout  = (\CU|AR_INC~6_combout  & (((\DP|ARMODULE|Add0~0_combout )))) # (!\CU|AR_INC~6_combout  & ((\DP|BUS[0]~4_combout ) # ((\DP|BUS[0]~0_combout ))))

	.dataa(\CU|AR_INC~6_combout ),
	.datab(\DP|BUS[0]~4_combout ),
	.datac(\DP|ARMODULE|Add0~0_combout ),
	.datad(\DP|BUS[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|ARMODULE|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ARMODULE|Add0~2 .lut_mask = 16'hF5E4;
defparam \DP|ARMODULE|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N9
dffeas \DP|ARMODULE|AR_OUT[0]~reg0 (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|ARMODULE|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|ARMODULE|AR_OUT[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|ARMODULE|AR_OUT[0]~reg0 .is_wysiwyg = "true";
defparam \DP|ARMODULE|AR_OUT[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y47_N29
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|AR_OUT[0]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N5
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N3
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|AR_OUT[1]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N2
cycloneive_lcell_comb \DP|MEMMODULE|mem~1 (
// Equation(s):
// \DP|MEMMODULE|mem~1_combout  = \DP|MEMMODULE|mem_rtl_0_bypass [4] $ (\DP|MEMMODULE|mem_rtl_0_bypass [3])

	.dataa(gnd),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [4]),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~1 .lut_mask = 16'h3C3C;
defparam \DP|MEMMODULE|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N11
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N17
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|AR_OUT[2]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N19
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|AR_OUT[3]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N11
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y47_N13
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N10
cycloneive_lcell_comb \DP|MEMMODULE|mem~0 (
// Equation(s):
// \DP|MEMMODULE|mem~0_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [5] & (\DP|MEMMODULE|mem_rtl_0_bypass [6] & (\DP|MEMMODULE|mem_rtl_0_bypass [7] $ (!\DP|MEMMODULE|mem_rtl_0_bypass [8])))) # (!\DP|MEMMODULE|mem_rtl_0_bypass [5] & 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [6] & (\DP|MEMMODULE|mem_rtl_0_bypass [7] $ (!\DP|MEMMODULE|mem_rtl_0_bypass [8]))))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [5]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [7]),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [6]),
	.datad(\DP|MEMMODULE|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~0 .lut_mask = 16'h8421;
defparam \DP|MEMMODULE|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N10
cycloneive_lcell_comb \DP|MEMMODULE|mem~2 (
// Equation(s):
// \DP|MEMMODULE|mem~2_combout  = (!\DP|MEMMODULE|mem~1_combout  & (\DP|MEMMODULE|mem~0_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [1] $ (!\DP|MEMMODULE|mem_rtl_0_bypass [2]))))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [1]),
	.datab(\DP|MEMMODULE|mem~1_combout ),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [2]),
	.datad(\DP|MEMMODULE|mem~0_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~2 .lut_mask = 16'h2100;
defparam \DP|MEMMODULE|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N28
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[16]~feeder_combout  = \DP|ARMODULE|Add0~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|ARMODULE|Add0~23_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y47_N29
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N2
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[13]~feeder_combout  = \DP|ARMODULE|AR_OUT[6]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|ARMODULE|AR_OUT[6]~reg0_q ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y47_N3
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y47_N15
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y47_N25
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|AR_OUT[7]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N14
cycloneive_lcell_comb \DP|MEMMODULE|mem~4 (
// Equation(s):
// \DP|MEMMODULE|mem~4_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [16] & (\DP|MEMMODULE|mem_rtl_0_bypass [15] & (\DP|MEMMODULE|mem_rtl_0_bypass [13] $ (!\DP|MEMMODULE|mem_rtl_0_bypass [14])))) # (!\DP|MEMMODULE|mem_rtl_0_bypass [16] & 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [15] & (\DP|MEMMODULE|mem_rtl_0_bypass [13] $ (!\DP|MEMMODULE|mem_rtl_0_bypass [14]))))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [16]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [13]),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [14]),
	.datad(\DP|MEMMODULE|mem_rtl_0_bypass [15]),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~4 .lut_mask = 16'h8241;
defparam \DP|MEMMODULE|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N21
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CU|SOFT_RESET~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N13
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|AR_OUT[4]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N29
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|AR_OUT[5]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y47_N1
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|ARMODULE|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y47_N4
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[12]~feeder_combout  = \DP|ARMODULE|Add0~17_combout 

	.dataa(gnd),
	.datab(\DP|ARMODULE|Add0~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hCCCC;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y47_N5
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y47_N0
cycloneive_lcell_comb \DP|MEMMODULE|mem~3 (
// Equation(s):
// \DP|MEMMODULE|mem~3_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [9] & (\DP|MEMMODULE|mem_rtl_0_bypass [10] & (\DP|MEMMODULE|mem_rtl_0_bypass [11] $ (!\DP|MEMMODULE|mem_rtl_0_bypass [12])))) # (!\DP|MEMMODULE|mem_rtl_0_bypass [9] & 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [10] & (\DP|MEMMODULE|mem_rtl_0_bypass [11] $ (!\DP|MEMMODULE|mem_rtl_0_bypass [12]))))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [9]),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [11]),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [10]),
	.datad(\DP|MEMMODULE|mem_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~3 .lut_mask = 16'h8421;
defparam \DP|MEMMODULE|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N20
cycloneive_lcell_comb \DP|MEMMODULE|mem~5 (
// Equation(s):
// \DP|MEMMODULE|mem~5_combout  = (\DP|MEMMODULE|mem~2_combout  & (\DP|MEMMODULE|mem~4_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [0] & \DP|MEMMODULE|mem~3_combout )))

	.dataa(\DP|MEMMODULE|mem~2_combout ),
	.datab(\DP|MEMMODULE|mem~4_combout ),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [0]),
	.datad(\DP|MEMMODULE|mem~3_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~5 .lut_mask = 16'h8000;
defparam \DP|MEMMODULE|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y47_N17
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[6]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N16
cycloneive_lcell_comb \DP|MEMMODULE|mem~12 (
// Equation(s):
// \DP|MEMMODULE|mem~12_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [30] & ((\DP|MEMMODULE|mem~5_combout  & (\DP|MEMMODULE|mem_rtl_0_bypass [29])) # (!\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a6 ))))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [30] & (((\DP|MEMMODULE|mem_rtl_0_bypass [29]))))

	.dataa(\DP|MEMMODULE|mem_rtl_0_bypass [30]),
	.datab(\DP|MEMMODULE|mem~5_combout ),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [29]),
	.datad(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~12 .lut_mask = 16'hF2D0;
defparam \DP|MEMMODULE|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N30
cycloneive_lcell_comb \DP|MEMMODULE|data_out[6] (
// Equation(s):
// \DP|MEMMODULE|data_out [6] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|data_out [6]))) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|mem~12_combout ))

	.dataa(gnd),
	.datab(\DP|MEMMODULE|mem~12_combout ),
	.datac(\DP|MEMMODULE|data_out [6]),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [6]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[6] .lut_mask = 16'hF0CC;
defparam \DP|MEMMODULE|data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y47_N0
cycloneive_lcell_comb \DP|BUS[6]~46 (
// Equation(s):
// \DP|BUS[6]~46_combout  = (\DP|BUS[6]~34_combout ) # ((\DP|MEMMODULE|data_out [6] & (\CU|MEMBUS~3_combout  & !\CU|SOFT_RESET~0_combout )))

	.dataa(\DP|MEMMODULE|data_out [6]),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(\CU|SOFT_RESET~0_combout ),
	.datad(\DP|BUS[6]~34_combout ),
	.cin(gnd),
	.combout(\DP|BUS[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[6]~46 .lut_mask = 16'hFF08;
defparam \DP|BUS[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y47_N29
dffeas \DP|DRMODULE|DR_TOCPU[6] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[6]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[6] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N23
dffeas \DP|IRMODULE|IR[6] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[6] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N30
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IMOVR~1 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IMOVR~1_combout  = (!\DP|IRMODULE|IR [6] & !\DP|IRMODULE|IR [4])

	.dataa(\DP|IRMODULE|IR [6]),
	.datab(gnd),
	.datac(\DP|IRMODULE|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IMOVR~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IMOVR~1 .lut_mask = 16'h0505;
defparam \CONTROLSTEP|Odecoder|IMOVR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y46_N8
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IMOVR~2 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IMOVR~2_combout  = (!\FULL_RESET~input_o  & (\CONTROLSTEP|Odecoder|IMOVR~1_combout  & (!\DP|IRMODULE|IR [5] & !\DP|IRMODULE|IR [7])))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~1_combout ),
	.datac(\DP|IRMODULE|IR [5]),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IMOVR~2 .lut_mask = 16'h0004;
defparam \CONTROLSTEP|Odecoder|IMOVR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N12
cycloneive_lcell_comb \CU|R_BUS~1 (
// Equation(s):
// \CU|R_BUS~1_combout  = (\CONTROLSTEP|Odecoder|IMOVR~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~5_combout ) # ((\CONTROLSTEP|Odecoder|Decoder0~14_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~15_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~5_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~14_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\CU|R_BUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|R_BUS~1 .lut_mask = 16'hAAA8;
defparam \CU|R_BUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y47_N5
dffeas \DP|RMODULE|R_temp[1] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[1]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|R_LOAD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RMODULE|R_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RMODULE|R_temp[1] .is_wysiwyg = "true";
defparam \DP|RMODULE|R_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N4
cycloneive_lcell_comb \DP|BUS[1]~6 (
// Equation(s):
// \DP|BUS[1]~6_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & (\DP|RMODULE|R_temp [1] & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datab(\CU|R_BUS~1_combout ),
	.datac(\DP|RMODULE|R_temp [1]),
	.datad(\CU|R_BUS~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[1]~6 .lut_mask = 16'h80A0;
defparam \DP|BUS[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N24
cycloneive_lcell_comb \DP|BUS[1]~7 (
// Equation(s):
// \DP|BUS[1]~7_combout  = (\CU|AC_BUS~0_combout  & ((\DP|ADMODULE|AC_temp [1]) # ((\CONTROLSTEP|Cdecoder|T0~0_combout  & \DP|PCMODULE|PC_temp [1])))) # (!\CU|AC_BUS~0_combout  & (\CONTROLSTEP|Cdecoder|T0~0_combout  & ((\DP|PCMODULE|PC_temp [1]))))

	.dataa(\CU|AC_BUS~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datac(\DP|ADMODULE|AC_temp [1]),
	.datad(\DP|PCMODULE|PC_temp [1]),
	.cin(gnd),
	.combout(\DP|BUS[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[1]~7 .lut_mask = 16'hECA0;
defparam \DP|BUS[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y48_N30
cycloneive_lcell_comb \DP|BUS[1]~8 (
// Equation(s):
// \DP|BUS[1]~8_combout  = (\DP|BUS[1]~6_combout ) # ((\DP|BUS[1]~7_combout ) # ((\CU|DR_BUS_L~0_combout  & \DP|DRMODULE|DR_TOCPU [1])))

	.dataa(\DP|BUS[1]~6_combout ),
	.datab(\DP|BUS[1]~7_combout ),
	.datac(\CU|DR_BUS_L~0_combout ),
	.datad(\DP|DRMODULE|DR_TOCPU [1]),
	.cin(gnd),
	.combout(\DP|BUS[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[1]~8 .lut_mask = 16'hFEEE;
defparam \DP|BUS[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y47_N24
cycloneive_lcell_comb \DP|BUS[1]~41 (
// Equation(s):
// \DP|BUS[1]~41_combout  = (\DP|BUS[1]~8_combout ) # ((\DP|BUS[1]~5_combout ) # ((\CU|DR_BUS_H~3_combout  & \DP|TRMODULE|TR_temp [1])))

	.dataa(\DP|BUS[1]~8_combout ),
	.datab(\CU|DR_BUS_H~3_combout ),
	.datac(\DP|BUS[1]~5_combout ),
	.datad(\DP|TRMODULE|TR_temp [1]),
	.cin(gnd),
	.combout(\DP|BUS[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[1]~41 .lut_mask = 16'hFEFA;
defparam \DP|BUS[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N23
dffeas \DP|DRMODULE|DR_TOCPU[1] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[1]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[1] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N1
dffeas \DP|IRMODULE|IR[1] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[1] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N2
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~0_combout  = (\DP|IRMODULE|IR [1] & (!\DP|IRMODULE|IR [3] & (!\DP|IRMODULE|IR [2] & !\DP|IRMODULE|IR [0])))

	.dataa(\DP|IRMODULE|IR [1]),
	.datab(\DP|IRMODULE|IR [3]),
	.datac(\DP|IRMODULE|IR [2]),
	.datad(\DP|IRMODULE|IR [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~0 .lut_mask = 16'h0002;
defparam \CONTROLSTEP|Odecoder|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N30
cycloneive_lcell_comb \CU|SOFT_RESET~0 (
// Equation(s):
// \CU|SOFT_RESET~0_combout  = (\CONTROLSTEP|Cdecoder|T7~0_combout  & (\CONTROLSTEP|Odecoder|Decoder0~0_combout  & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & !\DP|IRMODULE|IR [7])))

	.dataa(\CONTROLSTEP|Cdecoder|T7~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\DP|IRMODULE|IR [7]),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~0 .lut_mask = 16'h0080;
defparam \CU|SOFT_RESET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N28
cycloneive_lcell_comb \DP|MEMMODULE|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \DP|MEMMODULE|mem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \DP|MEMMODULE|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y47_N29
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[32] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|MEMMODULE|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y47_N21
dffeas \DP|MEMMODULE|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MEMMODULE|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MEMMODULE|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \DP|MEMMODULE|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N30
cycloneive_lcell_comb \DP|MEMMODULE|mem~13 (
// Equation(s):
// \DP|MEMMODULE|mem~13_combout  = (\DP|MEMMODULE|mem_rtl_0_bypass [32] & ((\DP|MEMMODULE|mem~5_combout  & ((\DP|MEMMODULE|mem_rtl_0_bypass [31]))) # (!\DP|MEMMODULE|mem~5_combout  & (\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\DP|MEMMODULE|mem_rtl_0_bypass [32] & (((\DP|MEMMODULE|mem_rtl_0_bypass [31]))))

	.dataa(\DP|MEMMODULE|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\DP|MEMMODULE|mem_rtl_0_bypass [32]),
	.datac(\DP|MEMMODULE|mem_rtl_0_bypass [31]),
	.datad(\DP|MEMMODULE|mem~5_combout ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|mem~13 .lut_mask = 16'hF0B8;
defparam \DP|MEMMODULE|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N14
cycloneive_lcell_comb \DP|MEMMODULE|data_out[7] (
// Equation(s):
// \DP|MEMMODULE|data_out [7] = (GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & ((\DP|MEMMODULE|data_out [7]))) # (!GLOBAL(\CU|SOFT_RESET~0clkctrl_outclk ) & (\DP|MEMMODULE|mem~13_combout ))

	.dataa(gnd),
	.datab(\DP|MEMMODULE|mem~13_combout ),
	.datac(\DP|MEMMODULE|data_out [7]),
	.datad(\CU|SOFT_RESET~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DP|MEMMODULE|data_out [7]),
	.cout());
// synopsys translate_off
defparam \DP|MEMMODULE|data_out[7] .lut_mask = 16'hF0CC;
defparam \DP|MEMMODULE|data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y47_N6
cycloneive_lcell_comb \DP|BUS[7]~47 (
// Equation(s):
// \DP|BUS[7]~47_combout  = (\DP|BUS[7]~39_combout ) # ((\DP|MEMMODULE|data_out [7] & (\CU|MEMBUS~3_combout  & !\CU|SOFT_RESET~0_combout )))

	.dataa(\DP|MEMMODULE|data_out [7]),
	.datab(\CU|MEMBUS~3_combout ),
	.datac(\DP|BUS[7]~39_combout ),
	.datad(\CU|SOFT_RESET~0_combout ),
	.cin(gnd),
	.combout(\DP|BUS[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DP|BUS[7]~47 .lut_mask = 16'hF0F8;
defparam \DP|BUS[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y47_N17
dffeas \DP|DRMODULE|DR_TOCPU[7] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|BUS[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|DR_LOAD~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|DRMODULE|DR_TOCPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|DRMODULE|DR_TOCPU[7] .is_wysiwyg = "true";
defparam \DP|DRMODULE|DR_TOCPU[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y46_N27
dffeas \DP|IRMODULE|IR[7] (
	.clk(\CLOCK_ENABLED~combout ),
	.d(gnd),
	.asdata(\DP|DRMODULE|DR_TOCPU [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLSTEP|Cdecoder|T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IRMODULE|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IRMODULE|IR[7] .is_wysiwyg = "true";
defparam \DP|IRMODULE|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y47_N22
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IJPNZ~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IJPNZ~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|Decoder0~12_combout  & \CONTROLSTEP|Odecoder|IMOVR~0_combout ))

	.dataa(\DP|IRMODULE|IR [7]),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~12_combout ),
	.datac(gnd),
	.datad(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IJPNZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IJPNZ~0 .lut_mask = 16'h4400;
defparam \CONTROLSTEP|Odecoder|IJPNZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N10
cycloneive_lcell_comb \CU|SOFT_RESET~5 (
// Equation(s):
// \CU|SOFT_RESET~5_combout  = (\CONTROLSTEP|Cdecoder|T5~0_combout  & ((\CONTROLSTEP|Odecoder|IJPNZ~0_combout ) # ((\CONTROLSTEP|Cdecoder|T4~0_combout  & \CONTROLSTEP|Odecoder|IJMPZ~0_combout )))) # (!\CONTROLSTEP|Cdecoder|T5~0_combout  & 
// (\CONTROLSTEP|Cdecoder|T4~0_combout  & ((\CONTROLSTEP|Odecoder|IJMPZ~0_combout ))))

	.dataa(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T4~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IJPNZ~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|IJMPZ~0_combout ),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~5 .lut_mask = 16'hECA0;
defparam \CU|SOFT_RESET~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N20
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|Decoder0~3 (
// Equation(s):
// \CONTROLSTEP|Odecoder|Decoder0~3_combout  = (!\DP|IRMODULE|IR [2] & (!\DP|IRMODULE|IR [3] & (!\DP|IRMODULE|IR [1] & !\DP|IRMODULE|IR [0])))

	.dataa(\DP|IRMODULE|IR [2]),
	.datab(\DP|IRMODULE|IR [3]),
	.datac(\DP|IRMODULE|IR [1]),
	.datad(\DP|IRMODULE|IR [0]),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|Decoder0~3 .lut_mask = 16'h0001;
defparam \CONTROLSTEP|Odecoder|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y46_N12
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|INOP~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|INOP~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & \CONTROLSTEP|Odecoder|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\DP|IRMODULE|IR [7]),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|INOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|INOP~0 .lut_mask = 16'h3000;
defparam \CONTROLSTEP|Odecoder|INOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N28
cycloneive_lcell_comb \CU|SOFT_RESET~1 (
// Equation(s):
// \CU|SOFT_RESET~1_combout  = (\CONTROLSTEP|Cdecoder|T5~0_combout  & ((\CONTROLSTEP|Odecoder|IJUMP~0_combout ) # ((\CONTROLSTEP|Cdecoder|T7~0_combout  & \CONTROLSTEP|Odecoder|ILDAC~0_combout )))) # (!\CONTROLSTEP|Cdecoder|T5~0_combout  & 
// (\CONTROLSTEP|Cdecoder|T7~0_combout  & (\CONTROLSTEP|Odecoder|ILDAC~0_combout )))

	.dataa(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T7~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|ILDAC~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|IJUMP~0_combout ),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~1 .lut_mask = 16'hEAC0;
defparam \CU|SOFT_RESET~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N6
cycloneive_lcell_comb \CU|SOFT_RESET~2 (
// Equation(s):
// \CU|SOFT_RESET~2_combout  = (\CU|SOFT_RESET~0_combout ) # ((\CU|SOFT_RESET~1_combout ) # ((\CONTROLSTEP|Odecoder|INOP~0_combout  & \CONTROLSTEP|Cdecoder|T4~0_combout )))

	.dataa(\CONTROLSTEP|Odecoder|INOP~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T4~0_combout ),
	.datac(\CU|SOFT_RESET~0_combout ),
	.datad(\CU|SOFT_RESET~1_combout ),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~2 .lut_mask = 16'hFFF8;
defparam \CU|SOFT_RESET~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N28
cycloneive_lcell_comb \CU|SOFT_RESET~3 (
// Equation(s):
// \CU|SOFT_RESET~3_combout  = (\CONTROLSTEP|Odecoder|IMOVR~2_combout  & (((\CONTROLSTEP|Odecoder|Decoder0~5_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~4_combout )) # (!\CU|ALUS1~0_combout )))

	.dataa(\CU|ALUS1~0_combout ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~5_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~4_combout ),
	.datad(\CONTROLSTEP|Odecoder|IMOVR~2_combout ),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~3 .lut_mask = 16'hFD00;
defparam \CU|SOFT_RESET~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N20
cycloneive_lcell_comb \CU|SOFT_RESET~4 (
// Equation(s):
// \CU|SOFT_RESET~4_combout  = (\CU|SOFT_RESET~2_combout ) # ((\CONTROLSTEP|Cdecoder|T3~0_combout  & ((\CU|SOFT_RESET~3_combout ) # (!\CU|AC_LOAD~0_combout ))))

	.dataa(\CU|SOFT_RESET~2_combout ),
	.datab(\CU|SOFT_RESET~3_combout ),
	.datac(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.datad(\CU|AC_LOAD~0_combout ),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~4 .lut_mask = 16'hEAFA;
defparam \CU|SOFT_RESET~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N4
cycloneive_lcell_comb \CU|SOFT_RESET~6 (
// Equation(s):
// \CU|SOFT_RESET~6_combout  = (\CONTROLSTEP|Cdecoder|T5~0_combout  & ((\CONTROLSTEP|Odecoder|IJMPZ~0_combout ) # ((\CONTROLSTEP|Cdecoder|T4~0_combout  & \CONTROLSTEP|Odecoder|IJPNZ~0_combout )))) # (!\CONTROLSTEP|Cdecoder|T5~0_combout  & 
// (\CONTROLSTEP|Cdecoder|T4~0_combout  & (\CONTROLSTEP|Odecoder|IJPNZ~0_combout )))

	.dataa(\CONTROLSTEP|Cdecoder|T5~0_combout ),
	.datab(\CONTROLSTEP|Cdecoder|T4~0_combout ),
	.datac(\CONTROLSTEP|Odecoder|IJPNZ~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|IJMPZ~0_combout ),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~6 .lut_mask = 16'hEAC0;
defparam \CU|SOFT_RESET~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y46_N12
cycloneive_lcell_comb \CU|SOFT_RESET~7 (
// Equation(s):
// \CU|SOFT_RESET~7_combout  = (\CU|SOFT_RESET~4_combout ) # ((\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & (\CU|SOFT_RESET~5_combout )) # (!\DP|ADMODULE|ZCHECK|WideNor0~2_combout  & ((\CU|SOFT_RESET~6_combout ))))

	.dataa(\CU|SOFT_RESET~5_combout ),
	.datab(\CU|SOFT_RESET~4_combout ),
	.datac(\DP|ADMODULE|ZCHECK|WideNor0~2_combout ),
	.datad(\CU|SOFT_RESET~6_combout ),
	.cin(gnd),
	.combout(\CU|SOFT_RESET~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|SOFT_RESET~7 .lut_mask = 16'hEFEC;
defparam \CU|SOFT_RESET~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y48_N20
cycloneive_lcell_comb \CU|AR_LOAD~0 (
// Equation(s):
// \CU|AR_LOAD~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~0_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~1_combout ))))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~0_combout ),
	.datab(\DP|IRMODULE|IR [7]),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\CU|AR_LOAD~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_LOAD~0 .lut_mask = 16'h3020;
defparam \CU|AR_LOAD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N28
cycloneive_lcell_comb \CU|AR_LOAD~1 (
// Equation(s):
// \CU|AR_LOAD~1_combout  = (\CONTROLSTEP|Ccounter|COUNT [0] & (!\CONTROLSTEP|Ccounter|COUNT [1] & (\CU|AR_LOAD~0_combout  & \CONTROLSTEP|Ccounter|COUNT [2]))) # (!\CONTROLSTEP|Ccounter|COUNT [0] & (((!\CONTROLSTEP|Ccounter|COUNT [2]))))

	.dataa(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datab(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datac(\CU|AR_LOAD~0_combout ),
	.datad(\CONTROLSTEP|Ccounter|COUNT [2]),
	.cin(gnd),
	.combout(\CU|AR_LOAD~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_LOAD~1 .lut_mask = 16'h4033;
defparam \CU|AR_LOAD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N26
cycloneive_lcell_comb \CU|AR_LOAD~2 (
// Equation(s):
// \CU|AR_LOAD~2_combout  = (!\FULL_RESET~input_o  & \CU|AR_LOAD~1_combout )

	.dataa(gnd),
	.datab(\FULL_RESET~input_o ),
	.datac(gnd),
	.datad(\CU|AR_LOAD~1_combout ),
	.cin(gnd),
	.combout(\CU|AR_LOAD~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|AR_LOAD~2 .lut_mask = 16'h3300;
defparam \CU|AR_LOAD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N2
cycloneive_lcell_comb \CU|R_BUS~2 (
// Equation(s):
// \CU|R_BUS~2_combout  = (\CONTROLSTEP|Cdecoder|T3~0_combout  & ((\CU|R_BUS~1_combout ) # (!\CU|R_BUS~0_combout )))

	.dataa(\CU|R_BUS~0_combout ),
	.datab(\CU|R_BUS~1_combout ),
	.datac(gnd),
	.datad(\CONTROLSTEP|Cdecoder|T3~0_combout ),
	.cin(gnd),
	.combout(\CU|R_BUS~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|R_BUS~2 .lut_mask = 16'hDD00;
defparam \CU|R_BUS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N28
cycloneive_lcell_comb \CU|ALUS4~2 (
// Equation(s):
// \CU|ALUS4~2_combout  = (!\FULL_RESET~input_o  & (\CU|ALUS4~1_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (\CONTROLSTEP|Odecoder|Decoder0~14_combout ))))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.datac(\CONTROLSTEP|Odecoder|Decoder0~14_combout ),
	.datad(\CU|ALUS4~1_combout ),
	.cin(gnd),
	.combout(\CU|ALUS4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS4~2 .lut_mask = 16'h5400;
defparam \CU|ALUS4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N30
cycloneive_lcell_comb \CU|ALUS1~1 (
// Equation(s):
// \CU|ALUS1~1_combout  = (\CU|AR_INC~2_combout  & ((\CONTROLSTEP|Odecoder|Decoder0~11_combout ) # (!\CU|ALUS1~0_combout )))

	.dataa(gnd),
	.datab(\CU|AR_INC~2_combout ),
	.datac(\CU|ALUS1~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\CU|ALUS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUS1~1 .lut_mask = 16'hCC0C;
defparam \CU|ALUS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y45_N18
cycloneive_lcell_comb \CONTROLSTEP|Cdecoder|T0~1 (
// Equation(s):
// \CONTROLSTEP|Cdecoder|T0~1_combout  = (!\CONTROLSTEP|Ccounter|COUNT [1] & (!\CONTROLSTEP|Ccounter|COUNT [2] & (!\CONTROLSTEP|Ccounter|COUNT [0] & !\FULL_RESET~input_o )))

	.dataa(\CONTROLSTEP|Ccounter|COUNT [1]),
	.datab(\CONTROLSTEP|Ccounter|COUNT [2]),
	.datac(\CONTROLSTEP|Ccounter|COUNT [0]),
	.datad(\FULL_RESET~input_o ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Cdecoder|T0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Cdecoder|T0~1 .lut_mask = 16'h0001;
defparam \CONTROLSTEP|Cdecoder|T0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y48_N6
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IMVAC~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IMVAC~0_combout  = (!\DP|IRMODULE|IR [7] & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & \CONTROLSTEP|Odecoder|Decoder0~4_combout ))

	.dataa(\DP|IRMODULE|IR [7]),
	.datab(gnd),
	.datac(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datad(\CONTROLSTEP|Odecoder|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IMVAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IMVAC~0 .lut_mask = 16'h5000;
defparam \CONTROLSTEP|Odecoder|IMVAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y46_N12
cycloneive_lcell_comb \CONTROLSTEP|Odecoder|IXOR~0 (
// Equation(s):
// \CONTROLSTEP|Odecoder|IXOR~0_combout  = (\CONTROLSTEP|Odecoder|Decoder0~6_combout  & (\CONTROLSTEP|Odecoder|IMOVR~0_combout  & !\DP|IRMODULE|IR [7]))

	.dataa(\CONTROLSTEP|Odecoder|Decoder0~6_combout ),
	.datab(\CONTROLSTEP|Odecoder|IMOVR~0_combout ),
	.datac(\DP|IRMODULE|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONTROLSTEP|Odecoder|IXOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLSTEP|Odecoder|IXOR~0 .lut_mask = 16'h0808;
defparam \CONTROLSTEP|Odecoder|IXOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N16
cycloneive_lcell_comb \DP|PCMODULE|Add0~24 (
// Equation(s):
// \DP|PCMODULE|Add0~24_combout  = (\DP|PCMODULE|PC_temp [8] & (\DP|PCMODULE|Add0~22  $ (GND))) # (!\DP|PCMODULE|PC_temp [8] & (!\DP|PCMODULE|Add0~22  & VCC))
// \DP|PCMODULE|Add0~25  = CARRY((\DP|PCMODULE|PC_temp [8] & !\DP|PCMODULE|Add0~22 ))

	.dataa(\DP|PCMODULE|PC_temp [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~22 ),
	.combout(\DP|PCMODULE|Add0~24_combout ),
	.cout(\DP|PCMODULE|Add0~25 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~24 .lut_mask = 16'hA50A;
defparam \DP|PCMODULE|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N4
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~9 (
// Equation(s):
// \DP|PCMODULE|PC_temp~9_combout  = (\CU|PC_LOAD~1_combout  & (\DP|PCMODULE|Add0~24_combout  & (!\FULL_RESET~input_o ))) # (!\CU|PC_LOAD~1_combout  & (((\DP|DRMODULE|DR_TOCPU [0]))))

	.dataa(\DP|PCMODULE|Add0~24_combout ),
	.datab(\FULL_RESET~input_o ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|DRMODULE|DR_TOCPU [0]),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~9 .lut_mask = 16'h2F20;
defparam \DP|PCMODULE|PC_temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N12
cycloneive_lcell_comb \DP|PCMODULE|PC_temp[8]~10 (
// Equation(s):
// \DP|PCMODULE|PC_temp[8]~10_combout  = (\CU|PC_LOAD~1_combout  & ((\FULL_RESET~input_o ) # ((\CU|PC_INC~4_combout )))) # (!\CU|PC_LOAD~1_combout  & (((!\CONTROLSTEP|Cdecoder|T0~0_combout ))))

	.dataa(\FULL_RESET~input_o ),
	.datab(\CU|PC_INC~4_combout ),
	.datac(\CONTROLSTEP|Cdecoder|T0~0_combout ),
	.datad(\CU|PC_LOAD~1_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[8]~10 .lut_mask = 16'hEE0F;
defparam \DP|PCMODULE|PC_temp[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N5
dffeas \DP|PCMODULE|PC_temp[8] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[8] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N18
cycloneive_lcell_comb \DP|PCMODULE|Add0~26 (
// Equation(s):
// \DP|PCMODULE|Add0~26_combout  = (\DP|PCMODULE|PC_temp [9] & (!\DP|PCMODULE|Add0~25 )) # (!\DP|PCMODULE|PC_temp [9] & ((\DP|PCMODULE|Add0~25 ) # (GND)))
// \DP|PCMODULE|Add0~27  = CARRY((!\DP|PCMODULE|Add0~25 ) # (!\DP|PCMODULE|PC_temp [9]))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~25 ),
	.combout(\DP|PCMODULE|Add0~26_combout ),
	.cout(\DP|PCMODULE|Add0~27 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~26 .lut_mask = 16'h3C3F;
defparam \DP|PCMODULE|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N6
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~11 (
// Equation(s):
// \DP|PCMODULE|PC_temp~11_combout  = (\CU|PC_LOAD~1_combout  & (((!\FULL_RESET~input_o  & \DP|PCMODULE|Add0~26_combout )))) # (!\CU|PC_LOAD~1_combout  & (\DP|DRMODULE|DR_TOCPU [1]))

	.dataa(\DP|DRMODULE|DR_TOCPU [1]),
	.datab(\FULL_RESET~input_o ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|PCMODULE|Add0~26_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~11 .lut_mask = 16'h3A0A;
defparam \DP|PCMODULE|PC_temp~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N7
dffeas \DP|PCMODULE|PC_temp[9] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[9] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N20
cycloneive_lcell_comb \DP|PCMODULE|Add0~28 (
// Equation(s):
// \DP|PCMODULE|Add0~28_combout  = (\DP|PCMODULE|PC_temp [10] & (\DP|PCMODULE|Add0~27  $ (GND))) # (!\DP|PCMODULE|PC_temp [10] & (!\DP|PCMODULE|Add0~27  & VCC))
// \DP|PCMODULE|Add0~29  = CARRY((\DP|PCMODULE|PC_temp [10] & !\DP|PCMODULE|Add0~27 ))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~27 ),
	.combout(\DP|PCMODULE|Add0~28_combout ),
	.cout(\DP|PCMODULE|Add0~29 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~28 .lut_mask = 16'hC30C;
defparam \DP|PCMODULE|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N28
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~12 (
// Equation(s):
// \DP|PCMODULE|PC_temp~12_combout  = (\CU|PC_LOAD~1_combout  & (!\FULL_RESET~input_o  & ((\DP|PCMODULE|Add0~28_combout )))) # (!\CU|PC_LOAD~1_combout  & (((\DP|DRMODULE|DR_TOCPU [2]))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\FULL_RESET~input_o ),
	.datac(\DP|DRMODULE|DR_TOCPU [2]),
	.datad(\DP|PCMODULE|Add0~28_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~12 .lut_mask = 16'h7250;
defparam \DP|PCMODULE|PC_temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N29
dffeas \DP|PCMODULE|PC_temp[10] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[10] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N22
cycloneive_lcell_comb \DP|PCMODULE|Add0~30 (
// Equation(s):
// \DP|PCMODULE|Add0~30_combout  = (\DP|PCMODULE|PC_temp [11] & (!\DP|PCMODULE|Add0~29 )) # (!\DP|PCMODULE|PC_temp [11] & ((\DP|PCMODULE|Add0~29 ) # (GND)))
// \DP|PCMODULE|Add0~31  = CARRY((!\DP|PCMODULE|Add0~29 ) # (!\DP|PCMODULE|PC_temp [11]))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~29 ),
	.combout(\DP|PCMODULE|Add0~30_combout ),
	.cout(\DP|PCMODULE|Add0~31 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~30 .lut_mask = 16'h3C3F;
defparam \DP|PCMODULE|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N14
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~13 (
// Equation(s):
// \DP|PCMODULE|PC_temp~13_combout  = (\CU|PC_LOAD~1_combout  & (((!\FULL_RESET~input_o  & \DP|PCMODULE|Add0~30_combout )))) # (!\CU|PC_LOAD~1_combout  & (\DP|DRMODULE|DR_TOCPU [3]))

	.dataa(\DP|DRMODULE|DR_TOCPU [3]),
	.datab(\FULL_RESET~input_o ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|PCMODULE|Add0~30_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~13 .lut_mask = 16'h3A0A;
defparam \DP|PCMODULE|PC_temp~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N15
dffeas \DP|PCMODULE|PC_temp[11] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[11] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N24
cycloneive_lcell_comb \DP|PCMODULE|Add0~32 (
// Equation(s):
// \DP|PCMODULE|Add0~32_combout  = (\DP|PCMODULE|PC_temp [12] & (\DP|PCMODULE|Add0~31  $ (GND))) # (!\DP|PCMODULE|PC_temp [12] & (!\DP|PCMODULE|Add0~31  & VCC))
// \DP|PCMODULE|Add0~33  = CARRY((\DP|PCMODULE|PC_temp [12] & !\DP|PCMODULE|Add0~31 ))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~31 ),
	.combout(\DP|PCMODULE|Add0~32_combout ),
	.cout(\DP|PCMODULE|Add0~33 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~32 .lut_mask = 16'hC30C;
defparam \DP|PCMODULE|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N24
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~14 (
// Equation(s):
// \DP|PCMODULE|PC_temp~14_combout  = (\CU|PC_LOAD~1_combout  & (((!\FULL_RESET~input_o  & \DP|PCMODULE|Add0~32_combout )))) # (!\CU|PC_LOAD~1_combout  & (\DP|DRMODULE|DR_TOCPU [4]))

	.dataa(\DP|DRMODULE|DR_TOCPU [4]),
	.datab(\FULL_RESET~input_o ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|PCMODULE|Add0~32_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~14 .lut_mask = 16'h3A0A;
defparam \DP|PCMODULE|PC_temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N25
dffeas \DP|PCMODULE|PC_temp[12] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[12] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N26
cycloneive_lcell_comb \DP|PCMODULE|Add0~34 (
// Equation(s):
// \DP|PCMODULE|Add0~34_combout  = (\DP|PCMODULE|PC_temp [13] & (!\DP|PCMODULE|Add0~33 )) # (!\DP|PCMODULE|PC_temp [13] & ((\DP|PCMODULE|Add0~33 ) # (GND)))
// \DP|PCMODULE|Add0~35  = CARRY((!\DP|PCMODULE|Add0~33 ) # (!\DP|PCMODULE|PC_temp [13]))

	.dataa(gnd),
	.datab(\DP|PCMODULE|PC_temp [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~33 ),
	.combout(\DP|PCMODULE|Add0~34_combout ),
	.cout(\DP|PCMODULE|Add0~35 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~34 .lut_mask = 16'h3C3F;
defparam \DP|PCMODULE|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N22
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~15 (
// Equation(s):
// \DP|PCMODULE|PC_temp~15_combout  = (\CU|PC_LOAD~1_combout  & (((!\FULL_RESET~input_o  & \DP|PCMODULE|Add0~34_combout )))) # (!\CU|PC_LOAD~1_combout  & (\DP|DRMODULE|DR_TOCPU [5]))

	.dataa(\DP|DRMODULE|DR_TOCPU [5]),
	.datab(\FULL_RESET~input_o ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|PCMODULE|Add0~34_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~15 .lut_mask = 16'h3A0A;
defparam \DP|PCMODULE|PC_temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N23
dffeas \DP|PCMODULE|PC_temp[13] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[13] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N28
cycloneive_lcell_comb \DP|PCMODULE|Add0~36 (
// Equation(s):
// \DP|PCMODULE|Add0~36_combout  = (\DP|PCMODULE|PC_temp [14] & (\DP|PCMODULE|Add0~35  $ (GND))) # (!\DP|PCMODULE|PC_temp [14] & (!\DP|PCMODULE|Add0~35  & VCC))
// \DP|PCMODULE|Add0~37  = CARRY((\DP|PCMODULE|PC_temp [14] & !\DP|PCMODULE|Add0~35 ))

	.dataa(\DP|PCMODULE|PC_temp [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PCMODULE|Add0~35 ),
	.combout(\DP|PCMODULE|Add0~36_combout ),
	.cout(\DP|PCMODULE|Add0~37 ));
// synopsys translate_off
defparam \DP|PCMODULE|Add0~36 .lut_mask = 16'hA50A;
defparam \DP|PCMODULE|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N20
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~16 (
// Equation(s):
// \DP|PCMODULE|PC_temp~16_combout  = (\CU|PC_LOAD~1_combout  & (((!\FULL_RESET~input_o  & \DP|PCMODULE|Add0~36_combout )))) # (!\CU|PC_LOAD~1_combout  & (\DP|DRMODULE|DR_TOCPU [6]))

	.dataa(\DP|DRMODULE|DR_TOCPU [6]),
	.datab(\FULL_RESET~input_o ),
	.datac(\CU|PC_LOAD~1_combout ),
	.datad(\DP|PCMODULE|Add0~36_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~16 .lut_mask = 16'h3A0A;
defparam \DP|PCMODULE|PC_temp~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N21
dffeas \DP|PCMODULE|PC_temp[14] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[14] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y50_N30
cycloneive_lcell_comb \DP|PCMODULE|Add0~38 (
// Equation(s):
// \DP|PCMODULE|Add0~38_combout  = \DP|PCMODULE|Add0~37  $ (\DP|PCMODULE|PC_temp [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|PCMODULE|PC_temp [15]),
	.cin(\DP|PCMODULE|Add0~37 ),
	.combout(\DP|PCMODULE|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|Add0~38 .lut_mask = 16'h0FF0;
defparam \DP|PCMODULE|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y50_N2
cycloneive_lcell_comb \DP|PCMODULE|PC_temp~17 (
// Equation(s):
// \DP|PCMODULE|PC_temp~17_combout  = (\CU|PC_LOAD~1_combout  & (!\FULL_RESET~input_o  & ((\DP|PCMODULE|Add0~38_combout )))) # (!\CU|PC_LOAD~1_combout  & (((\DP|DRMODULE|DR_TOCPU [7]))))

	.dataa(\CU|PC_LOAD~1_combout ),
	.datab(\FULL_RESET~input_o ),
	.datac(\DP|DRMODULE|DR_TOCPU [7]),
	.datad(\DP|PCMODULE|Add0~38_combout ),
	.cin(gnd),
	.combout(\DP|PCMODULE|PC_temp~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp~17 .lut_mask = 16'h7250;
defparam \DP|PCMODULE|PC_temp~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y50_N3
dffeas \DP|PCMODULE|PC_temp[15] (
	.clk(\CLOCK_ENABLED~clkctrl_outclk ),
	.d(\DP|PCMODULE|PC_temp~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|PCMODULE|PC_temp[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PCMODULE|PC_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PCMODULE|PC_temp[15] .is_wysiwyg = "true";
defparam \DP|PCMODULE|PC_temp[15] .power_up = "low";
// synopsys translate_on

assign SOFT_RESET = \SOFT_RESET~output_o ;

assign AR_LOAD = \AR_LOAD~output_o ;

assign AR_INC = \AR_INC~output_o ;

assign PC_BUS = \PC_BUS~output_o ;

assign PC_LOAD = \PC_LOAD~output_o ;

assign PC_INC = \PC_INC~output_o ;

assign PC_RESET = \PC_RESET~output_o ;

assign DR_BUS_H = \DR_BUS_H~output_o ;

assign DR_BUS_L = \DR_BUS_L~output_o ;

assign DR_LOAD = \DR_LOAD~output_o ;

assign TR_BUS = \TR_BUS~output_o ;

assign TR_LOAD = \TR_LOAD~output_o ;

assign IR_LOAD = \IR_LOAD~output_o ;

assign R_BUS = \R_BUS~output_o ;

assign R_LOAD = \R_LOAD~output_o ;

assign AC_BUS = \AC_BUS~output_o ;

assign AC_LOAD = \AC_LOAD~output_o ;

assign ALUS7 = \ALUS7~output_o ;

assign ALUS6 = \ALUS6~output_o ;

assign ALUS5 = \ALUS5~output_o ;

assign ALUS4 = \ALUS4~output_o ;

assign ALUS3 = \ALUS3~output_o ;

assign ALUS2 = \ALUS2~output_o ;

assign ALUS1 = \ALUS1~output_o ;

assign MEMBUS = \MEMBUS~output_o ;

assign BUSMEM = \BUSMEM~output_o ;

assign WE = \WE~output_o ;

assign T0 = \T0~output_o ;

assign T1 = \T1~output_o ;

assign T2 = \T2~output_o ;

assign T3 = \T3~output_o ;

assign T4 = \T4~output_o ;

assign T5 = \T5~output_o ;

assign T6 = \T6~output_o ;

assign T7 = \T7~output_o ;

assign INOP = \INOP~output_o ;

assign ILDAC = \ILDAC~output_o ;

assign ISTAC = \ISTAC~output_o ;

assign IMVAC = \IMVAC~output_o ;

assign IMOVR = \IMOVR~output_o ;

assign IJUMP = \IJUMP~output_o ;

assign IJMPZ = \IJMPZ~output_o ;

assign IJPNZ = \IJPNZ~output_o ;

assign IADD = \IADD~output_o ;

assign ISUB = \ISUB~output_o ;

assign IINAC = \IINAC~output_o ;

assign ICLAC = \ICLAC~output_o ;

assign IAND = \IAND~output_o ;

assign IOR = \IOR~output_o ;

assign IXOR = \IXOR~output_o ;

assign INOT = \INOT~output_o ;

assign DR_TOCPU[0] = \DR_TOCPU[0]~output_o ;

assign DR_TOCPU[1] = \DR_TOCPU[1]~output_o ;

assign DR_TOCPU[2] = \DR_TOCPU[2]~output_o ;

assign DR_TOCPU[3] = \DR_TOCPU[3]~output_o ;

assign DR_TOCPU[4] = \DR_TOCPU[4]~output_o ;

assign DR_TOCPU[5] = \DR_TOCPU[5]~output_o ;

assign DR_TOCPU[6] = \DR_TOCPU[6]~output_o ;

assign DR_TOCPU[7] = \DR_TOCPU[7]~output_o ;

assign IR_TOCPU[0] = \IR_TOCPU[0]~output_o ;

assign IR_TOCPU[1] = \IR_TOCPU[1]~output_o ;

assign IR_TOCPU[2] = \IR_TOCPU[2]~output_o ;

assign IR_TOCPU[3] = \IR_TOCPU[3]~output_o ;

assign IR_TOCPU[4] = \IR_TOCPU[4]~output_o ;

assign IR_TOCPU[5] = \IR_TOCPU[5]~output_o ;

assign IR_TOCPU[6] = \IR_TOCPU[6]~output_o ;

assign IR_TOCPU[7] = \IR_TOCPU[7]~output_o ;

assign RAM[0] = \RAM[0]~output_o ;

assign RAM[1] = \RAM[1]~output_o ;

assign RAM[2] = \RAM[2]~output_o ;

assign RAM[3] = \RAM[3]~output_o ;

assign RAM[4] = \RAM[4]~output_o ;

assign RAM[5] = \RAM[5]~output_o ;

assign RAM[6] = \RAM[6]~output_o ;

assign RAM[7] = \RAM[7]~output_o ;

assign AC_TOCPU[0] = \AC_TOCPU[0]~output_o ;

assign AC_TOCPU[1] = \AC_TOCPU[1]~output_o ;

assign AC_TOCPU[2] = \AC_TOCPU[2]~output_o ;

assign AC_TOCPU[3] = \AC_TOCPU[3]~output_o ;

assign AC_TOCPU[4] = \AC_TOCPU[4]~output_o ;

assign AC_TOCPU[5] = \AC_TOCPU[5]~output_o ;

assign AC_TOCPU[6] = \AC_TOCPU[6]~output_o ;

assign AC_TOCPU[7] = \AC_TOCPU[7]~output_o ;

assign PC_TOCPU[0] = \PC_TOCPU[0]~output_o ;

assign PC_TOCPU[1] = \PC_TOCPU[1]~output_o ;

assign PC_TOCPU[2] = \PC_TOCPU[2]~output_o ;

assign PC_TOCPU[3] = \PC_TOCPU[3]~output_o ;

assign PC_TOCPU[4] = \PC_TOCPU[4]~output_o ;

assign PC_TOCPU[5] = \PC_TOCPU[5]~output_o ;

assign PC_TOCPU[6] = \PC_TOCPU[6]~output_o ;

assign PC_TOCPU[7] = \PC_TOCPU[7]~output_o ;

assign PC_TOCPU[8] = \PC_TOCPU[8]~output_o ;

assign PC_TOCPU[9] = \PC_TOCPU[9]~output_o ;

assign PC_TOCPU[10] = \PC_TOCPU[10]~output_o ;

assign PC_TOCPU[11] = \PC_TOCPU[11]~output_o ;

assign PC_TOCPU[12] = \PC_TOCPU[12]~output_o ;

assign PC_TOCPU[13] = \PC_TOCPU[13]~output_o ;

assign PC_TOCPU[14] = \PC_TOCPU[14]~output_o ;

assign PC_TOCPU[15] = \PC_TOCPU[15]~output_o ;

endmodule
