WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1251734 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1251734 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 7324235 heartbeat IPC: 1.365 cumulative IPC: 0.8234 (Simulation time: 00 hr 00 min 44 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 6072503 cumulative IPC: 0.8234 (Simulation time: 00 hr 00 min 44 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 6072503 cumulative IPC: 0.8234 (Simulation time: 00 hr 00 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8234 instructions: 5000002 cycles: 6072503
CPU 0 Branch Prediction Accuracy: 93.72% MPKI: 19.65 Average ROB Occupancy at Mispredict: 14.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0684
BRANCH_INDIRECT: 0.263
BRANCH_CONDITIONAL: 16.7
BRANCH_DIRECT_CALL: 0.109
BRANCH_INDIRECT_CALL: 0.544
BRANCH_RETURN: 1.99

LLC TOTAL        ACCESS:      52446 HIT:      35839 MISS:      16607
LLC LOAD         ACCESS:      23913 HIT:      15145 MISS:       8768
LLC RFO          ACCESS:       3726 HIT:        970 MISS:       2756
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16286 HIT:      16283 MISS:          3
LLC TRANSLATION  ACCESS:       8521 HIT:       3441 MISS:       5080
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 300.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1415558 HIT:    1331723 MISS:      83835
cpu0_DTLB LOAD         ACCESS:    1415558 HIT:    1331723 MISS:      83835
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 36.98 cycles
cpu0_ITLB TOTAL        ACCESS:     161332 HIT:     153363 MISS:       7969
cpu0_ITLB LOAD         ACCESS:     161332 HIT:     153363 MISS:       7969
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.92 cycles
cpu0_L1D TOTAL        ACCESS:    1600418 HIT:    1478746 MISS:     121672
cpu0_L1D LOAD         ACCESS:    1183711 HIT:    1091044 MISS:      92667
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     403324 HIT:     384948 MISS:      18376
cpu0_L1D TRANSLATION  ACCESS:      13383 HIT:       2754 MISS:      10629
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 48.78 cycles
cpu0_L1I TOTAL        ACCESS:     176273 HIT:     165675 MISS:      10598
cpu0_L1I LOAD         ACCESS:     176273 HIT:     165675 MISS:      10598
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 36.24 cycles
cpu0_L2C TOTAL        ACCESS:      89530 HIT:      53335 MISS:      36195
cpu0_L2C LOAD         ACCESS:      56507 HIT:      32594 MISS:      23913
cpu0_L2C RFO          ACCESS:       5059 HIT:       1333 MISS:       3726
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17419 HIT:      17384 MISS:         35
cpu0_L2C TRANSLATION  ACCESS:      10545 HIT:       2024 MISS:       8521
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 158.4 cycles
cpu0_STLB TOTAL        ACCESS:      53370 HIT:      44272 MISS:       9098
cpu0_STLB LOAD         ACCESS:      53370 HIT:      44272 MISS:       9098
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 326.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4719
  ROW_BUFFER_MISS:      11882
 AVG DBUS CONGESTED CYCLE: 3.907
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        615
  FULL:       2095
