{
    "DESIGN_NAME": "alpha2_3_simple_wb_wrapper",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 50,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/alpha2_3_simple_wb_wrapper.v",
        "dir::../../verilog/rtl/CF_SPI_WB.v",
        "dir::../../verilog/rtl/CF_SPI.v",
        "dir::../../verilog/rtl/spi_master.v",
        "dir::../../verilog/rtl/EF_GPIO8_WB.v",
        "dir::../../verilog/rtl/EF_GPIO8.v",
        "dir::../../verilog/rtl/cf_util_lib.v",
        "dir::../../verilog/rtl/util_lib.v"
    ],
    "FP_CORE_UTIL": 30,
    "PL_TARGET_DENSITY": 0.40,
    "SYNTH_STRATEGY": "AREA 0"
}