ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.ITM_SendChar,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LVL0:
  26              	.LFB69:
  27              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 2


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 3


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 4


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 5


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 6


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 7


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 8


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 9


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 10


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 11


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 12


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 13


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 14


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 15


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 16


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 17


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 18


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 19


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 20


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 21


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 22


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 23


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 24


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 25


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 26


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 27


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 28


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 29


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 30


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 31


1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 32


1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Drivers/CMSIS/Include/core_cm3.h ****   }
1775:Drivers/CMSIS/Include/core_cm3.h **** }
1776:Drivers/CMSIS/Include/core_cm3.h **** 
1777:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Drivers/CMSIS/Include/core_cm3.h **** 
1779:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Drivers/CMSIS/Include/core_cm3.h **** 
1781:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Drivers/CMSIS/Include/core_cm3.h **** 
1783:Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Drivers/CMSIS/Include/core_cm3.h **** 
1785:Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:Drivers/CMSIS/Include/core_cm3.h **** 
1787:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Drivers/CMSIS/Include/core_cm3.h **** /**
1789:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:Drivers/CMSIS/Include/core_cm3.h ****  */
1794:Drivers/CMSIS/Include/core_cm3.h **** 
1795:Drivers/CMSIS/Include/core_cm3.h **** /**
1796:Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Drivers/CMSIS/Include/core_cm3.h ****   \returns
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 33


1799:Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Drivers/CMSIS/Include/core_cm3.h ****  */
1803:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Drivers/CMSIS/Include/core_cm3.h **** {
1805:Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Drivers/CMSIS/Include/core_cm3.h **** }
1807:Drivers/CMSIS/Include/core_cm3.h **** 
1808:Drivers/CMSIS/Include/core_cm3.h **** 
1809:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Drivers/CMSIS/Include/core_cm3.h **** 
1811:Drivers/CMSIS/Include/core_cm3.h **** 
1812:Drivers/CMSIS/Include/core_cm3.h **** 
1813:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Drivers/CMSIS/Include/core_cm3.h **** /**
1815:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:Drivers/CMSIS/Include/core_cm3.h ****  */
1820:Drivers/CMSIS/Include/core_cm3.h **** 
1821:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Drivers/CMSIS/Include/core_cm3.h **** 
1823:Drivers/CMSIS/Include/core_cm3.h **** /**
1824:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Drivers/CMSIS/Include/core_cm3.h ****  */
1834:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1835:Drivers/CMSIS/Include/core_cm3.h **** {
1836:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1837:Drivers/CMSIS/Include/core_cm3.h ****   {
1838:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Drivers/CMSIS/Include/core_cm3.h ****   }
1840:Drivers/CMSIS/Include/core_cm3.h **** 
1841:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1842:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1843:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1844:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1845:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
1848:Drivers/CMSIS/Include/core_cm3.h **** }
1849:Drivers/CMSIS/Include/core_cm3.h **** 
1850:Drivers/CMSIS/Include/core_cm3.h **** #endif
1851:Drivers/CMSIS/Include/core_cm3.h **** 
1852:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1853:Drivers/CMSIS/Include/core_cm3.h **** 
1854:Drivers/CMSIS/Include/core_cm3.h **** 
1855:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 34


1856:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################### Debug In/Output function #################################
1857:Drivers/CMSIS/Include/core_cm3.h **** /**
1858:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1859:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1860:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that access the ITM debug interface.
1861:Drivers/CMSIS/Include/core_cm3.h ****   @{
1862:Drivers/CMSIS/Include/core_cm3.h ****  */
1863:Drivers/CMSIS/Include/core_cm3.h **** 
1864:Drivers/CMSIS/Include/core_cm3.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
1865:Drivers/CMSIS/Include/core_cm3.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
1866:Drivers/CMSIS/Include/core_cm3.h **** 
1867:Drivers/CMSIS/Include/core_cm3.h **** 
1868:Drivers/CMSIS/Include/core_cm3.h **** /**
1869:Drivers/CMSIS/Include/core_cm3.h ****   \brief   ITM Send Character
1870:Drivers/CMSIS/Include/core_cm3.h ****   \details Transmits a character via the ITM channel 0, and
1871:Drivers/CMSIS/Include/core_cm3.h ****            \li Just returns when no debugger is connected that has booked the output.
1872:Drivers/CMSIS/Include/core_cm3.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1873:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     ch  Character to transmit.
1874:Drivers/CMSIS/Include/core_cm3.h ****   \returns            Character to transmit.
1875:Drivers/CMSIS/Include/core_cm3.h ****  */
1876:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1877:Drivers/CMSIS/Include/core_cm3.h **** {
  28              		.loc 2 1877 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  33              		.loc 2 1878 3 view .LVU1
  34              		.loc 2 1878 12 is_stmt 0 view .LVU2
  35 0000 4FF06043 		mov	r3, #-536870912
  36 0004 D3F8803E 		ldr	r3, [r3, #3712]
  37              		.loc 2 1878 6 view .LVU3
  38 0008 13F0010F 		tst	r3, #1
  39 000c 11D0     		beq	.L2
1879:Drivers/CMSIS/Include/core_cm3.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  40              		.loc 2 1879 12 view .LVU4
  41 000e 4FF06043 		mov	r3, #-536870912
  42 0012 D3F8003E 		ldr	r3, [r3, #3584]
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  43              		.loc 2 1878 48 discriminator 1 view .LVU5
  44 0016 13F0010F 		tst	r3, #1
  45 001a 01D1     		bne	.L3
  46 001c 7047     		bx	lr
  47              	.L4:
1880:Drivers/CMSIS/Include/core_cm3.h ****   {
1881:Drivers/CMSIS/Include/core_cm3.h ****     while (ITM->PORT[0U].u32 == 0UL)
1882:Drivers/CMSIS/Include/core_cm3.h ****     {
1883:Drivers/CMSIS/Include/core_cm3.h ****       __NOP();
  48              		.loc 2 1883 7 is_stmt 1 view .LVU6
  49              		.syntax unified
  50              	@ 1883 "Drivers/CMSIS/Include/core_cm3.h" 1
  51 001e 00BF     		nop
  52              	@ 0 "" 2
  53              		.thumb
  54              		.syntax unified
  55              	.L3:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 35


1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  56              		.loc 2 1881 30 view .LVU7
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  57              		.loc 2 1881 25 is_stmt 0 view .LVU8
  58 0020 4FF06043 		mov	r3, #-536870912
  59 0024 1B68     		ldr	r3, [r3]
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  60              		.loc 2 1881 30 view .LVU9
  61 0026 002B     		cmp	r3, #0
  62 0028 F9D0     		beq	.L4
1884:Drivers/CMSIS/Include/core_cm3.h ****     }
1885:Drivers/CMSIS/Include/core_cm3.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  63              		.loc 2 1885 5 is_stmt 1 view .LVU10
  64              		.loc 2 1885 24 is_stmt 0 view .LVU11
  65 002a C3B2     		uxtb	r3, r0
  66              		.loc 2 1885 22 view .LVU12
  67 002c 4FF06042 		mov	r2, #-536870912
  68 0030 1370     		strb	r3, [r2]
  69              	.L2:
1886:Drivers/CMSIS/Include/core_cm3.h ****   }
1887:Drivers/CMSIS/Include/core_cm3.h ****   return (ch);
  70              		.loc 2 1887 3 is_stmt 1 view .LVU13
1888:Drivers/CMSIS/Include/core_cm3.h **** }
  71              		.loc 2 1888 1 is_stmt 0 view .LVU14
  72 0032 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE69:
  76              		.section	.text.MX_GPIO_Init,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MX_GPIO_Init:
  83              	.LFB87:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 36


  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <stdbool.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI_TIMEOUT 1000
  36:Core/Src/main.c **** #define TIME_GAME 20
  37:Core/Src/main.c **** #define BUFFER_SIZE 10
  38:Core/Src/main.c **** #define PI 3
  39:Core/Src/main.c **** #define DELAY_DEBOUNCE 300
  40:Core/Src/main.c **** #define SEED 1234
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** // Define pour le MP3 - a utilise avec la fonction void play_track(uint8_t track_nb);
  43:Core/Src/main.c **** // Corresponds  la position de la bande sons dans la mmoire de l'interface haut parleur
  44:Core/Src/main.c **** #define BIP 1
  45:Core/Src/main.c **** #define SOUND_START_BOMB 2
  46:Core/Src/main.c **** #define BOMB_DEFUSED 3
  47:Core/Src/main.c **** #define BOMB_EXPLODED 4
  48:Core/Src/main.c **** #define SOUND_PUSH_BUTTON 5
  49:Core/Src/main.c **** #define BOMB_HAS_BEEN_PLANTED 6
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  65:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  66:Core/Src/main.c **** TIM_HandleTypeDef htim9;
  67:Core/Src/main.c **** TIM_HandleTypeDef htim10;
  68:Core/Src/main.c **** TIM_HandleTypeDef htim11;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** UART_HandleTypeDef huart4;
  71:Core/Src/main.c **** UART_HandleTypeDef huart2;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE BEGIN PV */
  74:Core/Src/main.c **** // region[rgba(1, 70, 70, 0.3)]
  75:Core/Src/main.c **** uint16_t adcData[2];
  76:Core/Src/main.c **** uint32_t buttonElapsed[4] = {0, 0, 0, 0};
  77:Core/Src/main.c **** uint32_t seed;
  78:Core/Src/main.c **** bool seedInitialized = false;
  79:Core/Src/main.c **** uint8_t second;
  80:Core/Src/main.c **** uint8_t time_in_second = 20;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 37


  81:Core/Src/main.c **** uint8_t flag_bipbip = 0;
  82:Core/Src/main.c **** uint8_t freqence_bipbip = 0;
  83:Core/Src/main.c **** uint8_t buttonOrderPlant[4] = {1, 2, 3, 4};
  84:Core/Src/main.c **** uint8_t buttonPlantCurrentIndex = 0;
  85:Core/Src/main.c **** uint8_t buttonNotAllPushed = 1;
  86:Core/Src/main.c **** uint8_t buttonOrderDefuse[4];
  87:Core/Src/main.c **** uint8_t buttonCurrentIndex = 0;
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** volatile bool adcOk = false;
  90:Core/Src/main.c **** volatile bool buttonOk = false;
  91:Core/Src/main.c **** typedef enum
  92:Core/Src/main.c **** {
  93:Core/Src/main.c ****   ETAT_INITIALISATION,
  94:Core/Src/main.c ****   ETAT_JEU,
  95:Core/Src/main.c ****   ETAT_VICTOIRE,
  96:Core/Src/main.c ****   ETAT_DEFAITE
  97:Core/Src/main.c **** } EtatJeu;
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** EtatJeu etat = ETAT_INITIALISATION;
 100:Core/Src/main.c **** // endregion
 101:Core/Src/main.c **** /* USER CODE END PV */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 104:Core/Src/main.c **** void SystemClock_Config(void);
 105:Core/Src/main.c **** static void MX_GPIO_Init(void);
 106:Core/Src/main.c **** static void MX_DMA_Init(void);
 107:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 108:Core/Src/main.c **** static void MX_ADC_Init(void);
 109:Core/Src/main.c **** static void MX_SPI1_Init(void);
 110:Core/Src/main.c **** static void MX_TIM10_Init(void);
 111:Core/Src/main.c **** static void MX_UART4_Init(void);
 112:Core/Src/main.c **** static void MX_TIM2_Init(void);
 113:Core/Src/main.c **** static void MX_TIM9_Init(void);
 114:Core/Src/main.c **** static void MX_TIM11_Init(void);
 115:Core/Src/main.c **** static void MX_TIM3_Init(void);
 116:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 117:Core/Src/main.c **** void ledUpdate(uint16_t adcValue, TIM_HandleTypeDef *htim, uint32_t Channel);
 118:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data);
 119:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second);
 120:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
 121:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second);
 122:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second);
 123:Core/Src/main.c **** void play();
 124:Core/Src/main.c **** void play_track(uint8_t track_nb);
 125:Core/Src/main.c **** void randomButtonSequence();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** /* USER CODE END PFP */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 130:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /* USER CODE END 0 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /**
 135:Core/Src/main.c ****  * @brief  The application entry point.
 136:Core/Src/main.c ****  * @retval int
 137:Core/Src/main.c ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 38


 138:Core/Src/main.c **** int main(void)
 139:Core/Src/main.c **** {
 140:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* USER CODE END 1 */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 147:Core/Src/main.c ****   HAL_Init();
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* USER CODE END Init */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* Configure the system clock */
 154:Core/Src/main.c ****   SystemClock_Config();
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE END SysInit */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* Initialize all configured peripherals */
 161:Core/Src/main.c ****   MX_GPIO_Init();
 162:Core/Src/main.c ****   MX_DMA_Init();
 163:Core/Src/main.c ****   MX_USART2_UART_Init();
 164:Core/Src/main.c ****   MX_ADC_Init();
 165:Core/Src/main.c ****   MX_SPI1_Init();
 166:Core/Src/main.c ****   MX_TIM10_Init();
 167:Core/Src/main.c ****   MX_UART4_Init();
 168:Core/Src/main.c ****   MX_TIM2_Init();
 169:Core/Src/main.c ****   MX_TIM9_Init();
 170:Core/Src/main.c ****   MX_TIM11_Init();
 171:Core/Src/main.c ****   MX_TIM3_Init();
 172:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 173:Core/Src/main.c ****   printf("Starting\r\n");
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim10); // Timer dcompteur
 176:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 177:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 178:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 179:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   BCD_Init(0);
 182:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 183:Core/Src/main.c ****   /* USER CODE END 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Infinite loop */
 186:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 187:Core/Src/main.c ****   // region[rgba(52, 73, 94, 0.1)]
 188:Core/Src/main.c ****   while (1)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     switch (etat)
 191:Core/Src/main.c ****     {
 192:Core/Src/main.c ****       // Initialisation
 193:Core/Src/main.c ****     case ETAT_INITIALISATION:
 194:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 39


 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****       printf("ETAT_INITIALISATION\r\n");
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****       break;
 199:Core/Src/main.c ****     }
 200:Core/Src/main.c ****       // Jeu
 201:Core/Src/main.c ****     case ETAT_JEU:
 202:Core/Src/main.c ****     {
 203:Core/Src/main.c ****       if (etat == ETAT_JEU)
 204:Core/Src/main.c ****       {
 205:Core/Src/main.c ****         BCD_Init(time_in_second);
 206:Core/Src/main.c ****         printf("ETAT_JEU\r\n");
 207:Core/Src/main.c ****         if (time_in_second == 0)
 208:Core/Src/main.c ****         {
 209:Core/Src/main.c ****           etat = ETAT_DEFAITE;
 210:Core/Src/main.c ****         }
 211:Core/Src/main.c ****         if (buttonOk && adcOk)
 212:Core/Src/main.c ****         {
 213:Core/Src/main.c ****           etat = ETAT_VICTOIRE;
 214:Core/Src/main.c ****         }
 215:Core/Src/main.c ****         // Gestion bip bip
 216:Core/Src/main.c ****         if (time_in_second > 15)
 217:Core/Src/main.c ****         {
 218:Core/Src/main.c ****           freqence_bipbip = 200;
 219:Core/Src/main.c ****         }
 220:Core/Src/main.c ****         if (15 >= time_in_second)
 221:Core/Src/main.c ****         {
 222:Core/Src/main.c ****           freqence_bipbip = 100;
 223:Core/Src/main.c ****         }
 224:Core/Src/main.c ****         if (10 >= time_in_second)
 225:Core/Src/main.c ****         {
 226:Core/Src/main.c ****           freqence_bipbip = 50;
 227:Core/Src/main.c ****         }
 228:Core/Src/main.c ****         if (5 > time_in_second)
 229:Core/Src/main.c ****         {
 230:Core/Src/main.c ****           freqence_bipbip = 30;
 231:Core/Src/main.c ****         }
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****         if (flag_bipbip > freqence_bipbip)
 234:Core/Src/main.c ****         {
 235:Core/Src/main.c ****           play_track(BIP);
 236:Core/Src/main.c ****           flag_bipbip = 0;
 237:Core/Src/main.c ****         }
 238:Core/Src/main.c ****       }
 239:Core/Src/main.c ****       break;
 240:Core/Src/main.c ****     }
 241:Core/Src/main.c ****     // Victoire
 242:Core/Src/main.c ****     case ETAT_VICTOIRE:
 243:Core/Src/main.c ****     {
 244:Core/Src/main.c ****       if (etat == ETAT_VICTOIRE)
 245:Core/Src/main.c ****       {
 246:Core/Src/main.c ****         printf("ETAT_VICTOIRE\r\n");
 247:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 248:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 249:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 250:Core/Src/main.c ****       }
 251:Core/Src/main.c ****       break;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 40


 252:Core/Src/main.c ****     }
 253:Core/Src/main.c ****     // Dfaite
 254:Core/Src/main.c ****     case ETAT_DEFAITE:
 255:Core/Src/main.c ****     {
 256:Core/Src/main.c ****       if (etat == ETAT_DEFAITE)
 257:Core/Src/main.c ****       {
 258:Core/Src/main.c ****         printf("ETAT_DEFAITE\r\n");
 259:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
 260:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 261:Core/Src/main.c ****       }
 262:Core/Src/main.c ****     }
 263:Core/Src/main.c ****     default:
 264:Core/Src/main.c ****       break;
 265:Core/Src/main.c ****     }
 266:Core/Src/main.c ****   }
 267:Core/Src/main.c ****   // endregion
 268:Core/Src/main.c ****   /* USER CODE END WHILE */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE BEGIN 3 */
 271:Core/Src/main.c ****   /* USER CODE END 3 */
 272:Core/Src/main.c **** }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** /**
 275:Core/Src/main.c ****  * @brief System Clock Configuration
 276:Core/Src/main.c ****  * @retval None
 277:Core/Src/main.c ****  */
 278:Core/Src/main.c **** void SystemClock_Config(void)
 279:Core/Src/main.c **** {
 280:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 281:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 284:Core/Src/main.c ****    */
 285:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 288:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 289:Core/Src/main.c ****    */
 290:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 291:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 292:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 297:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 303:Core/Src/main.c ****    */
 304:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 305:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 306:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 307:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 308:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 41


 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 311:Core/Src/main.c ****   {
 312:Core/Src/main.c ****     Error_Handler();
 313:Core/Src/main.c ****   }
 314:Core/Src/main.c **** }
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
 317:Core/Src/main.c ****  * @brief ADC Initialization Function
 318:Core/Src/main.c ****  * @param None
 319:Core/Src/main.c ****  * @retval None
 320:Core/Src/main.c ****  */
 321:Core/Src/main.c **** static void MX_ADC_Init(void)
 322:Core/Src/main.c **** {
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 335:Core/Src/main.c ****    */
 336:Core/Src/main.c ****   hadc.Instance = ADC1;
 337:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 338:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 339:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 340:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 341:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 342:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 343:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 344:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 345:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 346:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 347:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 348:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 349:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 350:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 351:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 357:Core/Src/main.c ****    */
 358:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 359:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 360:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 361:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 362:Core/Src/main.c ****   {
 363:Core/Src/main.c ****     Error_Handler();
 364:Core/Src/main.c ****   }
 365:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 42


 366:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 367:Core/Src/main.c ****    */
 368:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 369:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 370:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 371:Core/Src/main.c ****   {
 372:Core/Src/main.c ****     Error_Handler();
 373:Core/Src/main.c ****   }
 374:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 377:Core/Src/main.c **** }
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** /**
 380:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 381:Core/Src/main.c ****  * @param None
 382:Core/Src/main.c ****  * @retval None
 383:Core/Src/main.c ****  */
 384:Core/Src/main.c **** static void MX_SPI1_Init(void)
 385:Core/Src/main.c **** {
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 394:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 395:Core/Src/main.c ****   hspi1.Instance = SPI1;
 396:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 397:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 398:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 399:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 400:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 401:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 402:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 403:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 404:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 405:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 406:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 407:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 408:Core/Src/main.c ****   {
 409:Core/Src/main.c ****     Error_Handler();
 410:Core/Src/main.c ****   }
 411:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 414:Core/Src/main.c **** }
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** /**
 417:Core/Src/main.c ****  * @brief TIM2 Initialization Function
 418:Core/Src/main.c ****  * @param None
 419:Core/Src/main.c ****  * @retval None
 420:Core/Src/main.c ****  */
 421:Core/Src/main.c **** static void MX_TIM2_Init(void)
 422:Core/Src/main.c **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 43


 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 429:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 434:Core/Src/main.c ****   htim2.Instance = TIM2;
 435:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 436:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 437:Core/Src/main.c ****   htim2.Init.Period = 49;
 438:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 439:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 440:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 441:Core/Src/main.c ****   {
 442:Core/Src/main.c ****     Error_Handler();
 443:Core/Src/main.c ****   }
 444:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 445:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 446:Core/Src/main.c ****   {
 447:Core/Src/main.c ****     Error_Handler();
 448:Core/Src/main.c ****   }
 449:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 450:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 451:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 452:Core/Src/main.c ****   {
 453:Core/Src/main.c ****     Error_Handler();
 454:Core/Src/main.c ****   }
 455:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 458:Core/Src/main.c **** }
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** /**
 461:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 462:Core/Src/main.c ****  * @param None
 463:Core/Src/main.c ****  * @retval None
 464:Core/Src/main.c ****  */
 465:Core/Src/main.c **** static void MX_TIM3_Init(void)
 466:Core/Src/main.c **** {
 467:Core/Src/main.c **** 
 468:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 469:Core/Src/main.c **** 
 470:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 473:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 478:Core/Src/main.c ****   htim3.Instance = TIM3;
 479:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 44


 480:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 481:Core/Src/main.c ****   htim3.Init.Period = 15999;
 482:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 483:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 484:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 485:Core/Src/main.c ****   {
 486:Core/Src/main.c ****     Error_Handler();
 487:Core/Src/main.c ****   }
 488:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 489:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 490:Core/Src/main.c ****   {
 491:Core/Src/main.c ****     Error_Handler();
 492:Core/Src/main.c ****   }
 493:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 494:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 495:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 496:Core/Src/main.c ****   {
 497:Core/Src/main.c ****     Error_Handler();
 498:Core/Src/main.c ****   }
 499:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 502:Core/Src/main.c **** }
 503:Core/Src/main.c **** 
 504:Core/Src/main.c **** /**
 505:Core/Src/main.c ****  * @brief TIM9 Initialization Function
 506:Core/Src/main.c ****  * @param None
 507:Core/Src/main.c ****  * @retval None
 508:Core/Src/main.c ****  */
 509:Core/Src/main.c **** static void MX_TIM9_Init(void)
 510:Core/Src/main.c **** {
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE END TIM9_Init 0 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 517:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE END TIM9_Init 1 */
 522:Core/Src/main.c ****   htim9.Instance = TIM9;
 523:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 524:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 525:Core/Src/main.c ****   htim9.Init.Period = 65535;
 526:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 527:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 528:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 529:Core/Src/main.c ****   {
 530:Core/Src/main.c ****     Error_Handler();
 531:Core/Src/main.c ****   }
 532:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 533:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 534:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 535:Core/Src/main.c ****   {
 536:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 45


 537:Core/Src/main.c ****   }
 538:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 539:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 540:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 541:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 542:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 543:Core/Src/main.c ****   {
 544:Core/Src/main.c ****     Error_Handler();
 545:Core/Src/main.c ****   }
 546:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /* USER CODE END TIM9_Init 2 */
 549:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim9);
 550:Core/Src/main.c **** }
 551:Core/Src/main.c **** 
 552:Core/Src/main.c **** /**
 553:Core/Src/main.c ****  * @brief TIM10 Initialization Function
 554:Core/Src/main.c ****  * @param None
 555:Core/Src/main.c ****  * @retval None
 556:Core/Src/main.c ****  */
 557:Core/Src/main.c **** static void MX_TIM10_Init(void)
 558:Core/Src/main.c **** {
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 569:Core/Src/main.c ****   htim10.Instance = TIM10;
 570:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 571:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 572:Core/Src/main.c ****   htim10.Init.Period = 31999;
 573:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 574:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 575:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 576:Core/Src/main.c ****   {
 577:Core/Src/main.c ****     Error_Handler();
 578:Core/Src/main.c ****   }
 579:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 580:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 581:Core/Src/main.c ****   {
 582:Core/Src/main.c ****     Error_Handler();
 583:Core/Src/main.c ****   }
 584:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
 587:Core/Src/main.c **** }
 588:Core/Src/main.c **** 
 589:Core/Src/main.c **** /**
 590:Core/Src/main.c ****  * @brief TIM11 Initialization Function
 591:Core/Src/main.c ****  * @param None
 592:Core/Src/main.c ****  * @retval None
 593:Core/Src/main.c ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 46


 594:Core/Src/main.c **** static void MX_TIM11_Init(void)
 595:Core/Src/main.c **** {
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   /* USER CODE END TIM11_Init 0 */
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* USER CODE END TIM11_Init 1 */
 606:Core/Src/main.c ****   htim11.Instance = TIM11;
 607:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 608:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 609:Core/Src/main.c ****   htim11.Init.Period = 65535;
 610:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 611:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 612:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 613:Core/Src/main.c ****   {
 614:Core/Src/main.c ****     Error_Handler();
 615:Core/Src/main.c ****   }
 616:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 617:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 618:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 619:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 620:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 621:Core/Src/main.c ****   {
 622:Core/Src/main.c ****     Error_Handler();
 623:Core/Src/main.c ****   }
 624:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /* USER CODE END TIM11_Init 2 */
 627:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim11);
 628:Core/Src/main.c **** }
 629:Core/Src/main.c **** 
 630:Core/Src/main.c **** /**
 631:Core/Src/main.c ****  * @brief UART4 Initialization Function
 632:Core/Src/main.c ****  * @param None
 633:Core/Src/main.c ****  * @retval None
 634:Core/Src/main.c ****  */
 635:Core/Src/main.c **** static void MX_UART4_Init(void)
 636:Core/Src/main.c **** {
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 641:Core/Src/main.c **** 
 642:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 645:Core/Src/main.c ****   huart4.Instance = UART4;
 646:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 647:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 648:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 649:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 650:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 47


 651:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 652:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 653:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 654:Core/Src/main.c ****   {
 655:Core/Src/main.c ****     Error_Handler();
 656:Core/Src/main.c ****   }
 657:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 660:Core/Src/main.c **** }
 661:Core/Src/main.c **** 
 662:Core/Src/main.c **** /**
 663:Core/Src/main.c ****  * @brief USART2 Initialization Function
 664:Core/Src/main.c ****  * @param None
 665:Core/Src/main.c ****  * @retval None
 666:Core/Src/main.c ****  */
 667:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 668:Core/Src/main.c **** {
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 673:Core/Src/main.c **** 
 674:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 677:Core/Src/main.c ****   huart2.Instance = USART2;
 678:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 679:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 680:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 681:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 682:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 683:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 684:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 685:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 686:Core/Src/main.c ****   {
 687:Core/Src/main.c ****     Error_Handler();
 688:Core/Src/main.c ****   }
 689:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 690:Core/Src/main.c **** 
 691:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 692:Core/Src/main.c **** }
 693:Core/Src/main.c **** 
 694:Core/Src/main.c **** /**
 695:Core/Src/main.c ****  * Enable DMA controller clock
 696:Core/Src/main.c ****  */
 697:Core/Src/main.c **** static void MX_DMA_Init(void)
 698:Core/Src/main.c **** {
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /* DMA controller clock enable */
 701:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 702:Core/Src/main.c **** 
 703:Core/Src/main.c ****   /* DMA interrupt init */
 704:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 705:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 706:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 707:Core/Src/main.c **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 48


 708:Core/Src/main.c **** 
 709:Core/Src/main.c **** /**
 710:Core/Src/main.c ****  * @brief GPIO Initialization Function
 711:Core/Src/main.c ****  * @param None
 712:Core/Src/main.c ****  * @retval None
 713:Core/Src/main.c ****  */
 714:Core/Src/main.c **** static void MX_GPIO_Init(void)
 715:Core/Src/main.c **** {
  84              		.loc 1 715 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 40
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 24
  91              		.cfi_offset 4, -24
  92              		.cfi_offset 5, -20
  93              		.cfi_offset 6, -16
  94              		.cfi_offset 7, -12
  95              		.cfi_offset 8, -8
  96              		.cfi_offset 14, -4
  97 0004 8AB0     		sub	sp, sp, #40
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 64
 716:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 100              		.loc 1 716 3 view .LVU16
 101              		.loc 1 716 20 is_stmt 0 view .LVU17
 102 0006 0024     		movs	r4, #0
 103 0008 0594     		str	r4, [sp, #20]
 104 000a 0694     		str	r4, [sp, #24]
 105 000c 0794     		str	r4, [sp, #28]
 106 000e 0894     		str	r4, [sp, #32]
 107 0010 0994     		str	r4, [sp, #36]
 717:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 718:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 721:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 108              		.loc 1 721 3 is_stmt 1 view .LVU18
 109              	.LBB4:
 110              		.loc 1 721 3 view .LVU19
 111              		.loc 1 721 3 view .LVU20
 112 0012 374B     		ldr	r3, .L7
 113 0014 DA69     		ldr	r2, [r3, #28]
 114 0016 42F00402 		orr	r2, r2, #4
 115 001a DA61     		str	r2, [r3, #28]
 116              		.loc 1 721 3 view .LVU21
 117 001c DA69     		ldr	r2, [r3, #28]
 118 001e 02F00402 		and	r2, r2, #4
 119 0022 0192     		str	r2, [sp, #4]
 120              		.loc 1 721 3 view .LVU22
 121 0024 019A     		ldr	r2, [sp, #4]
 122              	.LBE4:
 123              		.loc 1 721 3 view .LVU23
 722:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 124              		.loc 1 722 3 view .LVU24
 125              	.LBB5:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 49


 126              		.loc 1 722 3 view .LVU25
 127              		.loc 1 722 3 view .LVU26
 128 0026 DA69     		ldr	r2, [r3, #28]
 129 0028 42F02002 		orr	r2, r2, #32
 130 002c DA61     		str	r2, [r3, #28]
 131              		.loc 1 722 3 view .LVU27
 132 002e DA69     		ldr	r2, [r3, #28]
 133 0030 02F02002 		and	r2, r2, #32
 134 0034 0292     		str	r2, [sp, #8]
 135              		.loc 1 722 3 view .LVU28
 136 0036 029A     		ldr	r2, [sp, #8]
 137              	.LBE5:
 138              		.loc 1 722 3 view .LVU29
 723:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 139              		.loc 1 723 3 view .LVU30
 140              	.LBB6:
 141              		.loc 1 723 3 view .LVU31
 142              		.loc 1 723 3 view .LVU32
 143 0038 DA69     		ldr	r2, [r3, #28]
 144 003a 42F00102 		orr	r2, r2, #1
 145 003e DA61     		str	r2, [r3, #28]
 146              		.loc 1 723 3 view .LVU33
 147 0040 DA69     		ldr	r2, [r3, #28]
 148 0042 02F00102 		and	r2, r2, #1
 149 0046 0392     		str	r2, [sp, #12]
 150              		.loc 1 723 3 view .LVU34
 151 0048 039A     		ldr	r2, [sp, #12]
 152              	.LBE6:
 153              		.loc 1 723 3 view .LVU35
 724:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 154              		.loc 1 724 3 view .LVU36
 155              	.LBB7:
 156              		.loc 1 724 3 view .LVU37
 157              		.loc 1 724 3 view .LVU38
 158 004a DA69     		ldr	r2, [r3, #28]
 159 004c 42F00202 		orr	r2, r2, #2
 160 0050 DA61     		str	r2, [r3, #28]
 161              		.loc 1 724 3 view .LVU39
 162 0052 DB69     		ldr	r3, [r3, #28]
 163 0054 03F00203 		and	r3, r3, #2
 164 0058 0493     		str	r3, [sp, #16]
 165              		.loc 1 724 3 view .LVU40
 166 005a 049B     		ldr	r3, [sp, #16]
 167              	.LBE7:
 168              		.loc 1 724 3 view .LVU41
 725:Core/Src/main.c **** 
 726:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 727:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 169              		.loc 1 727 3 view .LVU42
 170 005c DFF89480 		ldr	r8, .L7+4
 171 0060 2246     		mov	r2, r4
 172 0062 4FF40051 		mov	r1, #8192
 173 0066 4046     		mov	r0, r8
 174 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 175              	.LVL1:
 728:Core/Src/main.c **** 
 729:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 50


 730:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 176              		.loc 1 730 3 view .LVU43
 177 006c 224D     		ldr	r5, .L7+8
 178 006e 2246     		mov	r2, r4
 179 0070 4FF48071 		mov	r1, #256
 180 0074 2846     		mov	r0, r5
 181 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 182              	.LVL2:
 731:Core/Src/main.c **** 
 732:Core/Src/main.c ****   /*Configure GPIO pins : BTN_4_Pin BTN_3_Pin */
 733:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_4_Pin | BTN_3_Pin;
 183              		.loc 1 733 3 view .LVU44
 184              		.loc 1 733 23 is_stmt 0 view .LVU45
 185 007a 6023     		movs	r3, #96
 186 007c 0593     		str	r3, [sp, #20]
 734:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 187              		.loc 1 734 3 is_stmt 1 view .LVU46
 188              		.loc 1 734 24 is_stmt 0 view .LVU47
 189 007e 4FF48816 		mov	r6, #1114112
 190 0082 0696     		str	r6, [sp, #24]
 735:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 735 3 is_stmt 1 view .LVU48
 192              		.loc 1 735 24 is_stmt 0 view .LVU49
 193 0084 0794     		str	r4, [sp, #28]
 736:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 194              		.loc 1 736 3 is_stmt 1 view .LVU50
 195 0086 05A9     		add	r1, sp, #20
 196 0088 1C48     		ldr	r0, .L7+12
 197 008a FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL3:
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /*Configure GPIO pin : LED_5_Pin */
 739:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_5_Pin;
 199              		.loc 1 739 3 view .LVU51
 200              		.loc 1 739 23 is_stmt 0 view .LVU52
 201 008e 4FF40053 		mov	r3, #8192
 202 0092 0593     		str	r3, [sp, #20]
 740:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 740 3 is_stmt 1 view .LVU53
 204              		.loc 1 740 24 is_stmt 0 view .LVU54
 205 0094 0127     		movs	r7, #1
 206 0096 0697     		str	r7, [sp, #24]
 741:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 741 3 is_stmt 1 view .LVU55
 208              		.loc 1 741 24 is_stmt 0 view .LVU56
 209 0098 0794     		str	r4, [sp, #28]
 742:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 742 3 is_stmt 1 view .LVU57
 211              		.loc 1 742 25 is_stmt 0 view .LVU58
 212 009a 0894     		str	r4, [sp, #32]
 743:Core/Src/main.c ****   HAL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 213              		.loc 1 743 3 is_stmt 1 view .LVU59
 214 009c 05A9     		add	r1, sp, #20
 215 009e 4046     		mov	r0, r8
 216 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL4:
 744:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 51


 745:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_NSS_Pin */
 746:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 218              		.loc 1 746 3 view .LVU60
 219              		.loc 1 746 23 is_stmt 0 view .LVU61
 220 00a4 4FF48073 		mov	r3, #256
 221 00a8 0593     		str	r3, [sp, #20]
 747:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 222              		.loc 1 747 3 is_stmt 1 view .LVU62
 223              		.loc 1 747 24 is_stmt 0 view .LVU63
 224 00aa 0697     		str	r7, [sp, #24]
 748:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 748 3 is_stmt 1 view .LVU64
 226              		.loc 1 748 24 is_stmt 0 view .LVU65
 227 00ac 0794     		str	r4, [sp, #28]
 749:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 749 3 is_stmt 1 view .LVU66
 229              		.loc 1 749 25 is_stmt 0 view .LVU67
 230 00ae 0894     		str	r4, [sp, #32]
 750:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 750 3 is_stmt 1 view .LVU68
 232 00b0 05A9     		add	r1, sp, #20
 233 00b2 2846     		mov	r0, r5
 234 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL5:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin */
 753:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_1_Pin | BTN_2_Pin;
 236              		.loc 1 753 3 view .LVU69
 237              		.loc 1 753 23 is_stmt 0 view .LVU70
 238 00b8 4FF4C053 		mov	r3, #6144
 239 00bc 0593     		str	r3, [sp, #20]
 754:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 240              		.loc 1 754 3 is_stmt 1 view .LVU71
 241              		.loc 1 754 24 is_stmt 0 view .LVU72
 242 00be 0696     		str	r6, [sp, #24]
 755:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 755 3 is_stmt 1 view .LVU73
 244              		.loc 1 755 24 is_stmt 0 view .LVU74
 245 00c0 0794     		str	r4, [sp, #28]
 756:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 246              		.loc 1 756 3 is_stmt 1 view .LVU75
 247 00c2 05A9     		add	r1, sp, #20
 248 00c4 2846     		mov	r0, r5
 249 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL6:
 757:Core/Src/main.c **** 
 758:Core/Src/main.c ****   /* EXTI interrupt init*/
 759:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 251              		.loc 1 759 3 view .LVU76
 252 00ca 2246     		mov	r2, r4
 253 00cc 2146     		mov	r1, r4
 254 00ce 1720     		movs	r0, #23
 255 00d0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 256              	.LVL7:
 760:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 257              		.loc 1 760 3 view .LVU77
 258 00d4 1720     		movs	r0, #23
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 52


 259 00d6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 260              	.LVL8:
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 261              		.loc 1 762 3 view .LVU78
 262 00da 2246     		mov	r2, r4
 263 00dc 2146     		mov	r1, r4
 264 00de 2820     		movs	r0, #40
 265 00e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 266              	.LVL9:
 763:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 267              		.loc 1 763 3 view .LVU79
 268 00e4 2820     		movs	r0, #40
 269 00e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 270              	.LVL10:
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 766:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 767:Core/Src/main.c **** }
 271              		.loc 1 767 1 is_stmt 0 view .LVU80
 272 00ea 0AB0     		add	sp, sp, #40
 273              	.LCFI2:
 274              		.cfi_def_cfa_offset 24
 275              		@ sp needed
 276 00ec BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 277              	.L8:
 278              		.align	2
 279              	.L7:
 280 00f0 00380240 		.word	1073887232
 281 00f4 00040240 		.word	1073873920
 282 00f8 00000240 		.word	1073872896
 283 00fc 00080240 		.word	1073874944
 284              		.cfi_endproc
 285              	.LFE87:
 287              		.section	.text.MX_DMA_Init,"ax",%progbits
 288              		.align	1
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	MX_DMA_Init:
 294              	.LFB86:
 698:Core/Src/main.c **** 
 295              		.loc 1 698 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 00B5     		push	{lr}
 300              	.LCFI3:
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 14, -4
 303 0002 83B0     		sub	sp, sp, #12
 304              	.LCFI4:
 305              		.cfi_def_cfa_offset 16
 701:Core/Src/main.c **** 
 306              		.loc 1 701 3 view .LVU82
 307              	.LBB8:
 701:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 53


 308              		.loc 1 701 3 view .LVU83
 701:Core/Src/main.c **** 
 309              		.loc 1 701 3 view .LVU84
 310 0004 0A4B     		ldr	r3, .L11
 311 0006 DA69     		ldr	r2, [r3, #28]
 312 0008 42F08072 		orr	r2, r2, #16777216
 313 000c DA61     		str	r2, [r3, #28]
 701:Core/Src/main.c **** 
 314              		.loc 1 701 3 view .LVU85
 315 000e DB69     		ldr	r3, [r3, #28]
 316 0010 03F08073 		and	r3, r3, #16777216
 317 0014 0193     		str	r3, [sp, #4]
 701:Core/Src/main.c **** 
 318              		.loc 1 701 3 view .LVU86
 319 0016 019B     		ldr	r3, [sp, #4]
 320              	.LBE8:
 701:Core/Src/main.c **** 
 321              		.loc 1 701 3 view .LVU87
 705:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 322              		.loc 1 705 3 view .LVU88
 323 0018 0022     		movs	r2, #0
 324 001a 1146     		mov	r1, r2
 325 001c 0B20     		movs	r0, #11
 326 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 327              	.LVL11:
 706:Core/Src/main.c **** }
 328              		.loc 1 706 3 view .LVU89
 329 0022 0B20     		movs	r0, #11
 330 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 331              	.LVL12:
 707:Core/Src/main.c **** 
 332              		.loc 1 707 1 is_stmt 0 view .LVU90
 333 0028 03B0     		add	sp, sp, #12
 334              	.LCFI5:
 335              		.cfi_def_cfa_offset 4
 336              		@ sp needed
 337 002a 5DF804FB 		ldr	pc, [sp], #4
 338              	.L12:
 339 002e 00BF     		.align	2
 340              	.L11:
 341 0030 00380240 		.word	1073887232
 342              		.cfi_endproc
 343              	.LFE86:
 345              		.section	.text.__io_putchar,"ax",%progbits
 346              		.align	1
 347              		.global	__io_putchar
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	__io_putchar:
 353              	.LVL13:
 354              	.LFB88:
 768:Core/Src/main.c **** 
 769:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 770:Core/Src/main.c **** int __io_putchar(int ch)
 771:Core/Src/main.c **** {
 355              		.loc 1 771 1 is_stmt 1 view -0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 54


 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 771 1 is_stmt 0 view .LVU92
 360 0000 10B5     		push	{r4, lr}
 361              	.LCFI6:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 4, -8
 364              		.cfi_offset 14, -4
 365 0002 0446     		mov	r4, r0
 772:Core/Src/main.c ****   ITM_SendChar(ch);
 366              		.loc 1 772 3 is_stmt 1 view .LVU93
 367 0004 FFF7FEFF 		bl	ITM_SendChar
 368              	.LVL14:
 773:Core/Src/main.c ****   return ch;
 369              		.loc 1 773 3 view .LVU94
 774:Core/Src/main.c **** }
 370              		.loc 1 774 1 is_stmt 0 view .LVU95
 371 0008 2046     		mov	r0, r4
 372 000a 10BD     		pop	{r4, pc}
 373              		.loc 1 774 1 view .LVU96
 374              		.cfi_endproc
 375              	.LFE88:
 377              		.section	.text.randomGLC,"ax",%progbits
 378              		.align	1
 379              		.global	randomGLC
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	randomGLC:
 385              	.LFB89:
 775:Core/Src/main.c **** // Fonction random
 776:Core/Src/main.c **** // region[rgba(49, 120, 80, 0.2)]
 777:Core/Src/main.c **** void randomGLC()
 778:Core/Src/main.c **** {
 386              		.loc 1 778 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 779:Core/Src/main.c ****   const uint32_t a = 1664525;
 391              		.loc 1 779 3 view .LVU98
 392              	.LVL15:
 780:Core/Src/main.c ****   const uint32_t c = 1013904223;
 393              		.loc 1 780 3 view .LVU99
 781:Core/Src/main.c ****   const uint32_t m = 0xFFFF; // 2^32
 394              		.loc 1 781 3 view .LVU100
 782:Core/Src/main.c **** 
 783:Core/Src/main.c ****   seed = (a * (seed) + c) % m;
 395              		.loc 1 783 3 view .LVU101
 396              		.loc 1 783 13 is_stmt 0 view .LVU102
 397 0000 0749     		ldr	r1, .L16
 398 0002 0B68     		ldr	r3, [r1]
 399              		.loc 1 783 22 view .LVU103
 400 0004 0748     		ldr	r0, .L16+4
 401 0006 084A     		ldr	r2, .L16+8
 402 0008 00FB0322 		mla	r2, r0, r3, r2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 55


 403              		.loc 1 783 27 view .LVU104
 404 000c 074B     		ldr	r3, .L16+12
 405 000e A3FB0203 		umull	r0, r3, r3, r2
 406 0012 DB0B     		lsrs	r3, r3, #15
 407 0014 C3EB0343 		rsb	r3, r3, r3, lsl #16
 408 0018 D31A     		subs	r3, r2, r3
 409              		.loc 1 783 8 view .LVU105
 410 001a 0B60     		str	r3, [r1]
 784:Core/Src/main.c **** }
 411              		.loc 1 784 1 view .LVU106
 412 001c 7047     		bx	lr
 413              	.L17:
 414 001e 00BF     		.align	2
 415              	.L16:
 416 0020 00000000 		.word	seed
 417 0024 0D661900 		.word	1664525
 418 0028 5FF36E3C 		.word	1013904223
 419 002c 01800080 		.word	-2147450879
 420              		.cfi_endproc
 421              	.LFE89:
 423              		.section	.text.randomButtonSequence,"ax",%progbits
 424              		.align	1
 425              		.global	randomButtonSequence
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
 430              	randomButtonSequence:
 431              	.LFB90:
 785:Core/Src/main.c **** 
 786:Core/Src/main.c **** void randomButtonSequence()
 787:Core/Src/main.c **** {
 432              		.loc 1 787 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 8
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436 0000 10B5     		push	{r4, lr}
 437              	.LCFI7:
 438              		.cfi_def_cfa_offset 8
 439              		.cfi_offset 4, -8
 440              		.cfi_offset 14, -4
 441 0002 82B0     		sub	sp, sp, #8
 442              	.LCFI8:
 443              		.cfi_def_cfa_offset 16
 788:Core/Src/main.c ****   // Initialisez le tableau avec une squence
 789:Core/Src/main.c ****   uint8_t numbers[] = {1, 2, 3, 4};
 444              		.loc 1 789 3 view .LVU108
 445              		.loc 1 789 11 is_stmt 0 view .LVU109
 446 0004 164B     		ldr	r3, .L24
 447 0006 0193     		str	r3, [sp, #4]
 790:Core/Src/main.c **** 
 791:Core/Src/main.c ****   // Mlangez le tableau
 792:Core/Src/main.c ****   for (uint8_t i = 1; i < 4; i++)
 448              		.loc 1 792 3 is_stmt 1 view .LVU110
 449              	.LBB9:
 450              		.loc 1 792 8 view .LVU111
 451              	.LVL16:
 452              		.loc 1 792 16 is_stmt 0 view .LVU112
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 56


 453 0008 0124     		movs	r4, #1
 454              		.loc 1 792 3 view .LVU113
 455 000a 17E0     		b	.L19
 456              	.LVL17:
 457              	.L20:
 458              	.LBB10:
 793:Core/Src/main.c ****   {
 794:Core/Src/main.c ****     randomGLC(); // Mettez  jour la seed
 459              		.loc 1 794 5 is_stmt 1 view .LVU114
 460 000c FFF7FEFF 		bl	randomGLC
 461              	.LVL18:
 795:Core/Src/main.c ****     int j = (seed % (i + 1));
 462              		.loc 1 795 5 view .LVU115
 463              		.loc 1 795 24 is_stmt 0 view .LVU116
 464 0010 621C     		adds	r2, r4, #1
 465              		.loc 1 795 19 view .LVU117
 466 0012 144B     		ldr	r3, .L24+4
 467 0014 1B68     		ldr	r3, [r3]
 468 0016 B3FBF2F1 		udiv	r1, r3, r2
 469 001a 02FB1133 		mls	r3, r2, r1, r3
 470              	.LVL19:
 796:Core/Src/main.c ****     uint8_t temp = numbers[i];
 471              		.loc 1 796 5 is_stmt 1 view .LVU118
 472              		.loc 1 796 13 is_stmt 0 view .LVU119
 473 001e 04F10801 		add	r1, r4, #8
 474 0022 0DEB0104 		add	r4, sp, r1
 475              	.LVL20:
 476              		.loc 1 796 13 view .LVU120
 477 0026 14F8041C 		ldrb	r1, [r4, #-4]	@ zero_extendqisi2
 478              	.LVL21:
 797:Core/Src/main.c ****     numbers[i] = numbers[j];
 479              		.loc 1 797 5 is_stmt 1 view .LVU121
 480              		.loc 1 797 25 is_stmt 0 view .LVU122
 481 002a 0833     		adds	r3, r3, #8
 482              	.LVL22:
 483              		.loc 1 797 25 view .LVU123
 484 002c 6B44     		add	r3, sp, r3
 485              	.LVL23:
 486              		.loc 1 797 25 view .LVU124
 487 002e 13F8040C 		ldrb	r0, [r3, #-4]	@ zero_extendqisi2
 488              		.loc 1 797 16 view .LVU125
 489 0032 04F8040C 		strb	r0, [r4, #-4]
 798:Core/Src/main.c ****     numbers[j] = temp;
 490              		.loc 1 798 5 is_stmt 1 view .LVU126
 491              		.loc 1 798 16 is_stmt 0 view .LVU127
 492 0036 03F8041C 		strb	r1, [r3, #-4]
 493              	.LBE10:
 792:Core/Src/main.c ****   {
 494              		.loc 1 792 31 is_stmt 1 discriminator 3 view .LVU128
 495 003a D4B2     		uxtb	r4, r2
 496              	.LVL24:
 497              	.L19:
 792:Core/Src/main.c ****   {
 498              		.loc 1 792 25 discriminator 1 view .LVU129
 499 003c 032C     		cmp	r4, #3
 500 003e E5D9     		bls	.L20
 501              	.LBE9:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 57


 502              	.LBB11:
 799:Core/Src/main.c ****   }
 800:Core/Src/main.c **** 
 801:Core/Src/main.c ****   // Copiez les valeurs mlanges dans buttonOrderDefuse
 802:Core/Src/main.c ****   for (uint8_t i = 0; i < 4; i++)
 503              		.loc 1 802 16 is_stmt 0 view .LVU130
 504 0040 0023     		movs	r3, #0
 505 0042 08E0     		b	.L21
 506              	.LVL25:
 507              	.L22:
 803:Core/Src/main.c ****   {
 804:Core/Src/main.c ****     buttonOrderDefuse[i] = numbers[i];
 508              		.loc 1 804 5 is_stmt 1 view .LVU131
 509              		.loc 1 804 35 is_stmt 0 view .LVU132
 510 0044 03F10802 		add	r2, r3, #8
 511 0048 6A44     		add	r2, sp, r2
 512 004a 12F8041C 		ldrb	r1, [r2, #-4]	@ zero_extendqisi2
 513              		.loc 1 804 26 view .LVU133
 514 004e 064A     		ldr	r2, .L24+8
 515 0050 D154     		strb	r1, [r2, r3]
 802:Core/Src/main.c ****   {
 516              		.loc 1 802 31 is_stmt 1 discriminator 3 view .LVU134
 517 0052 0133     		adds	r3, r3, #1
 518              	.LVL26:
 802:Core/Src/main.c ****   {
 519              		.loc 1 802 31 is_stmt 0 discriminator 3 view .LVU135
 520 0054 DBB2     		uxtb	r3, r3
 521              	.LVL27:
 522              	.L21:
 802:Core/Src/main.c ****   {
 523              		.loc 1 802 25 is_stmt 1 discriminator 1 view .LVU136
 524 0056 032B     		cmp	r3, #3
 525 0058 F4D9     		bls	.L22
 526              	.LBE11:
 805:Core/Src/main.c ****   }
 806:Core/Src/main.c **** }
 527              		.loc 1 806 1 is_stmt 0 view .LVU137
 528 005a 02B0     		add	sp, sp, #8
 529              	.LCFI9:
 530              		.cfi_def_cfa_offset 8
 531              		@ sp needed
 532 005c 10BD     		pop	{r4, pc}
 533              	.LVL28:
 534              	.L25:
 535              		.loc 1 806 1 view .LVU138
 536 005e 00BF     		.align	2
 537              	.L24:
 538 0060 01020304 		.word	67305985
 539 0064 00000000 		.word	seed
 540 0068 00000000 		.word	buttonOrderDefuse
 541              		.cfi_endproc
 542              	.LFE90:
 544              		.section	.text.ledUpdate,"ax",%progbits
 545              		.align	1
 546              		.global	ledUpdate
 547              		.syntax unified
 548              		.thumb
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 58


 549              		.thumb_func
 551              	ledUpdate:
 552              	.LVL29:
 553              	.LFB91:
 807:Core/Src/main.c **** // endregion
 808:Core/Src/main.c **** 
 809:Core/Src/main.c **** // Gestion de l'ADC
 810:Core/Src/main.c **** // region[rgba(0, 180, 0, 0.1)]
 811:Core/Src/main.c **** void ledUpdate(uint16_t Data, TIM_HandleTypeDef *Timer, uint32_t Channel)
 812:Core/Src/main.c **** {
 554              		.loc 1 812 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 813:Core/Src/main.c ****   uint16_t pwmValue = Data * 0xFFFF / 0xFFF;
 559              		.loc 1 813 3 view .LVU140
 560              		.loc 1 813 28 is_stmt 0 view .LVU141
 561 0000 C0EB0040 		rsb	r0, r0, r0, lsl #16
 562              	.LVL30:
 563              		.loc 1 813 37 view .LVU142
 564 0004 0D4B     		ldr	r3, .L33
 565 0006 83FB00C3 		smull	ip, r3, r3, r0
 566 000a 0344     		add	r3, r3, r0
 567 000c C017     		asrs	r0, r0, #31
 568 000e C0EBE320 		rsb	r0, r0, r3, asr #11
 569              	.LVL31:
 814:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 570              		.loc 1 814 3 is_stmt 1 view .LVU143
 571 0012 1AB9     		cbnz	r2, .L27
 572              		.loc 1 814 3 is_stmt 0 discriminator 1 view .LVU144
 573 0014 0B68     		ldr	r3, [r1]
 574 0016 80B2     		uxth	r0, r0
 575              		.loc 1 814 3 discriminator 1 view .LVU145
 576 0018 5863     		str	r0, [r3, #52]
 577 001a 7047     		bx	lr
 578              	.L27:
 579              		.loc 1 814 3 discriminator 2 view .LVU146
 580 001c 042A     		cmp	r2, #4
 581 001e 05D0     		beq	.L31
 582              		.loc 1 814 3 discriminator 4 view .LVU147
 583 0020 082A     		cmp	r2, #8
 584 0022 07D0     		beq	.L32
 585              		.loc 1 814 3 discriminator 7 view .LVU148
 586 0024 0B68     		ldr	r3, [r1]
 587 0026 80B2     		uxth	r0, r0
 588              		.loc 1 814 3 discriminator 7 view .LVU149
 589 0028 1864     		str	r0, [r3, #64]
 815:Core/Src/main.c **** }
 590              		.loc 1 815 1 view .LVU150
 591 002a 7047     		bx	lr
 592              	.L31:
 814:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 593              		.loc 1 814 3 discriminator 3 view .LVU151
 594 002c 0B68     		ldr	r3, [r1]
 595 002e 80B2     		uxth	r0, r0
 814:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 59


 596              		.loc 1 814 3 discriminator 3 view .LVU152
 597 0030 9863     		str	r0, [r3, #56]
 598 0032 7047     		bx	lr
 599              	.L32:
 814:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 600              		.loc 1 814 3 discriminator 6 view .LVU153
 601 0034 0B68     		ldr	r3, [r1]
 602 0036 80B2     		uxth	r0, r0
 814:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 603              		.loc 1 814 3 discriminator 6 view .LVU154
 604 0038 D863     		str	r0, [r3, #60]
 605 003a 7047     		bx	lr
 606              	.L34:
 607              		.align	2
 608              	.L33:
 609 003c 81000880 		.word	-2146959231
 610              		.cfi_endproc
 611              	.LFE91:
 613              		.section	.rodata.HAL_ADC_ConvCpltCallback.str1.4,"aMS",%progbits,1
 614              		.align	2
 615              	.LC0:
 616 0000 6164634F 		.ascii	"adcOk\015\000"
 616      6B0D00
 617              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 618              		.align	1
 619              		.global	HAL_ADC_ConvCpltCallback
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	HAL_ADC_ConvCpltCallback:
 625              	.LVL32:
 626              	.LFB92:
 816:Core/Src/main.c **** 
 817:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 818:Core/Src/main.c **** {
 627              		.loc 1 818 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		.loc 1 818 1 is_stmt 0 view .LVU156
 632 0000 08B5     		push	{r3, lr}
 633              	.LCFI10:
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
 819:Core/Src/main.c ****   if (adcData[0] > 0xF500 && adcData[1] > 0xF500)
 637              		.loc 1 819 3 is_stmt 1 view .LVU157
 638              		.loc 1 819 14 is_stmt 0 view .LVU158
 639 0002 094B     		ldr	r3, .L39
 640 0004 1B88     		ldrh	r3, [r3]
 641              		.loc 1 819 6 view .LVU159
 642 0006 B3F5754F 		cmp	r3, #62720
 643 000a 04D9     		bls	.L35
 644              		.loc 1 819 37 discriminator 1 view .LVU160
 645 000c 064B     		ldr	r3, .L39
 646 000e 5B88     		ldrh	r3, [r3, #2]
 647              		.loc 1 819 27 discriminator 1 view .LVU161
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 60


 648 0010 B3F5754F 		cmp	r3, #62720
 649 0014 00D8     		bhi	.L38
 650              	.LVL33:
 651              	.L35:
 820:Core/Src/main.c ****   {
 821:Core/Src/main.c ****     adcOk = true;
 822:Core/Src/main.c ****     printf("adcOk\r\n");
 823:Core/Src/main.c ****   }
 824:Core/Src/main.c **** }
 652              		.loc 1 824 1 view .LVU162
 653 0016 08BD     		pop	{r3, pc}
 654              	.LVL34:
 655              	.L38:
 821:Core/Src/main.c ****     printf("adcOk\r\n");
 656              		.loc 1 821 5 is_stmt 1 view .LVU163
 821:Core/Src/main.c ****     printf("adcOk\r\n");
 657              		.loc 1 821 11 is_stmt 0 view .LVU164
 658 0018 044B     		ldr	r3, .L39+4
 659 001a 0122     		movs	r2, #1
 660 001c 1A70     		strb	r2, [r3]
 822:Core/Src/main.c ****   }
 661              		.loc 1 822 5 is_stmt 1 view .LVU165
 662 001e 0448     		ldr	r0, .L39+8
 663              	.LVL35:
 822:Core/Src/main.c ****   }
 664              		.loc 1 822 5 is_stmt 0 view .LVU166
 665 0020 FFF7FEFF 		bl	puts
 666              	.LVL36:
 667              		.loc 1 824 1 view .LVU167
 668 0024 F7E7     		b	.L35
 669              	.L40:
 670 0026 00BF     		.align	2
 671              	.L39:
 672 0028 00000000 		.word	adcData
 673 002c 00000000 		.word	adcOk
 674 0030 00000000 		.word	.LC0
 675              		.cfi_endproc
 676              	.LFE92:
 678              		.section	.text.checkUserInput,"ax",%progbits
 679              		.align	1
 680              		.global	checkUserInput
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	checkUserInput:
 686              	.LVL37:
 687              	.LFB93:
 825:Core/Src/main.c **** // endregion
 826:Core/Src/main.c **** 
 827:Core/Src/main.c **** // Gestion des boutons
 828:Core/Src/main.c **** // region[rgba(0, 0, 255, 0.1)]
 829:Core/Src/main.c **** 
 830:Core/Src/main.c **** void checkUserInput(uint8_t userInput)
 831:Core/Src/main.c **** {
 688              		.loc 1 831 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 61


 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		.loc 1 831 1 is_stmt 0 view .LVU169
 693 0000 10B5     		push	{r4, lr}
 694              	.LCFI11:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 832:Core/Src/main.c ****   if (userInput == buttonOrderDefuse[buttonCurrentIndex])
 698              		.loc 1 832 3 is_stmt 1 view .LVU170
 699              		.loc 1 832 37 is_stmt 0 view .LVU171
 700 0002 0F4B     		ldr	r3, .L46
 701 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 702 0006 0F4A     		ldr	r2, .L46+4
 703 0008 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 704              		.loc 1 832 6 view .LVU172
 705 000a 8242     		cmp	r2, r0
 706 000c 08D0     		beq	.L45
 833:Core/Src/main.c ****   {
 834:Core/Src/main.c ****     buttonCurrentIndex++;
 835:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 836:Core/Src/main.c **** 
 837:Core/Src/main.c ****     if (buttonCurrentIndex == 4)
 838:Core/Src/main.c ****     {
 839:Core/Src/main.c ****       buttonOk = true;
 840:Core/Src/main.c ****     }
 841:Core/Src/main.c ****   }
 842:Core/Src/main.c ****   else
 843:Core/Src/main.c ****   {
 844:Core/Src/main.c ****     buttonCurrentIndex = 0;
 707              		.loc 1 844 5 is_stmt 1 view .LVU173
 708              		.loc 1 844 24 is_stmt 0 view .LVU174
 709 000e 0022     		movs	r2, #0
 710 0010 0B4B     		ldr	r3, .L46
 711 0012 1A70     		strb	r2, [r3]
 845:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 712              		.loc 1 845 5 is_stmt 1 view .LVU175
 713 0014 4FF40051 		mov	r1, #8192
 714 0018 0B48     		ldr	r0, .L46+8
 715              	.LVL38:
 716              		.loc 1 845 5 is_stmt 0 view .LVU176
 717 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 718              	.LVL39:
 719              	.L41:
 846:Core/Src/main.c ****   }
 847:Core/Src/main.c **** }
 720              		.loc 1 847 1 view .LVU177
 721 001e 10BD     		pop	{r4, pc}
 722              	.LVL40:
 723              	.L45:
 834:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 724              		.loc 1 834 5 is_stmt 1 view .LVU178
 834:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 725              		.loc 1 834 23 is_stmt 0 view .LVU179
 726 0020 074C     		ldr	r4, .L46
 727 0022 0133     		adds	r3, r3, #1
 728 0024 2370     		strb	r3, [r4]
 835:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 62


 729              		.loc 1 835 5 is_stmt 1 view .LVU180
 730 0026 0122     		movs	r2, #1
 731 0028 4FF40051 		mov	r1, #8192
 732 002c 0648     		ldr	r0, .L46+8
 733              	.LVL41:
 835:Core/Src/main.c **** 
 734              		.loc 1 835 5 is_stmt 0 view .LVU181
 735 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 736              	.LVL42:
 837:Core/Src/main.c ****     {
 737              		.loc 1 837 5 is_stmt 1 view .LVU182
 837:Core/Src/main.c ****     {
 738              		.loc 1 837 28 is_stmt 0 view .LVU183
 739 0032 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 837:Core/Src/main.c ****     {
 740              		.loc 1 837 8 view .LVU184
 741 0034 042B     		cmp	r3, #4
 742 0036 F2D1     		bne	.L41
 839:Core/Src/main.c ****     }
 743              		.loc 1 839 7 is_stmt 1 view .LVU185
 839:Core/Src/main.c ****     }
 744              		.loc 1 839 16 is_stmt 0 view .LVU186
 745 0038 044B     		ldr	r3, .L46+12
 746 003a 0122     		movs	r2, #1
 747 003c 1A70     		strb	r2, [r3]
 748 003e EEE7     		b	.L41
 749              	.L47:
 750              		.align	2
 751              	.L46:
 752 0040 00000000 		.word	buttonCurrentIndex
 753 0044 00000000 		.word	buttonOrderDefuse
 754 0048 00040240 		.word	1073873920
 755 004c 00000000 		.word	buttonOk
 756              		.cfi_endproc
 757              	.LFE93:
 759              		.section	.text.BCD_SendCommand,"ax",%progbits
 760              		.align	1
 761              		.global	BCD_SendCommand
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	BCD_SendCommand:
 767              	.LVL43:
 768              	.LFB96:
 848:Core/Src/main.c **** 
 849:Core/Src/main.c **** void checkButtonOrderPlant(uint8_t pressedButton, EtatJeu *etat)
 850:Core/Src/main.c **** {
 851:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 852:Core/Src/main.c ****   {
 853:Core/Src/main.c ****     buttonPlantCurrentIndex++;
 854:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 855:Core/Src/main.c ****     {
 856:Core/Src/main.c ****       *etat = ETAT_JEU;            // Transition vers l'tat de jeu
 857:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Rinitialiser pour la prochaine utilisation
 858:Core/Src/main.c ****       play_track(BOMB_HAS_BEEN_PLANTED);
 859:Core/Src/main.c ****       HAL_Delay(1500);        // Dlai pour jouer le son de la bombe plante
 860:Core/Src/main.c ****       BCD_Init(0);            // Clignotement de l'afficheur et prparation  l'affichage
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 63


 861:Core/Src/main.c ****       randomButtonSequence(); // Gnrer une nouvelle squence si ncessaire
 862:Core/Src/main.c ****     }
 863:Core/Src/main.c ****   }
 864:Core/Src/main.c ****   else
 865:Core/Src/main.c ****   {
 866:Core/Src/main.c ****     buttonPlantCurrentIndex = 0;
 867:Core/Src/main.c ****   }
 868:Core/Src/main.c **** }
 869:Core/Src/main.c **** 
 870:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 871:Core/Src/main.c **** {
 872:Core/Src/main.c ****   play_track(SOUND_PUSH_BUTTON);
 873:Core/Src/main.c ****   switch (GPIO_Pin)
 874:Core/Src/main.c ****   {
 875:Core/Src/main.c ****   case BTN_1_Pin:
 876:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[0] + DELAY_DEBOUNCE))
 877:Core/Src/main.c ****     {
 878:Core/Src/main.c ****       printf("btn 1\r\n");
 879:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 880:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 881:Core/Src/main.c ****       {
 882:Core/Src/main.c ****         checkButtonOrderPlant(1, &etat);
 883:Core/Src/main.c ****       }
 884:Core/Src/main.c ****       else
 885:Core/Src/main.c ****       {
 886:Core/Src/main.c ****         checkUserInput(1);
 887:Core/Src/main.c ****       }
 888:Core/Src/main.c ****     }
 889:Core/Src/main.c ****     break;
 890:Core/Src/main.c ****   case BTN_2_Pin:
 891:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[1] + DELAY_DEBOUNCE))
 892:Core/Src/main.c ****     {
 893:Core/Src/main.c ****       printf("btn 2\r\n");
 894:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 895:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 896:Core/Src/main.c ****       {
 897:Core/Src/main.c ****         checkButtonOrderPlant(2, &etat);
 898:Core/Src/main.c ****       }
 899:Core/Src/main.c ****       else
 900:Core/Src/main.c ****       {
 901:Core/Src/main.c ****         checkUserInput(2);
 902:Core/Src/main.c ****       }
 903:Core/Src/main.c ****     }
 904:Core/Src/main.c ****     break;
 905:Core/Src/main.c ****   case BTN_3_Pin:
 906:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[2] + DELAY_DEBOUNCE))
 907:Core/Src/main.c ****     {
 908:Core/Src/main.c ****       printf("btn 3\r\n");
 909:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 910:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 911:Core/Src/main.c ****       {
 912:Core/Src/main.c ****         checkButtonOrderPlant(3, &etat);
 913:Core/Src/main.c ****       }
 914:Core/Src/main.c ****       else
 915:Core/Src/main.c ****       {
 916:Core/Src/main.c ****         checkUserInput(3);
 917:Core/Src/main.c ****       }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 64


 918:Core/Src/main.c ****     }
 919:Core/Src/main.c ****     break;
 920:Core/Src/main.c ****   case BTN_4_Pin:
 921:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[3] + DELAY_DEBOUNCE))
 922:Core/Src/main.c ****     {
 923:Core/Src/main.c ****       printf("btn 4\r\n");
 924:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 925:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 926:Core/Src/main.c ****       {
 927:Core/Src/main.c ****         checkButtonOrderPlant(4, &etat);
 928:Core/Src/main.c ****       }
 929:Core/Src/main.c ****       else
 930:Core/Src/main.c ****       {
 931:Core/Src/main.c ****         checkUserInput(4);
 932:Core/Src/main.c ****       }
 933:Core/Src/main.c ****     }
 934:Core/Src/main.c ****     break;
 935:Core/Src/main.c ****   default:
 936:Core/Src/main.c ****     break;
 937:Core/Src/main.c ****   }
 938:Core/Src/main.c **** }
 939:Core/Src/main.c **** // endregion
 940:Core/Src/main.c **** 
 941:Core/Src/main.c **** // Fonction BCD
 942:Core/Src/main.c **** // region[rgba(255, 0, 0, 0.1)]
 943:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data)
 944:Core/Src/main.c **** {
 769              		.loc 1 944 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 8
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773              		.loc 1 944 1 is_stmt 0 view .LVU188
 774 0000 10B5     		push	{r4, lr}
 775              	.LCFI12:
 776              		.cfi_def_cfa_offset 8
 777              		.cfi_offset 4, -8
 778              		.cfi_offset 14, -4
 779 0002 82B0     		sub	sp, sp, #8
 780              	.LCFI13:
 781              		.cfi_def_cfa_offset 16
 945:Core/Src/main.c ****   uint8_t mot[2];
 782              		.loc 1 945 3 is_stmt 1 view .LVU189
 946:Core/Src/main.c ****   mot[0] = addr;
 783              		.loc 1 946 3 view .LVU190
 784              		.loc 1 946 10 is_stmt 0 view .LVU191
 785 0004 8DF80400 		strb	r0, [sp, #4]
 947:Core/Src/main.c ****   mot[1] = data;
 786              		.loc 1 947 3 is_stmt 1 view .LVU192
 787              		.loc 1 947 10 is_stmt 0 view .LVU193
 788 0008 8DF80510 		strb	r1, [sp, #5]
 948:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 789              		.loc 1 948 3 is_stmt 1 view .LVU194
 790 000c 0A4C     		ldr	r4, .L50
 791 000e 0022     		movs	r2, #0
 792 0010 4FF48071 		mov	r1, #256
 793              	.LVL44:
 794              		.loc 1 948 3 is_stmt 0 view .LVU195
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 65


 795 0014 2046     		mov	r0, r4
 796              	.LVL45:
 797              		.loc 1 948 3 view .LVU196
 798 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 799              	.LVL46:
 949:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, mot, 2, SPI_TIMEOUT);
 800              		.loc 1 949 3 is_stmt 1 view .LVU197
 801 001a 4FF47A73 		mov	r3, #1000
 802 001e 0222     		movs	r2, #2
 803 0020 01A9     		add	r1, sp, #4
 804 0022 0648     		ldr	r0, .L50+4
 805 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 806              	.LVL47:
 950:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 807              		.loc 1 950 3 view .LVU198
 808 0028 0122     		movs	r2, #1
 809 002a 4FF48071 		mov	r1, #256
 810 002e 2046     		mov	r0, r4
 811 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 812              	.LVL48:
 951:Core/Src/main.c **** }
 813              		.loc 1 951 1 is_stmt 0 view .LVU199
 814 0034 02B0     		add	sp, sp, #8
 815              	.LCFI14:
 816              		.cfi_def_cfa_offset 8
 817              		@ sp needed
 818 0036 10BD     		pop	{r4, pc}
 819              	.L51:
 820              		.align	2
 821              	.L50:
 822 0038 00000240 		.word	1073872896
 823 003c 00000000 		.word	hspi1
 824              		.cfi_endproc
 825              	.LFE96:
 827              		.section	.text.BCD_Init,"ax",%progbits
 828              		.align	1
 829              		.global	BCD_Init
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	BCD_Init:
 835              	.LVL49:
 836              	.LFB97:
 952:Core/Src/main.c **** 
 953:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second)
 954:Core/Src/main.c **** {
 837              		.loc 1 954 1 is_stmt 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 0
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 841              		.loc 1 954 1 is_stmt 0 view .LVU201
 842 0000 70B5     		push	{r4, r5, r6, lr}
 843              	.LCFI15:
 844              		.cfi_def_cfa_offset 16
 845              		.cfi_offset 4, -16
 846              		.cfi_offset 5, -12
 847              		.cfi_offset 6, -8
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 66


 848              		.cfi_offset 14, -4
 849 0002 0546     		mov	r5, r0
 955:Core/Src/main.c **** 
 956:Core/Src/main.c ****   BCD_SendCommand(0x0C, 0x01); // shutdown pour reset/economie energie
 850              		.loc 1 956 3 is_stmt 1 view .LVU202
 851 0004 0121     		movs	r1, #1
 852 0006 0C20     		movs	r0, #12
 853              	.LVL50:
 854              		.loc 1 956 3 is_stmt 0 view .LVU203
 855 0008 FFF7FEFF 		bl	BCD_SendCommand
 856              	.LVL51:
 957:Core/Src/main.c ****   BCD_SendCommand(0x09, 0x0F); // decode permet utiliser tab predefinie au lieu seg/seg
 857              		.loc 1 957 3 is_stmt 1 view .LVU204
 858 000c 0F21     		movs	r1, #15
 859 000e 0920     		movs	r0, #9
 860 0010 FFF7FEFF 		bl	BCD_SendCommand
 861              	.LVL52:
 958:Core/Src/main.c ****   BCD_SendCommand(0x0B, 0x03); // scanlimit
 862              		.loc 1 958 3 view .LVU205
 863 0014 0321     		movs	r1, #3
 864 0016 0B20     		movs	r0, #11
 865 0018 FFF7FEFF 		bl	BCD_SendCommand
 866              	.LVL53:
 959:Core/Src/main.c ****   BCD_SendCommand(0x0A, 0x01); // intensity regle intensite
 867              		.loc 1 959 3 view .LVU206
 868 001c 0121     		movs	r1, #1
 869 001e 0A20     		movs	r0, #10
 870 0020 FFF7FEFF 		bl	BCD_SendCommand
 871              	.LVL54:
 960:Core/Src/main.c **** 
 961:Core/Src/main.c ****   for (int i = 0; i < 3; i++)
 872              		.loc 1 961 3 view .LVU207
 873              	.LBB12:
 874              		.loc 1 961 8 view .LVU208
 875              		.loc 1 961 12 is_stmt 0 view .LVU209
 876 0024 0024     		movs	r4, #0
 877              		.loc 1 961 3 view .LVU210
 878 0026 0EE0     		b	.L53
 879              	.LVL55:
 880              	.L54:
 962:Core/Src/main.c ****   {
 963:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0xFF);
 881              		.loc 1 963 5 is_stmt 1 view .LVU211
 882 0028 FF21     		movs	r1, #255
 883 002a 0846     		mov	r0, r1
 884 002c FFF7FEFF 		bl	BCD_SendCommand
 885              	.LVL56:
 964:Core/Src/main.c ****     HAL_Delay(50);
 886              		.loc 1 964 5 view .LVU212
 887 0030 3220     		movs	r0, #50
 888 0032 FFF7FEFF 		bl	HAL_Delay
 889              	.LVL57:
 965:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0x00);
 890              		.loc 1 965 5 view .LVU213
 891 0036 0021     		movs	r1, #0
 892 0038 FF20     		movs	r0, #255
 893 003a FFF7FEFF 		bl	BCD_SendCommand
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 67


 894              	.LVL58:
 966:Core/Src/main.c ****     HAL_Delay(50);
 895              		.loc 1 966 5 view .LVU214
 896 003e 3220     		movs	r0, #50
 897 0040 FFF7FEFF 		bl	HAL_Delay
 898              	.LVL59:
 961:Core/Src/main.c ****   {
 899              		.loc 1 961 27 discriminator 3 view .LVU215
 900 0044 0134     		adds	r4, r4, #1
 901              	.LVL60:
 902              	.L53:
 961:Core/Src/main.c ****   {
 903              		.loc 1 961 21 discriminator 1 view .LVU216
 904 0046 022C     		cmp	r4, #2
 905 0048 EEDD     		ble	.L54
 906              	.LBE12:
 967:Core/Src/main.c ****   }
 968:Core/Src/main.c **** 
 969:Core/Src/main.c ****   // Modif
 970:Core/Src/main.c **** 
 971:Core/Src/main.c ****   uint8_t seconds = 0;
 907              		.loc 1 971 3 view .LVU217
 908              	.LVL61:
 972:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 909              		.loc 1 972 3 view .LVU218
 973:Core/Src/main.c ****   uint8_t minutes = 0;
 910              		.loc 1 973 3 view .LVU219
 974:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 911              		.loc 1 974 3 view .LVU220
 975:Core/Src/main.c **** 
 976:Core/Src/main.c ****   minutes = time_in_second / 60;
 912              		.loc 1 976 3 view .LVU221
 913              		.loc 1 976 11 is_stmt 0 view .LVU222
 914 004a 1B4E     		ldr	r6, .L60
 915 004c A6FB0536 		umull	r3, r6, r6, r5
 916 0050 7309     		lsrs	r3, r6, #5
 917 0052 C6F34716 		ubfx	r6, r6, #5, #8
 918              	.LVL62:
 977:Core/Src/main.c ****   seconds = time_in_second % 60;
 919              		.loc 1 977 3 is_stmt 1 view .LVU223
 920              		.loc 1 977 11 is_stmt 0 view .LVU224
 921 0056 C3EB0313 		rsb	r3, r3, r3, lsl #4
 922 005a A5EB8304 		sub	r4, r5, r3, lsl #2
 923              	.LVL63:
 924              		.loc 1 977 11 view .LVU225
 925 005e E4B2     		uxtb	r4, r4
 926              	.LVL64:
 978:Core/Src/main.c **** 
 979:Core/Src/main.c ****   if (minutes >= 10)
 927              		.loc 1 979 3 is_stmt 1 view .LVU226
 928              		.loc 1 979 6 is_stmt 0 view .LVU227
 929 0060 092E     		cmp	r6, #9
 930 0062 25D9     		bls	.L57
 980:Core/Src/main.c ****   {
 981:Core/Src/main.c ****     diz_minutes = minutes / 10;
 931              		.loc 1 981 5 is_stmt 1 view .LVU228
 932              		.loc 1 981 17 is_stmt 0 view .LVU229
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 68


 933 0064 1549     		ldr	r1, .L60+4
 934 0066 A1FB0631 		umull	r3, r1, r1, r6
 935 006a CB08     		lsrs	r3, r1, #3
 936 006c 1946     		mov	r1, r3
 937              	.LVL65:
 982:Core/Src/main.c ****     minutes = minutes % 10;
 938              		.loc 1 982 5 is_stmt 1 view .LVU230
 939              		.loc 1 982 13 is_stmt 0 view .LVU231
 940 006e 03EB8303 		add	r3, r3, r3, lsl #2
 941              	.LVL66:
 942              		.loc 1 982 13 view .LVU232
 943 0072 A6EB4303 		sub	r3, r6, r3, lsl #1
 944 0076 DEB2     		uxtb	r6, r3
 945              	.LVL67:
 946              	.L55:
 983:Core/Src/main.c ****   }
 984:Core/Src/main.c ****   if (seconds >= 10)
 947              		.loc 1 984 3 is_stmt 1 view .LVU233
 948              		.loc 1 984 6 is_stmt 0 view .LVU234
 949 0078 092C     		cmp	r4, #9
 950 007a 1BD9     		bls	.L58
 985:Core/Src/main.c ****   {
 986:Core/Src/main.c ****     diz_seconds = seconds / 10;
 951              		.loc 1 986 5 is_stmt 1 view .LVU235
 952              		.loc 1 986 17 is_stmt 0 view .LVU236
 953 007c 0F4D     		ldr	r5, .L60+4
 954              	.LVL68:
 955              		.loc 1 986 17 view .LVU237
 956 007e A5FB0435 		umull	r3, r5, r5, r4
 957 0082 EB08     		lsrs	r3, r5, #3
 958 0084 1D46     		mov	r5, r3
 959              	.LVL69:
 987:Core/Src/main.c ****     seconds = seconds % 10;
 960              		.loc 1 987 5 is_stmt 1 view .LVU238
 961              		.loc 1 987 13 is_stmt 0 view .LVU239
 962 0086 03EB8303 		add	r3, r3, r3, lsl #2
 963              	.LVL70:
 964              		.loc 1 987 13 view .LVU240
 965 008a A4EB4303 		sub	r3, r4, r3, lsl #1
 966 008e DCB2     		uxtb	r4, r3
 967              	.LVL71:
 968              	.L56:
 988:Core/Src/main.c ****   }
 989:Core/Src/main.c **** 
 990:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 969              		.loc 1 990 3 is_stmt 1 view .LVU241
 970 0090 0120     		movs	r0, #1
 971 0092 FFF7FEFF 		bl	BCD_SendCommand
 972              	.LVL72:
 991:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 973              		.loc 1 991 3 view .LVU242
 974 0096 3146     		mov	r1, r6
 975 0098 0220     		movs	r0, #2
 976 009a FFF7FEFF 		bl	BCD_SendCommand
 977              	.LVL73:
 992:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 978              		.loc 1 992 3 view .LVU243
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 69


 979 009e 2946     		mov	r1, r5
 980 00a0 0320     		movs	r0, #3
 981 00a2 FFF7FEFF 		bl	BCD_SendCommand
 982              	.LVL74:
 993:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 983              		.loc 1 993 3 view .LVU244
 984 00a6 2146     		mov	r1, r4
 985 00a8 0420     		movs	r0, #4
 986 00aa FFF7FEFF 		bl	BCD_SendCommand
 987              	.LVL75:
 994:Core/Src/main.c **** }
 988              		.loc 1 994 1 is_stmt 0 view .LVU245
 989 00ae 70BD     		pop	{r4, r5, r6, pc}
 990              	.LVL76:
 991              	.L57:
 974:Core/Src/main.c **** 
 992              		.loc 1 974 11 view .LVU246
 993 00b0 0021     		movs	r1, #0
 994 00b2 E1E7     		b	.L55
 995              	.LVL77:
 996              	.L58:
 972:Core/Src/main.c ****   uint8_t minutes = 0;
 997              		.loc 1 972 11 view .LVU247
 998 00b4 0025     		movs	r5, #0
 999 00b6 EBE7     		b	.L56
 1000              	.L61:
 1001              		.align	2
 1002              	.L60:
 1003 00b8 89888888 		.word	-2004318071
 1004 00bc CDCCCCCC 		.word	-858993459
 1005              		.cfi_endproc
 1006              	.LFE97:
 1008              		.section	.text.BCD_updateClock,"ax",%progbits
 1009              		.align	1
 1010              		.global	BCD_updateClock
 1011              		.syntax unified
 1012              		.thumb
 1013              		.thumb_func
 1015              	BCD_updateClock:
 1016              	.LVL78:
 1017              	.LFB98:
 995:Core/Src/main.c **** 
 996:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second)
 997:Core/Src/main.c **** {
 1018              		.loc 1 997 1 is_stmt 1 view -0
 1019              		.cfi_startproc
 1020              		@ args = 0, pretend = 0, frame = 0
 1021              		@ frame_needed = 0, uses_anonymous_args = 0
 998:Core/Src/main.c **** 
 999:Core/Src/main.c ****   if (time_in_second == 0)
 1022              		.loc 1 999 3 view .LVU249
 1023              		.loc 1 999 6 is_stmt 0 view .LVU250
 1024 0000 0028     		cmp	r0, #0
 1025 0002 3AD0     		beq	.L66
 997:Core/Src/main.c **** 
 1026              		.loc 1 997 1 view .LVU251
 1027 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 70


 1028              	.LCFI16:
 1029              		.cfi_def_cfa_offset 24
 1030              		.cfi_offset 3, -24
 1031              		.cfi_offset 4, -20
 1032              		.cfi_offset 5, -16
 1033              		.cfi_offset 6, -12
 1034              		.cfi_offset 7, -8
 1035              		.cfi_offset 14, -4
1000:Core/Src/main.c ****   {
1001:Core/Src/main.c ****     return 0;
1002:Core/Src/main.c ****   }
1003:Core/Src/main.c **** 
1004:Core/Src/main.c ****   time_in_second--;
 1036              		.loc 1 1004 3 is_stmt 1 view .LVU252
 1037              		.loc 1 1004 17 is_stmt 0 view .LVU253
 1038 0006 441E     		subs	r4, r0, #1
 1039 0008 A4B2     		uxth	r4, r4
 1040              	.LVL79:
1005:Core/Src/main.c **** 
1006:Core/Src/main.c ****   uint8_t seconds = 0;
 1041              		.loc 1 1006 3 is_stmt 1 view .LVU254
1007:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 1042              		.loc 1 1007 3 view .LVU255
1008:Core/Src/main.c ****   uint8_t minutes = 0;
 1043              		.loc 1 1008 3 view .LVU256
1009:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 1044              		.loc 1 1009 3 view .LVU257
1010:Core/Src/main.c **** 
1011:Core/Src/main.c ****   minutes = time_in_second / 60;
 1045              		.loc 1 1011 3 view .LVU258
 1046              		.loc 1 1011 11 is_stmt 0 view .LVU259
 1047 000a 1D4E     		ldr	r6, .L73
 1048 000c A6FB0436 		umull	r3, r6, r6, r4
 1049 0010 7509     		lsrs	r5, r6, #5
 1050 0012 C6F34716 		ubfx	r6, r6, #5, #8
 1051              	.LVL80:
1012:Core/Src/main.c ****   seconds = time_in_second % 60;
 1052              		.loc 1 1012 3 is_stmt 1 view .LVU260
 1053              		.loc 1 1012 11 is_stmt 0 view .LVU261
 1054 0016 C5EB0515 		rsb	r5, r5, r5, lsl #4
 1055 001a A4EB8505 		sub	r5, r4, r5, lsl #2
 1056 001e EDB2     		uxtb	r5, r5
 1057              	.LVL81:
1013:Core/Src/main.c **** 
1014:Core/Src/main.c ****   if (seconds >= 10)
 1058              		.loc 1 1014 3 is_stmt 1 view .LVU262
 1059              		.loc 1 1014 6 is_stmt 0 view .LVU263
 1060 0020 092D     		cmp	r5, #9
 1061 0022 0AD9     		bls	.L67
1015:Core/Src/main.c ****   {
1016:Core/Src/main.c ****     diz_seconds = seconds / 10;
 1062              		.loc 1 1016 5 is_stmt 1 view .LVU264
 1063              		.loc 1 1016 17 is_stmt 0 view .LVU265
 1064 0024 174F     		ldr	r7, .L73+4
 1065 0026 A7FB0537 		umull	r3, r7, r7, r5
 1066 002a FB08     		lsrs	r3, r7, #3
 1067 002c 1F46     		mov	r7, r3
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 71


 1068              	.LVL82:
1017:Core/Src/main.c ****     seconds = seconds % 10;
 1069              		.loc 1 1017 5 is_stmt 1 view .LVU266
 1070              		.loc 1 1017 13 is_stmt 0 view .LVU267
 1071 002e 03EB8303 		add	r3, r3, r3, lsl #2
 1072              	.LVL83:
 1073              		.loc 1 1017 13 view .LVU268
 1074 0032 A5EB4303 		sub	r3, r5, r3, lsl #1
 1075 0036 DDB2     		uxtb	r5, r3
 1076              	.LVL84:
 1077              		.loc 1 1017 13 view .LVU269
 1078 0038 00E0     		b	.L64
 1079              	.LVL85:
 1080              	.L67:
1007:Core/Src/main.c ****   uint8_t minutes = 0;
 1081              		.loc 1 1007 11 view .LVU270
 1082 003a 0027     		movs	r7, #0
 1083              	.LVL86:
 1084              	.L64:
1018:Core/Src/main.c ****   }
1019:Core/Src/main.c ****   if (minutes >= 10)
 1085              		.loc 1 1019 3 is_stmt 1 view .LVU271
 1086              		.loc 1 1019 6 is_stmt 0 view .LVU272
 1087 003c 092E     		cmp	r6, #9
 1088 003e 0AD9     		bls	.L68
1020:Core/Src/main.c ****   {
1021:Core/Src/main.c ****     diz_minutes = minutes / 10;
 1089              		.loc 1 1021 5 is_stmt 1 view .LVU273
 1090              		.loc 1 1021 17 is_stmt 0 view .LVU274
 1091 0040 1049     		ldr	r1, .L73+4
 1092 0042 A1FB0631 		umull	r3, r1, r1, r6
 1093 0046 CB08     		lsrs	r3, r1, #3
 1094 0048 1946     		mov	r1, r3
 1095              	.LVL87:
1022:Core/Src/main.c ****     minutes = minutes % 10;
 1096              		.loc 1 1022 5 is_stmt 1 view .LVU275
 1097              		.loc 1 1022 13 is_stmt 0 view .LVU276
 1098 004a 03EB8303 		add	r3, r3, r3, lsl #2
 1099              	.LVL88:
 1100              		.loc 1 1022 13 view .LVU277
 1101 004e A6EB4303 		sub	r3, r6, r3, lsl #1
 1102 0052 DEB2     		uxtb	r6, r3
 1103              	.LVL89:
 1104              		.loc 1 1022 13 view .LVU278
 1105 0054 00E0     		b	.L65
 1106              	.LVL90:
 1107              	.L68:
1009:Core/Src/main.c **** 
 1108              		.loc 1 1009 11 view .LVU279
 1109 0056 0021     		movs	r1, #0
 1110              	.LVL91:
 1111              	.L65:
1023:Core/Src/main.c ****   }
1024:Core/Src/main.c **** 
1025:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1112              		.loc 1 1025 3 is_stmt 1 view .LVU280
 1113 0058 0120     		movs	r0, #1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 72


 1114 005a FFF7FEFF 		bl	BCD_SendCommand
 1115              	.LVL92:
1026:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1116              		.loc 1 1026 3 view .LVU281
 1117 005e 3146     		mov	r1, r6
 1118 0060 0220     		movs	r0, #2
 1119 0062 FFF7FEFF 		bl	BCD_SendCommand
 1120              	.LVL93:
1027:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1121              		.loc 1 1027 3 view .LVU282
 1122 0066 3946     		mov	r1, r7
 1123 0068 0320     		movs	r0, #3
 1124 006a FFF7FEFF 		bl	BCD_SendCommand
 1125              	.LVL94:
1028:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1126              		.loc 1 1028 3 view .LVU283
 1127 006e 2946     		mov	r1, r5
 1128 0070 0420     		movs	r0, #4
 1129 0072 FFF7FEFF 		bl	BCD_SendCommand
 1130              	.LVL95:
1029:Core/Src/main.c **** 
1030:Core/Src/main.c ****   return time_in_second;
 1131              		.loc 1 1030 3 view .LVU284
 1132              		.loc 1 1030 10 is_stmt 0 view .LVU285
 1133 0076 2046     		mov	r0, r4
1031:Core/Src/main.c **** }
 1134              		.loc 1 1031 1 view .LVU286
 1135 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1136              	.LVL96:
 1137              	.L66:
 1138              	.LCFI17:
 1139              		.cfi_def_cfa_offset 0
 1140              		.cfi_restore 3
 1141              		.cfi_restore 4
 1142              		.cfi_restore 5
 1143              		.cfi_restore 6
 1144              		.cfi_restore 7
 1145              		.cfi_restore 14
1001:Core/Src/main.c ****   }
 1146              		.loc 1 1001 12 view .LVU287
 1147 007a 0020     		movs	r0, #0
 1148              	.LVL97:
 1149              		.loc 1 1031 1 view .LVU288
 1150 007c 7047     		bx	lr
 1151              	.L74:
 1152 007e 00BF     		.align	2
 1153              	.L73:
 1154 0080 89888888 		.word	-2004318071
 1155 0084 CDCCCCCC 		.word	-858993459
 1156              		.cfi_endproc
 1157              	.LFE98:
 1159              		.section	.text.play,"ax",%progbits
 1160              		.align	1
 1161              		.global	play
 1162              		.syntax unified
 1163              		.thumb
 1164              		.thumb_func
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 73


 1166              	play:
 1167              	.LFB99:
1032:Core/Src/main.c **** // endregion
1033:Core/Src/main.c **** 
1034:Core/Src/main.c **** void play(void)
1035:Core/Src/main.c **** {
 1168              		.loc 1 1035 1 is_stmt 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 8
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172 0000 00B5     		push	{lr}
 1173              	.LCFI18:
 1174              		.cfi_def_cfa_offset 4
 1175              		.cfi_offset 14, -4
 1176 0002 83B0     		sub	sp, sp, #12
 1177              	.LCFI19:
 1178              		.cfi_def_cfa_offset 16
1036:Core/Src/main.c ****   uint8_t array[4] = {0xAA, 0x02, 0x00, 0xAC};
 1179              		.loc 1 1036 3 view .LVU290
 1180              		.loc 1 1036 11 is_stmt 0 view .LVU291
 1181 0004 064B     		ldr	r3, .L77
 1182 0006 0193     		str	r3, [sp, #4]
1037:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1183              		.loc 1 1037 3 is_stmt 1 view .LVU292
 1184 0008 4FF47A73 		mov	r3, #1000
 1185 000c 0422     		movs	r2, #4
 1186 000e 0DEB0201 		add	r1, sp, r2
 1187 0012 0448     		ldr	r0, .L77+4
 1188 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 1189              	.LVL98:
1038:Core/Src/main.c **** }
 1190              		.loc 1 1038 1 is_stmt 0 view .LVU293
 1191 0018 03B0     		add	sp, sp, #12
 1192              	.LCFI20:
 1193              		.cfi_def_cfa_offset 4
 1194              		@ sp needed
 1195 001a 5DF804FB 		ldr	pc, [sp], #4
 1196              	.L78:
 1197 001e 00BF     		.align	2
 1198              	.L77:
 1199 0020 AA0200AC 		.word	-1409285462
 1200 0024 00000000 		.word	huart4
 1201              		.cfi_endproc
 1202              	.LFE99:
 1204              		.section	.text.play_track,"ax",%progbits
 1205              		.align	1
 1206              		.global	play_track
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	play_track:
 1212              	.LVL99:
 1213              	.LFB100:
1039:Core/Src/main.c **** 
1040:Core/Src/main.c **** void play_track(uint8_t track_nb)
1041:Core/Src/main.c **** {
 1214              		.loc 1 1041 1 is_stmt 1 view -0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 74


 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 8
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		.loc 1 1041 1 is_stmt 0 view .LVU295
 1219 0000 00B5     		push	{lr}
 1220              	.LCFI21:
 1221              		.cfi_def_cfa_offset 4
 1222              		.cfi_offset 14, -4
 1223 0002 83B0     		sub	sp, sp, #12
 1224              	.LCFI22:
 1225              		.cfi_def_cfa_offset 16
1042:Core/Src/main.c ****   uint8_t array[6] = {0xAA, 0x07, 0x02, 0x00, track_nb, 0xB3 + track_nb};
 1226              		.loc 1 1042 3 is_stmt 1 view .LVU296
 1227              		.loc 1 1042 11 is_stmt 0 view .LVU297
 1228 0004 AA23     		movs	r3, #170
 1229 0006 8DF80030 		strb	r3, [sp]
 1230 000a 0723     		movs	r3, #7
 1231 000c 8DF80130 		strb	r3, [sp, #1]
 1232 0010 0223     		movs	r3, #2
 1233 0012 8DF80230 		strb	r3, [sp, #2]
 1234 0016 0023     		movs	r3, #0
 1235 0018 8DF80330 		strb	r3, [sp, #3]
 1236 001c 8DF80400 		strb	r0, [sp, #4]
 1237              		.loc 1 1042 62 view .LVU298
 1238 0020 4D38     		subs	r0, r0, #77
 1239              	.LVL100:
 1240              		.loc 1 1042 11 view .LVU299
 1241 0022 8DF80500 		strb	r0, [sp, #5]
1043:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1242              		.loc 1 1043 3 is_stmt 1 view .LVU300
 1243 0026 4FF47A73 		mov	r3, #1000
 1244 002a 0622     		movs	r2, #6
 1245 002c 6946     		mov	r1, sp
 1246 002e 0348     		ldr	r0, .L81
 1247 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1248              	.LVL101:
1044:Core/Src/main.c **** }
 1249              		.loc 1 1044 1 is_stmt 0 view .LVU301
 1250 0034 03B0     		add	sp, sp, #12
 1251              	.LCFI23:
 1252              		.cfi_def_cfa_offset 4
 1253              		@ sp needed
 1254 0036 5DF804FB 		ldr	pc, [sp], #4
 1255              	.L82:
 1256 003a 00BF     		.align	2
 1257              	.L81:
 1258 003c 00000000 		.word	huart4
 1259              		.cfi_endproc
 1260              	.LFE100:
 1262              		.section	.text.checkButtonOrderPlant,"ax",%progbits
 1263              		.align	1
 1264              		.global	checkButtonOrderPlant
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1269              	checkButtonOrderPlant:
 1270              	.LVL102:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 75


 1271              	.LFB94:
 850:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 1272              		.loc 1 850 1 is_stmt 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 851:Core/Src/main.c ****   {
 1276              		.loc 1 851 3 view .LVU303
 851:Core/Src/main.c ****   {
 1277              		.loc 1 851 40 is_stmt 0 view .LVU304
 1278 0000 114B     		ldr	r3, .L92
 1279 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1280 0004 114A     		ldr	r2, .L92+4
 1281 0006 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 851:Core/Src/main.c ****   {
 1282              		.loc 1 851 6 view .LVU305
 1283 0008 8242     		cmp	r2, r0
 1284 000a 03D0     		beq	.L90
 866:Core/Src/main.c ****   }
 1285              		.loc 1 866 5 is_stmt 1 view .LVU306
 866:Core/Src/main.c ****   }
 1286              		.loc 1 866 29 is_stmt 0 view .LVU307
 1287 000c 0E4B     		ldr	r3, .L92
 1288 000e 0022     		movs	r2, #0
 1289 0010 1A70     		strb	r2, [r3]
 868:Core/Src/main.c **** 
 1290              		.loc 1 868 1 view .LVU308
 1291 0012 7047     		bx	lr
 1292              	.L90:
 853:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 1293              		.loc 1 853 5 is_stmt 1 view .LVU309
 853:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 1294              		.loc 1 853 28 is_stmt 0 view .LVU310
 1295 0014 0133     		adds	r3, r3, #1
 1296 0016 DBB2     		uxtb	r3, r3
 1297 0018 0B4A     		ldr	r2, .L92
 1298 001a 1370     		strb	r3, [r2]
 854:Core/Src/main.c ****     {
 1299              		.loc 1 854 5 is_stmt 1 view .LVU311
 854:Core/Src/main.c ****     {
 1300              		.loc 1 854 8 is_stmt 0 view .LVU312
 1301 001c 042B     		cmp	r3, #4
 1302 001e 00D0     		beq	.L91
 1303 0020 7047     		bx	lr
 1304              	.L91:
 850:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 1305              		.loc 1 850 1 view .LVU313
 1306 0022 10B5     		push	{r4, lr}
 1307              	.LCFI24:
 1308              		.cfi_def_cfa_offset 8
 1309              		.cfi_offset 4, -8
 1310              		.cfi_offset 14, -4
 856:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Rinitialiser pour la prochaine utilisation
 1311              		.loc 1 856 7 is_stmt 1 view .LVU314
 856:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Rinitialiser pour la prochaine utilisation
 1312              		.loc 1 856 13 is_stmt 0 view .LVU315
 1313 0024 0123     		movs	r3, #1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 76


 1314 0026 0B70     		strb	r3, [r1]
 857:Core/Src/main.c ****       play_track(BOMB_HAS_BEEN_PLANTED);
 1315              		.loc 1 857 7 is_stmt 1 view .LVU316
 857:Core/Src/main.c ****       play_track(BOMB_HAS_BEEN_PLANTED);
 1316              		.loc 1 857 31 is_stmt 0 view .LVU317
 1317 0028 0024     		movs	r4, #0
 1318 002a 1470     		strb	r4, [r2]
 858:Core/Src/main.c ****       HAL_Delay(1500);        // Dlai pour jouer le son de la bombe plante
 1319              		.loc 1 858 7 is_stmt 1 view .LVU318
 1320 002c 0620     		movs	r0, #6
 1321              	.LVL103:
 858:Core/Src/main.c ****       HAL_Delay(1500);        // Dlai pour jouer le son de la bombe plante
 1322              		.loc 1 858 7 is_stmt 0 view .LVU319
 1323 002e FFF7FEFF 		bl	play_track
 1324              	.LVL104:
 859:Core/Src/main.c ****       BCD_Init(0);            // Clignotement de l'afficheur et prparation  l'affichage
 1325              		.loc 1 859 7 is_stmt 1 view .LVU320
 1326 0032 40F2DC50 		movw	r0, #1500
 1327 0036 FFF7FEFF 		bl	HAL_Delay
 1328              	.LVL105:
 860:Core/Src/main.c ****       randomButtonSequence(); // Gnrer une nouvelle squence si ncessaire
 1329              		.loc 1 860 7 view .LVU321
 1330 003a 2046     		mov	r0, r4
 1331 003c FFF7FEFF 		bl	BCD_Init
 1332              	.LVL106:
 861:Core/Src/main.c ****     }
 1333              		.loc 1 861 7 view .LVU322
 1334 0040 FFF7FEFF 		bl	randomButtonSequence
 1335              	.LVL107:
 868:Core/Src/main.c **** 
 1336              		.loc 1 868 1 is_stmt 0 view .LVU323
 1337 0044 10BD     		pop	{r4, pc}
 1338              	.L93:
 1339 0046 00BF     		.align	2
 1340              	.L92:
 1341 0048 00000000 		.word	buttonPlantCurrentIndex
 1342 004c 00000000 		.word	buttonOrderPlant
 1343              		.cfi_endproc
 1344              	.LFE94:
 1346              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 1347              		.align	2
 1348              	.LC1:
 1349 0000 62746E20 		.ascii	"btn 1\015\000"
 1349      310D00
 1350 0007 00       		.align	2
 1351              	.LC2:
 1352 0008 62746E20 		.ascii	"btn 2\015\000"
 1352      320D00
 1353 000f 00       		.align	2
 1354              	.LC3:
 1355 0010 62746E20 		.ascii	"btn 3\015\000"
 1355      330D00
 1356 0017 00       		.align	2
 1357              	.LC4:
 1358 0018 62746E20 		.ascii	"btn 4\015\000"
 1358      340D00
 1359              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 77


 1360              		.align	1
 1361              		.global	HAL_GPIO_EXTI_Callback
 1362              		.syntax unified
 1363              		.thumb
 1364              		.thumb_func
 1366              	HAL_GPIO_EXTI_Callback:
 1367              	.LVL108:
 1368              	.LFB95:
 871:Core/Src/main.c ****   play_track(SOUND_PUSH_BUTTON);
 1369              		.loc 1 871 1 is_stmt 1 view -0
 1370              		.cfi_startproc
 1371              		@ args = 0, pretend = 0, frame = 0
 1372              		@ frame_needed = 0, uses_anonymous_args = 0
 871:Core/Src/main.c ****   play_track(SOUND_PUSH_BUTTON);
 1373              		.loc 1 871 1 is_stmt 0 view .LVU325
 1374 0000 10B5     		push	{r4, lr}
 1375              	.LCFI25:
 1376              		.cfi_def_cfa_offset 8
 1377              		.cfi_offset 4, -8
 1378              		.cfi_offset 14, -4
 1379 0002 0446     		mov	r4, r0
 872:Core/Src/main.c ****   switch (GPIO_Pin)
 1380              		.loc 1 872 3 is_stmt 1 view .LVU326
 1381 0004 0520     		movs	r0, #5
 1382              	.LVL109:
 872:Core/Src/main.c ****   switch (GPIO_Pin)
 1383              		.loc 1 872 3 is_stmt 0 view .LVU327
 1384 0006 FFF7FEFF 		bl	play_track
 1385              	.LVL110:
 873:Core/Src/main.c ****   {
 1386              		.loc 1 873 3 is_stmt 1 view .LVU328
 1387 000a B4F5006F 		cmp	r4, #2048
 1388 000e 36D0     		beq	.L95
 1389 0010 1BD8     		bhi	.L96
 1390 0012 202C     		cmp	r4, #32
 1391 0014 57D0     		beq	.L97
 1392 0016 402C     		cmp	r4, #64
 1393 0018 39D1     		bne	.L94
 906:Core/Src/main.c ****     {
 1394              		.loc 1 906 5 view .LVU329
 906:Core/Src/main.c ****     {
 1395              		.loc 1 906 9 is_stmt 0 view .LVU330
 1396 001a FFF7FEFF 		bl	HAL_GetTick
 1397              	.LVL111:
 906:Core/Src/main.c ****     {
 1398              		.loc 1 906 39 discriminator 1 view .LVU331
 1399 001e 374B     		ldr	r3, .L107
 1400 0020 9B68     		ldr	r3, [r3, #8]
 906:Core/Src/main.c ****     {
 1401              		.loc 1 906 43 discriminator 1 view .LVU332
 1402 0022 03F59673 		add	r3, r3, #300
 906:Core/Src/main.c ****     {
 1403              		.loc 1 906 8 discriminator 1 view .LVU333
 1404 0026 9842     		cmp	r0, r3
 1405 0028 31D9     		bls	.L94
 908:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 1406              		.loc 1 908 7 is_stmt 1 view .LVU334
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 78


 1407 002a 3548     		ldr	r0, .L107+4
 1408 002c FFF7FEFF 		bl	puts
 1409              	.LVL112:
 909:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1410              		.loc 1 909 7 view .LVU335
 909:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1411              		.loc 1 909 26 is_stmt 0 view .LVU336
 1412 0030 FFF7FEFF 		bl	HAL_GetTick
 1413              	.LVL113:
 909:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1414              		.loc 1 909 24 discriminator 1 view .LVU337
 1415 0034 314B     		ldr	r3, .L107
 1416 0036 9860     		str	r0, [r3, #8]
 910:Core/Src/main.c ****       {
 1417              		.loc 1 910 7 is_stmt 1 view .LVU338
 910:Core/Src/main.c ****       {
 1418              		.loc 1 910 16 is_stmt 0 view .LVU339
 1419 0038 324B     		ldr	r3, .L107+8
 1420 003a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 910:Core/Src/main.c ****       {
 1421              		.loc 1 910 10 view .LVU340
 1422 003c 002B     		cmp	r3, #0
 1423 003e 3ED1     		bne	.L103
 912:Core/Src/main.c ****       }
 1424              		.loc 1 912 9 is_stmt 1 view .LVU341
 1425 0040 3049     		ldr	r1, .L107+8
 1426 0042 0320     		movs	r0, #3
 1427 0044 FFF7FEFF 		bl	checkButtonOrderPlant
 1428              	.LVL114:
 1429 0048 21E0     		b	.L94
 1430              	.L96:
 873:Core/Src/main.c ****   {
 1431              		.loc 1 873 3 is_stmt 0 view .LVU342
 1432 004a B4F5805F 		cmp	r4, #4096
 1433 004e 1ED1     		bne	.L94
 891:Core/Src/main.c ****     {
 1434              		.loc 1 891 5 is_stmt 1 view .LVU343
 891:Core/Src/main.c ****     {
 1435              		.loc 1 891 9 is_stmt 0 view .LVU344
 1436 0050 FFF7FEFF 		bl	HAL_GetTick
 1437              	.LVL115:
 891:Core/Src/main.c ****     {
 1438              		.loc 1 891 39 discriminator 1 view .LVU345
 1439 0054 294B     		ldr	r3, .L107
 1440 0056 5B68     		ldr	r3, [r3, #4]
 891:Core/Src/main.c ****     {
 1441              		.loc 1 891 43 discriminator 1 view .LVU346
 1442 0058 03F59673 		add	r3, r3, #300
 891:Core/Src/main.c ****     {
 1443              		.loc 1 891 8 discriminator 1 view .LVU347
 1444 005c 9842     		cmp	r0, r3
 1445 005e 16D9     		bls	.L94
 893:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 1446              		.loc 1 893 7 is_stmt 1 view .LVU348
 1447 0060 2948     		ldr	r0, .L107+12
 1448 0062 FFF7FEFF 		bl	puts
 1449              	.LVL116:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 79


 894:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1450              		.loc 1 894 7 view .LVU349
 894:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1451              		.loc 1 894 26 is_stmt 0 view .LVU350
 1452 0066 FFF7FEFF 		bl	HAL_GetTick
 1453              	.LVL117:
 894:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1454              		.loc 1 894 24 discriminator 1 view .LVU351
 1455 006a 244B     		ldr	r3, .L107
 1456 006c 5860     		str	r0, [r3, #4]
 895:Core/Src/main.c ****       {
 1457              		.loc 1 895 7 is_stmt 1 view .LVU352
 895:Core/Src/main.c ****       {
 1458              		.loc 1 895 16 is_stmt 0 view .LVU353
 1459 006e 254B     		ldr	r3, .L107+8
 1460 0070 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 895:Core/Src/main.c ****       {
 1461              		.loc 1 895 10 view .LVU354
 1462 0072 03BB     		cbnz	r3, .L102
 897:Core/Src/main.c ****       }
 1463              		.loc 1 897 9 is_stmt 1 view .LVU355
 1464 0074 2349     		ldr	r1, .L107+8
 1465 0076 0220     		movs	r0, #2
 1466 0078 FFF7FEFF 		bl	checkButtonOrderPlant
 1467              	.LVL118:
 1468 007c 07E0     		b	.L94
 1469              	.L95:
 876:Core/Src/main.c ****     {
 1470              		.loc 1 876 5 view .LVU356
 876:Core/Src/main.c ****     {
 1471              		.loc 1 876 9 is_stmt 0 view .LVU357
 1472 007e FFF7FEFF 		bl	HAL_GetTick
 1473              	.LVL119:
 876:Core/Src/main.c ****     {
 1474              		.loc 1 876 39 discriminator 1 view .LVU358
 1475 0082 1E4B     		ldr	r3, .L107
 1476 0084 1B68     		ldr	r3, [r3]
 876:Core/Src/main.c ****     {
 1477              		.loc 1 876 43 discriminator 1 view .LVU359
 1478 0086 03F59673 		add	r3, r3, #300
 876:Core/Src/main.c ****     {
 1479              		.loc 1 876 8 discriminator 1 view .LVU360
 1480 008a 9842     		cmp	r0, r3
 1481 008c 00D8     		bhi	.L106
 1482              	.L94:
 938:Core/Src/main.c **** // endregion
 1483              		.loc 1 938 1 view .LVU361
 1484 008e 10BD     		pop	{r4, pc}
 1485              	.LVL120:
 1486              	.L106:
 878:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 1487              		.loc 1 878 7 is_stmt 1 view .LVU362
 1488 0090 1E48     		ldr	r0, .L107+16
 1489 0092 FFF7FEFF 		bl	puts
 1490              	.LVL121:
 879:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1491              		.loc 1 879 7 view .LVU363
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 80


 879:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1492              		.loc 1 879 26 is_stmt 0 view .LVU364
 1493 0096 FFF7FEFF 		bl	HAL_GetTick
 1494              	.LVL122:
 879:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1495              		.loc 1 879 24 discriminator 1 view .LVU365
 1496 009a 184B     		ldr	r3, .L107
 1497 009c 1860     		str	r0, [r3]
 880:Core/Src/main.c ****       {
 1498              		.loc 1 880 7 is_stmt 1 view .LVU366
 880:Core/Src/main.c ****       {
 1499              		.loc 1 880 16 is_stmt 0 view .LVU367
 1500 009e 194B     		ldr	r3, .L107+8
 1501 00a0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 880:Core/Src/main.c ****       {
 1502              		.loc 1 880 10 view .LVU368
 1503 00a2 23B9     		cbnz	r3, .L101
 882:Core/Src/main.c ****       }
 1504              		.loc 1 882 9 is_stmt 1 view .LVU369
 1505 00a4 1749     		ldr	r1, .L107+8
 1506 00a6 0120     		movs	r0, #1
 1507 00a8 FFF7FEFF 		bl	checkButtonOrderPlant
 1508              	.LVL123:
 1509 00ac EFE7     		b	.L94
 1510              	.L101:
 886:Core/Src/main.c ****       }
 1511              		.loc 1 886 9 view .LVU370
 1512 00ae 0120     		movs	r0, #1
 1513 00b0 FFF7FEFF 		bl	checkUserInput
 1514              	.LVL124:
 1515 00b4 EBE7     		b	.L94
 1516              	.L102:
 901:Core/Src/main.c ****       }
 1517              		.loc 1 901 9 view .LVU371
 1518 00b6 0220     		movs	r0, #2
 1519 00b8 FFF7FEFF 		bl	checkUserInput
 1520              	.LVL125:
 1521 00bc E7E7     		b	.L94
 1522              	.L103:
 916:Core/Src/main.c ****       }
 1523              		.loc 1 916 9 view .LVU372
 1524 00be 0320     		movs	r0, #3
 1525 00c0 FFF7FEFF 		bl	checkUserInput
 1526              	.LVL126:
 1527 00c4 E3E7     		b	.L94
 1528              	.L97:
 921:Core/Src/main.c ****     {
 1529              		.loc 1 921 5 view .LVU373
 921:Core/Src/main.c ****     {
 1530              		.loc 1 921 9 is_stmt 0 view .LVU374
 1531 00c6 FFF7FEFF 		bl	HAL_GetTick
 1532              	.LVL127:
 921:Core/Src/main.c ****     {
 1533              		.loc 1 921 39 discriminator 1 view .LVU375
 1534 00ca 0C4B     		ldr	r3, .L107
 1535 00cc DB68     		ldr	r3, [r3, #12]
 921:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 81


 1536              		.loc 1 921 43 discriminator 1 view .LVU376
 1537 00ce 03F59673 		add	r3, r3, #300
 921:Core/Src/main.c ****     {
 1538              		.loc 1 921 8 discriminator 1 view .LVU377
 1539 00d2 9842     		cmp	r0, r3
 1540 00d4 DBD9     		bls	.L94
 923:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 1541              		.loc 1 923 7 is_stmt 1 view .LVU378
 1542 00d6 0E48     		ldr	r0, .L107+20
 1543 00d8 FFF7FEFF 		bl	puts
 1544              	.LVL128:
 924:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1545              		.loc 1 924 7 view .LVU379
 924:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1546              		.loc 1 924 26 is_stmt 0 view .LVU380
 1547 00dc FFF7FEFF 		bl	HAL_GetTick
 1548              	.LVL129:
 924:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1549              		.loc 1 924 24 discriminator 1 view .LVU381
 1550 00e0 064B     		ldr	r3, .L107
 1551 00e2 D860     		str	r0, [r3, #12]
 925:Core/Src/main.c ****       {
 1552              		.loc 1 925 7 is_stmt 1 view .LVU382
 925:Core/Src/main.c ****       {
 1553              		.loc 1 925 16 is_stmt 0 view .LVU383
 1554 00e4 074B     		ldr	r3, .L107+8
 1555 00e6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 925:Core/Src/main.c ****       {
 1556              		.loc 1 925 10 view .LVU384
 1557 00e8 23B9     		cbnz	r3, .L104
 927:Core/Src/main.c ****       }
 1558              		.loc 1 927 9 is_stmt 1 view .LVU385
 1559 00ea 0649     		ldr	r1, .L107+8
 1560 00ec 0420     		movs	r0, #4
 1561 00ee FFF7FEFF 		bl	checkButtonOrderPlant
 1562              	.LVL130:
 1563 00f2 CCE7     		b	.L94
 1564              	.L104:
 931:Core/Src/main.c ****       }
 1565              		.loc 1 931 9 view .LVU386
 1566 00f4 0420     		movs	r0, #4
 1567 00f6 FFF7FEFF 		bl	checkUserInput
 1568              	.LVL131:
 938:Core/Src/main.c **** // endregion
 1569              		.loc 1 938 1 is_stmt 0 view .LVU387
 1570 00fa C8E7     		b	.L94
 1571              	.L108:
 1572              		.align	2
 1573              	.L107:
 1574 00fc 00000000 		.word	buttonElapsed
 1575 0100 10000000 		.word	.LC3
 1576 0104 00000000 		.word	etat
 1577 0108 08000000 		.word	.LC2
 1578 010c 00000000 		.word	.LC1
 1579 0110 18000000 		.word	.LC4
 1580              		.cfi_endproc
 1581              	.LFE95:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 82


 1583              		.section	.text.secondToClockDisplay,"ax",%progbits
 1584              		.align	1
 1585              		.global	secondToClockDisplay
 1586              		.syntax unified
 1587              		.thumb
 1588              		.thumb_func
 1590              	secondToClockDisplay:
 1591              	.LVL132:
 1592              	.LFB101:
1045:Core/Src/main.c **** 
1046:Core/Src/main.c **** // Gestion du temps
1047:Core/Src/main.c **** //  region[rgba(180, 100, 0, 0.1)]
1048:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second)
1049:Core/Src/main.c **** {
 1593              		.loc 1 1049 1 is_stmt 1 view -0
 1594              		.cfi_startproc
 1595              		@ args = 0, pretend = 0, frame = 0
 1596              		@ frame_needed = 0, uses_anonymous_args = 0
 1597              		@ link register save eliminated.
1050:Core/Src/main.c **** }
 1598              		.loc 1 1050 1 view .LVU389
 1599 0000 7047     		bx	lr
 1600              		.cfi_endproc
 1601              	.LFE101:
 1603              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1604              		.align	1
 1605              		.global	HAL_TIM_PeriodElapsedCallback
 1606              		.syntax unified
 1607              		.thumb
 1608              		.thumb_func
 1610              	HAL_TIM_PeriodElapsedCallback:
 1611              	.LVL133:
 1612              	.LFB102:
1051:Core/Src/main.c **** 
1052:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1053:Core/Src/main.c **** {
 1613              		.loc 1 1053 1 view -0
 1614              		.cfi_startproc
 1615              		@ args = 0, pretend = 0, frame = 0
 1616              		@ frame_needed = 0, uses_anonymous_args = 0
 1617              		.loc 1 1053 1 is_stmt 0 view .LVU391
 1618 0000 38B5     		push	{r3, r4, r5, lr}
 1619              	.LCFI26:
 1620              		.cfi_def_cfa_offset 16
 1621              		.cfi_offset 3, -16
 1622              		.cfi_offset 4, -12
 1623              		.cfi_offset 5, -8
 1624              		.cfi_offset 14, -4
 1625 0002 0446     		mov	r4, r0
1054:Core/Src/main.c ****   if (htim->Instance == TIM2)
 1626              		.loc 1 1054 3 is_stmt 1 view .LVU392
 1627              		.loc 1 1054 11 is_stmt 0 view .LVU393
 1628 0004 0368     		ldr	r3, [r0]
 1629              		.loc 1 1054 6 view .LVU394
 1630 0006 B3F1804F 		cmp	r3, #1073741824
 1631 000a 04D0     		beq	.L114
 1632              	.LVL134:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 83


 1633              	.L111:
1055:Core/Src/main.c ****   { // Timer de 5ms
1056:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcData, 2);
1057:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
1058:Core/Src/main.c **** 
1059:Core/Src/main.c ****     ledUpdate(adcData[0], &htim9, TIM_CHANNEL_2);
1060:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
1061:Core/Src/main.c **** 
1062:Core/Src/main.c ****     randomGLC();
1063:Core/Src/main.c ****     flag_bipbip++;
1064:Core/Src/main.c ****   }
1065:Core/Src/main.c **** 
1066:Core/Src/main.c ****   if (htim->Instance == TIM10)
 1634              		.loc 1 1066 3 is_stmt 1 view .LVU395
 1635              		.loc 1 1066 11 is_stmt 0 view .LVU396
 1636 000c 2268     		ldr	r2, [r4]
 1637              		.loc 1 1066 6 view .LVU397
 1638 000e 104B     		ldr	r3, .L116
 1639 0010 9A42     		cmp	r2, r3
 1640 0012 17D0     		beq	.L115
 1641              	.LVL135:
 1642              	.L110:
1067:Core/Src/main.c ****   { // Timer d'1s
1068:Core/Src/main.c ****     time_in_second = BCD_updateClock(time_in_second);
1069:Core/Src/main.c ****   }
1070:Core/Src/main.c **** 
1071:Core/Src/main.c ****   if (htim->Instance == TIM3)
1072:Core/Src/main.c ****   {
1073:Core/Src/main.c ****   }
1074:Core/Src/main.c **** }
 1643              		.loc 1 1074 1 view .LVU398
 1644 0014 38BD     		pop	{r3, r4, r5, pc}
 1645              	.LVL136:
 1646              	.L114:
1056:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1647              		.loc 1 1056 5 is_stmt 1 view .LVU399
 1648 0016 0F4D     		ldr	r5, .L116+4
 1649 0018 0222     		movs	r2, #2
 1650 001a 2946     		mov	r1, r5
 1651 001c 0E48     		ldr	r0, .L116+8
 1652              	.LVL137:
1056:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1653              		.loc 1 1056 5 is_stmt 0 view .LVU400
 1654 001e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1655              	.LVL138:
1059:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 1656              		.loc 1 1059 5 is_stmt 1 view .LVU401
 1657 0022 0422     		movs	r2, #4
 1658 0024 0D49     		ldr	r1, .L116+12
 1659 0026 2888     		ldrh	r0, [r5]
 1660 0028 FFF7FEFF 		bl	ledUpdate
 1661              	.LVL139:
1060:Core/Src/main.c **** 
 1662              		.loc 1 1060 5 view .LVU402
 1663 002c 0022     		movs	r2, #0
 1664 002e 0C49     		ldr	r1, .L116+16
 1665 0030 6888     		ldrh	r0, [r5, #2]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 84


 1666 0032 FFF7FEFF 		bl	ledUpdate
 1667              	.LVL140:
1062:Core/Src/main.c ****     flag_bipbip++;
 1668              		.loc 1 1062 5 view .LVU403
 1669 0036 FFF7FEFF 		bl	randomGLC
 1670              	.LVL141:
1063:Core/Src/main.c ****   }
 1671              		.loc 1 1063 5 view .LVU404
1063:Core/Src/main.c ****   }
 1672              		.loc 1 1063 16 is_stmt 0 view .LVU405
 1673 003a 0A4A     		ldr	r2, .L116+20
 1674 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1675 003e 0133     		adds	r3, r3, #1
 1676 0040 1370     		strb	r3, [r2]
 1677 0042 E3E7     		b	.L111
 1678              	.L115:
1068:Core/Src/main.c ****   }
 1679              		.loc 1 1068 5 is_stmt 1 view .LVU406
1068:Core/Src/main.c ****   }
 1680              		.loc 1 1068 22 is_stmt 0 view .LVU407
 1681 0044 084C     		ldr	r4, .L116+24
 1682              	.LVL142:
1068:Core/Src/main.c ****   }
 1683              		.loc 1 1068 22 view .LVU408
 1684 0046 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1685 0048 FFF7FEFF 		bl	BCD_updateClock
 1686              	.LVL143:
1068:Core/Src/main.c ****   }
 1687              		.loc 1 1068 20 discriminator 1 view .LVU409
 1688 004c 2070     		strb	r0, [r4]
1071:Core/Src/main.c ****   {
 1689              		.loc 1 1071 3 is_stmt 1 view .LVU410
1073:Core/Src/main.c **** }
 1690              		.loc 1 1073 3 view .LVU411
 1691              		.loc 1 1074 1 is_stmt 0 view .LVU412
 1692 004e E1E7     		b	.L110
 1693              	.L117:
 1694              		.align	2
 1695              	.L116:
 1696 0050 000C0140 		.word	1073810432
 1697 0054 00000000 		.word	adcData
 1698 0058 00000000 		.word	hadc
 1699 005c 00000000 		.word	htim9
 1700 0060 00000000 		.word	htim11
 1701 0064 00000000 		.word	flag_bipbip
 1702 0068 00000000 		.word	time_in_second
 1703              		.cfi_endproc
 1704              	.LFE102:
 1706              		.section	.text.Error_Handler,"ax",%progbits
 1707              		.align	1
 1708              		.global	Error_Handler
 1709              		.syntax unified
 1710              		.thumb
 1711              		.thumb_func
 1713              	Error_Handler:
 1714              	.LFB103:
1075:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 85


1076:Core/Src/main.c **** // endregion
1077:Core/Src/main.c **** /* USER CODE END 4 */
1078:Core/Src/main.c **** 
1079:Core/Src/main.c **** /**
1080:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
1081:Core/Src/main.c ****  * @retval None
1082:Core/Src/main.c ****  */
1083:Core/Src/main.c **** void Error_Handler(void)
1084:Core/Src/main.c **** {
 1715              		.loc 1 1084 1 is_stmt 1 view -0
 1716              		.cfi_startproc
 1717              		@ Volatile: function does not return.
 1718              		@ args = 0, pretend = 0, frame = 0
 1719              		@ frame_needed = 0, uses_anonymous_args = 0
 1720              		@ link register save eliminated.
1085:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1086:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1087:Core/Src/main.c ****   __disable_irq();
 1721              		.loc 1 1087 3 view .LVU414
 1722              	.LBB13:
 1723              	.LBI13:
 1724              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 86


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 87


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1725              		.loc 3 140 27 view .LVU415
 1726              	.LBB14:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1727              		.loc 3 142 3 view .LVU416
 1728              		.syntax unified
 1729              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1730 0000 72B6     		cpsid i
 1731              	@ 0 "" 2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 88


 1732              		.thumb
 1733              		.syntax unified
 1734              	.L119:
 1735              	.LBE14:
 1736              	.LBE13:
1088:Core/Src/main.c ****   while (1)
 1737              		.loc 1 1088 3 view .LVU417
1089:Core/Src/main.c ****   {
1090:Core/Src/main.c ****   }
 1738              		.loc 1 1090 3 view .LVU418
1088:Core/Src/main.c ****   while (1)
 1739              		.loc 1 1088 9 view .LVU419
 1740 0002 FEE7     		b	.L119
 1741              		.cfi_endproc
 1742              	.LFE103:
 1744              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1745              		.align	1
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1750              	MX_USART2_UART_Init:
 1751              	.LFB85:
 668:Core/Src/main.c **** 
 1752              		.loc 1 668 1 view -0
 1753              		.cfi_startproc
 1754              		@ args = 0, pretend = 0, frame = 0
 1755              		@ frame_needed = 0, uses_anonymous_args = 0
 1756 0000 08B5     		push	{r3, lr}
 1757              	.LCFI27:
 1758              		.cfi_def_cfa_offset 8
 1759              		.cfi_offset 3, -8
 1760              		.cfi_offset 14, -4
 677:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1761              		.loc 1 677 3 view .LVU421
 677:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1762              		.loc 1 677 19 is_stmt 0 view .LVU422
 1763 0002 0A48     		ldr	r0, .L124
 1764 0004 0A4B     		ldr	r3, .L124+4
 1765 0006 0360     		str	r3, [r0]
 678:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1766              		.loc 1 678 3 is_stmt 1 view .LVU423
 678:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1767              		.loc 1 678 24 is_stmt 0 view .LVU424
 1768 0008 4FF4E133 		mov	r3, #115200
 1769 000c 4360     		str	r3, [r0, #4]
 679:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1770              		.loc 1 679 3 is_stmt 1 view .LVU425
 679:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1771              		.loc 1 679 26 is_stmt 0 view .LVU426
 1772 000e 0023     		movs	r3, #0
 1773 0010 8360     		str	r3, [r0, #8]
 680:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1774              		.loc 1 680 3 is_stmt 1 view .LVU427
 680:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1775              		.loc 1 680 24 is_stmt 0 view .LVU428
 1776 0012 C360     		str	r3, [r0, #12]
 681:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 89


 1777              		.loc 1 681 3 is_stmt 1 view .LVU429
 681:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1778              		.loc 1 681 22 is_stmt 0 view .LVU430
 1779 0014 0361     		str	r3, [r0, #16]
 682:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1780              		.loc 1 682 3 is_stmt 1 view .LVU431
 682:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1781              		.loc 1 682 20 is_stmt 0 view .LVU432
 1782 0016 0C22     		movs	r2, #12
 1783 0018 4261     		str	r2, [r0, #20]
 683:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1784              		.loc 1 683 3 is_stmt 1 view .LVU433
 683:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1785              		.loc 1 683 25 is_stmt 0 view .LVU434
 1786 001a 8361     		str	r3, [r0, #24]
 684:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1787              		.loc 1 684 3 is_stmt 1 view .LVU435
 684:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1788              		.loc 1 684 28 is_stmt 0 view .LVU436
 1789 001c C361     		str	r3, [r0, #28]
 685:Core/Src/main.c ****   {
 1790              		.loc 1 685 3 is_stmt 1 view .LVU437
 685:Core/Src/main.c ****   {
 1791              		.loc 1 685 7 is_stmt 0 view .LVU438
 1792 001e FFF7FEFF 		bl	HAL_UART_Init
 1793              	.LVL144:
 685:Core/Src/main.c ****   {
 1794              		.loc 1 685 6 discriminator 1 view .LVU439
 1795 0022 00B9     		cbnz	r0, .L123
 692:Core/Src/main.c **** 
 1796              		.loc 1 692 1 view .LVU440
 1797 0024 08BD     		pop	{r3, pc}
 1798              	.L123:
 687:Core/Src/main.c ****   }
 1799              		.loc 1 687 5 is_stmt 1 view .LVU441
 1800 0026 FFF7FEFF 		bl	Error_Handler
 1801              	.LVL145:
 1802              	.L125:
 1803 002a 00BF     		.align	2
 1804              	.L124:
 1805 002c 00000000 		.word	huart2
 1806 0030 00440040 		.word	1073759232
 1807              		.cfi_endproc
 1808              	.LFE85:
 1810              		.section	.text.MX_ADC_Init,"ax",%progbits
 1811              		.align	1
 1812              		.syntax unified
 1813              		.thumb
 1814              		.thumb_func
 1816              	MX_ADC_Init:
 1817              	.LFB77:
 322:Core/Src/main.c **** 
 1818              		.loc 1 322 1 view -0
 1819              		.cfi_startproc
 1820              		@ args = 0, pretend = 0, frame = 16
 1821              		@ frame_needed = 0, uses_anonymous_args = 0
 1822 0000 00B5     		push	{lr}
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 90


 1823              	.LCFI28:
 1824              		.cfi_def_cfa_offset 4
 1825              		.cfi_offset 14, -4
 1826 0002 85B0     		sub	sp, sp, #20
 1827              	.LCFI29:
 1828              		.cfi_def_cfa_offset 24
 328:Core/Src/main.c **** 
 1829              		.loc 1 328 3 view .LVU443
 328:Core/Src/main.c **** 
 1830              		.loc 1 328 26 is_stmt 0 view .LVU444
 1831 0004 0023     		movs	r3, #0
 1832 0006 0193     		str	r3, [sp, #4]
 1833 0008 0293     		str	r3, [sp, #8]
 1834 000a 0393     		str	r3, [sp, #12]
 336:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1835              		.loc 1 336 3 is_stmt 1 view .LVU445
 336:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1836              		.loc 1 336 17 is_stmt 0 view .LVU446
 1837 000c 1B48     		ldr	r0, .L134
 1838 000e 1C4A     		ldr	r2, .L134+4
 1839 0010 0260     		str	r2, [r0]
 337:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1840              		.loc 1 337 3 is_stmt 1 view .LVU447
 337:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1841              		.loc 1 337 28 is_stmt 0 view .LVU448
 1842 0012 4360     		str	r3, [r0, #4]
 338:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1843              		.loc 1 338 3 is_stmt 1 view .LVU449
 338:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1844              		.loc 1 338 24 is_stmt 0 view .LVU450
 1845 0014 8360     		str	r3, [r0, #8]
 339:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1846              		.loc 1 339 3 is_stmt 1 view .LVU451
 339:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1847              		.loc 1 339 23 is_stmt 0 view .LVU452
 1848 0016 C360     		str	r3, [r0, #12]
 340:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1849              		.loc 1 340 3 is_stmt 1 view .LVU453
 340:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1850              		.loc 1 340 26 is_stmt 0 view .LVU454
 1851 0018 4FF48072 		mov	r2, #256
 1852 001c 0261     		str	r2, [r0, #16]
 341:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1853              		.loc 1 341 3 is_stmt 1 view .LVU455
 341:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1854              		.loc 1 341 26 is_stmt 0 view .LVU456
 1855 001e 4361     		str	r3, [r0, #20]
 342:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1856              		.loc 1 342 3 is_stmt 1 view .LVU457
 342:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1857              		.loc 1 342 30 is_stmt 0 view .LVU458
 1858 0020 8361     		str	r3, [r0, #24]
 343:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1859              		.loc 1 343 3 is_stmt 1 view .LVU459
 343:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1860              		.loc 1 343 34 is_stmt 0 view .LVU460
 1861 0022 C361     		str	r3, [r0, #28]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 91


 344:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1862              		.loc 1 344 3 is_stmt 1 view .LVU461
 344:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1863              		.loc 1 344 26 is_stmt 0 view .LVU462
 1864 0024 0362     		str	r3, [r0, #32]
 345:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1865              		.loc 1 345 3 is_stmt 1 view .LVU463
 345:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1866              		.loc 1 345 32 is_stmt 0 view .LVU464
 1867 0026 80F82430 		strb	r3, [r0, #36]
 346:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1868              		.loc 1 346 3 is_stmt 1 view .LVU465
 346:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1869              		.loc 1 346 29 is_stmt 0 view .LVU466
 1870 002a 0222     		movs	r2, #2
 1871 002c 8262     		str	r2, [r0, #40]
 347:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1872              		.loc 1 347 3 is_stmt 1 view .LVU467
 347:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1873              		.loc 1 347 35 is_stmt 0 view .LVU468
 1874 002e 80F82C30 		strb	r3, [r0, #44]
 348:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1875              		.loc 1 348 3 is_stmt 1 view .LVU469
 348:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1876              		.loc 1 348 30 is_stmt 0 view .LVU470
 1877 0032 1022     		movs	r2, #16
 1878 0034 4263     		str	r2, [r0, #52]
 349:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1879              		.loc 1 349 3 is_stmt 1 view .LVU471
 349:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1880              		.loc 1 349 34 is_stmt 0 view .LVU472
 1881 0036 8363     		str	r3, [r0, #56]
 350:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1882              		.loc 1 350 3 is_stmt 1 view .LVU473
 350:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1883              		.loc 1 350 35 is_stmt 0 view .LVU474
 1884 0038 0123     		movs	r3, #1
 1885 003a 80F83C30 		strb	r3, [r0, #60]
 351:Core/Src/main.c ****   {
 1886              		.loc 1 351 3 is_stmt 1 view .LVU475
 351:Core/Src/main.c ****   {
 1887              		.loc 1 351 7 is_stmt 0 view .LVU476
 1888 003e FFF7FEFF 		bl	HAL_ADC_Init
 1889              	.LVL146:
 351:Core/Src/main.c ****   {
 1890              		.loc 1 351 6 discriminator 1 view .LVU477
 1891 0042 A8B9     		cbnz	r0, .L131
 358:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1892              		.loc 1 358 3 is_stmt 1 view .LVU478
 358:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1893              		.loc 1 358 19 is_stmt 0 view .LVU479
 1894 0044 0023     		movs	r3, #0
 1895 0046 0193     		str	r3, [sp, #4]
 359:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1896              		.loc 1 359 3 is_stmt 1 view .LVU480
 359:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1897              		.loc 1 359 16 is_stmt 0 view .LVU481
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 92


 1898 0048 0122     		movs	r2, #1
 1899 004a 0292     		str	r2, [sp, #8]
 360:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1900              		.loc 1 360 3 is_stmt 1 view .LVU482
 360:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1901              		.loc 1 360 24 is_stmt 0 view .LVU483
 1902 004c 0393     		str	r3, [sp, #12]
 361:Core/Src/main.c ****   {
 1903              		.loc 1 361 3 is_stmt 1 view .LVU484
 361:Core/Src/main.c ****   {
 1904              		.loc 1 361 7 is_stmt 0 view .LVU485
 1905 004e 01A9     		add	r1, sp, #4
 1906 0050 0A48     		ldr	r0, .L134
 1907 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1908              	.LVL147:
 361:Core/Src/main.c ****   {
 1909              		.loc 1 361 6 discriminator 1 view .LVU486
 1910 0056 68B9     		cbnz	r0, .L132
 368:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1911              		.loc 1 368 3 is_stmt 1 view .LVU487
 368:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1912              		.loc 1 368 19 is_stmt 0 view .LVU488
 1913 0058 0123     		movs	r3, #1
 1914 005a 0193     		str	r3, [sp, #4]
 369:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1915              		.loc 1 369 3 is_stmt 1 view .LVU489
 369:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1916              		.loc 1 369 16 is_stmt 0 view .LVU490
 1917 005c 0223     		movs	r3, #2
 1918 005e 0293     		str	r3, [sp, #8]
 370:Core/Src/main.c ****   {
 1919              		.loc 1 370 3 is_stmt 1 view .LVU491
 370:Core/Src/main.c ****   {
 1920              		.loc 1 370 7 is_stmt 0 view .LVU492
 1921 0060 01A9     		add	r1, sp, #4
 1922 0062 0648     		ldr	r0, .L134
 1923 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1924              	.LVL148:
 370:Core/Src/main.c ****   {
 1925              		.loc 1 370 6 discriminator 1 view .LVU493
 1926 0068 30B9     		cbnz	r0, .L133
 377:Core/Src/main.c **** 
 1927              		.loc 1 377 1 view .LVU494
 1928 006a 05B0     		add	sp, sp, #20
 1929              	.LCFI30:
 1930              		.cfi_remember_state
 1931              		.cfi_def_cfa_offset 4
 1932              		@ sp needed
 1933 006c 5DF804FB 		ldr	pc, [sp], #4
 1934              	.L131:
 1935              	.LCFI31:
 1936              		.cfi_restore_state
 353:Core/Src/main.c ****   }
 1937              		.loc 1 353 5 is_stmt 1 view .LVU495
 1938 0070 FFF7FEFF 		bl	Error_Handler
 1939              	.LVL149:
 1940              	.L132:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 93


 363:Core/Src/main.c ****   }
 1941              		.loc 1 363 5 view .LVU496
 1942 0074 FFF7FEFF 		bl	Error_Handler
 1943              	.LVL150:
 1944              	.L133:
 372:Core/Src/main.c ****   }
 1945              		.loc 1 372 5 view .LVU497
 1946 0078 FFF7FEFF 		bl	Error_Handler
 1947              	.LVL151:
 1948              	.L135:
 1949              		.align	2
 1950              	.L134:
 1951 007c 00000000 		.word	hadc
 1952 0080 00240140 		.word	1073816576
 1953              		.cfi_endproc
 1954              	.LFE77:
 1956              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1957              		.align	1
 1958              		.syntax unified
 1959              		.thumb
 1960              		.thumb_func
 1962              	MX_SPI1_Init:
 1963              	.LFB78:
 385:Core/Src/main.c **** 
 1964              		.loc 1 385 1 view -0
 1965              		.cfi_startproc
 1966              		@ args = 0, pretend = 0, frame = 0
 1967              		@ frame_needed = 0, uses_anonymous_args = 0
 1968 0000 08B5     		push	{r3, lr}
 1969              	.LCFI32:
 1970              		.cfi_def_cfa_offset 8
 1971              		.cfi_offset 3, -8
 1972              		.cfi_offset 14, -4
 395:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1973              		.loc 1 395 3 view .LVU499
 395:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1974              		.loc 1 395 18 is_stmt 0 view .LVU500
 1975 0002 0E48     		ldr	r0, .L140
 1976 0004 0E4B     		ldr	r3, .L140+4
 1977 0006 0360     		str	r3, [r0]
 396:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1978              		.loc 1 396 3 is_stmt 1 view .LVU501
 396:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1979              		.loc 1 396 19 is_stmt 0 view .LVU502
 1980 0008 4FF48273 		mov	r3, #260
 1981 000c 4360     		str	r3, [r0, #4]
 397:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1982              		.loc 1 397 3 is_stmt 1 view .LVU503
 397:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1983              		.loc 1 397 24 is_stmt 0 view .LVU504
 1984 000e 4FF40043 		mov	r3, #32768
 1985 0012 8360     		str	r3, [r0, #8]
 398:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1986              		.loc 1 398 3 is_stmt 1 view .LVU505
 398:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1987              		.loc 1 398 23 is_stmt 0 view .LVU506
 1988 0014 0023     		movs	r3, #0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 94


 1989 0016 C360     		str	r3, [r0, #12]
 399:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1990              		.loc 1 399 3 is_stmt 1 view .LVU507
 399:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1991              		.loc 1 399 26 is_stmt 0 view .LVU508
 1992 0018 0361     		str	r3, [r0, #16]
 400:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1993              		.loc 1 400 3 is_stmt 1 view .LVU509
 400:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1994              		.loc 1 400 23 is_stmt 0 view .LVU510
 1995 001a 4361     		str	r3, [r0, #20]
 401:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1996              		.loc 1 401 3 is_stmt 1 view .LVU511
 401:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1997              		.loc 1 401 18 is_stmt 0 view .LVU512
 1998 001c 4FF40072 		mov	r2, #512
 1999 0020 8261     		str	r2, [r0, #24]
 402:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2000              		.loc 1 402 3 is_stmt 1 view .LVU513
 402:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2001              		.loc 1 402 32 is_stmt 0 view .LVU514
 2002 0022 C361     		str	r3, [r0, #28]
 403:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2003              		.loc 1 403 3 is_stmt 1 view .LVU515
 403:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2004              		.loc 1 403 23 is_stmt 0 view .LVU516
 2005 0024 0362     		str	r3, [r0, #32]
 404:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2006              		.loc 1 404 3 is_stmt 1 view .LVU517
 404:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2007              		.loc 1 404 21 is_stmt 0 view .LVU518
 2008 0026 4362     		str	r3, [r0, #36]
 405:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 2009              		.loc 1 405 3 is_stmt 1 view .LVU519
 405:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 2010              		.loc 1 405 29 is_stmt 0 view .LVU520
 2011 0028 8362     		str	r3, [r0, #40]
 406:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2012              		.loc 1 406 3 is_stmt 1 view .LVU521
 406:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2013              		.loc 1 406 28 is_stmt 0 view .LVU522
 2014 002a 0A23     		movs	r3, #10
 2015 002c C362     		str	r3, [r0, #44]
 407:Core/Src/main.c ****   {
 2016              		.loc 1 407 3 is_stmt 1 view .LVU523
 407:Core/Src/main.c ****   {
 2017              		.loc 1 407 7 is_stmt 0 view .LVU524
 2018 002e FFF7FEFF 		bl	HAL_SPI_Init
 2019              	.LVL152:
 407:Core/Src/main.c ****   {
 2020              		.loc 1 407 6 discriminator 1 view .LVU525
 2021 0032 00B9     		cbnz	r0, .L139
 414:Core/Src/main.c **** 
 2022              		.loc 1 414 1 view .LVU526
 2023 0034 08BD     		pop	{r3, pc}
 2024              	.L139:
 409:Core/Src/main.c ****   }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 95


 2025              		.loc 1 409 5 is_stmt 1 view .LVU527
 2026 0036 FFF7FEFF 		bl	Error_Handler
 2027              	.LVL153:
 2028              	.L141:
 2029 003a 00BF     		.align	2
 2030              	.L140:
 2031 003c 00000000 		.word	hspi1
 2032 0040 00300140 		.word	1073819648
 2033              		.cfi_endproc
 2034              	.LFE78:
 2036              		.section	.text.MX_TIM10_Init,"ax",%progbits
 2037              		.align	1
 2038              		.syntax unified
 2039              		.thumb
 2040              		.thumb_func
 2042              	MX_TIM10_Init:
 2043              	.LFB82:
 558:Core/Src/main.c **** 
 2044              		.loc 1 558 1 view -0
 2045              		.cfi_startproc
 2046              		@ args = 0, pretend = 0, frame = 16
 2047              		@ frame_needed = 0, uses_anonymous_args = 0
 2048 0000 00B5     		push	{lr}
 2049              	.LCFI33:
 2050              		.cfi_def_cfa_offset 4
 2051              		.cfi_offset 14, -4
 2052 0002 85B0     		sub	sp, sp, #20
 2053              	.LCFI34:
 2054              		.cfi_def_cfa_offset 24
 564:Core/Src/main.c **** 
 2055              		.loc 1 564 3 view .LVU529
 564:Core/Src/main.c **** 
 2056              		.loc 1 564 26 is_stmt 0 view .LVU530
 2057 0004 0023     		movs	r3, #0
 2058 0006 0093     		str	r3, [sp]
 2059 0008 0193     		str	r3, [sp, #4]
 2060 000a 0293     		str	r3, [sp, #8]
 2061 000c 0393     		str	r3, [sp, #12]
 569:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2062              		.loc 1 569 3 is_stmt 1 view .LVU531
 569:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2063              		.loc 1 569 19 is_stmt 0 view .LVU532
 2064 000e 0F48     		ldr	r0, .L148
 2065 0010 0F4A     		ldr	r2, .L148+4
 2066 0012 0260     		str	r2, [r0]
 570:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2067              		.loc 1 570 3 is_stmt 1 view .LVU533
 570:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2068              		.loc 1 570 25 is_stmt 0 view .LVU534
 2069 0014 40F2E732 		movw	r2, #999
 2070 0018 4260     		str	r2, [r0, #4]
 571:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2071              		.loc 1 571 3 is_stmt 1 view .LVU535
 571:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2072              		.loc 1 571 27 is_stmt 0 view .LVU536
 2073 001a 8360     		str	r3, [r0, #8]
 572:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 96


 2074              		.loc 1 572 3 is_stmt 1 view .LVU537
 572:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2075              		.loc 1 572 22 is_stmt 0 view .LVU538
 2076 001c 47F6FF42 		movw	r2, #31999
 2077 0020 C260     		str	r2, [r0, #12]
 573:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2078              		.loc 1 573 3 is_stmt 1 view .LVU539
 573:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2079              		.loc 1 573 29 is_stmt 0 view .LVU540
 2080 0022 0361     		str	r3, [r0, #16]
 574:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2081              		.loc 1 574 3 is_stmt 1 view .LVU541
 574:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2082              		.loc 1 574 33 is_stmt 0 view .LVU542
 2083 0024 4361     		str	r3, [r0, #20]
 575:Core/Src/main.c ****   {
 2084              		.loc 1 575 3 is_stmt 1 view .LVU543
 575:Core/Src/main.c ****   {
 2085              		.loc 1 575 7 is_stmt 0 view .LVU544
 2086 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2087              	.LVL154:
 575:Core/Src/main.c ****   {
 2088              		.loc 1 575 6 discriminator 1 view .LVU545
 2089 002a 50B9     		cbnz	r0, .L146
 579:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2090              		.loc 1 579 3 is_stmt 1 view .LVU546
 579:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2091              		.loc 1 579 34 is_stmt 0 view .LVU547
 2092 002c 4FF48053 		mov	r3, #4096
 2093 0030 0093     		str	r3, [sp]
 580:Core/Src/main.c ****   {
 2094              		.loc 1 580 3 is_stmt 1 view .LVU548
 580:Core/Src/main.c ****   {
 2095              		.loc 1 580 7 is_stmt 0 view .LVU549
 2096 0032 6946     		mov	r1, sp
 2097 0034 0548     		ldr	r0, .L148
 2098 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2099              	.LVL155:
 580:Core/Src/main.c ****   {
 2100              		.loc 1 580 6 discriminator 1 view .LVU550
 2101 003a 20B9     		cbnz	r0, .L147
 587:Core/Src/main.c **** 
 2102              		.loc 1 587 1 view .LVU551
 2103 003c 05B0     		add	sp, sp, #20
 2104              	.LCFI35:
 2105              		.cfi_remember_state
 2106              		.cfi_def_cfa_offset 4
 2107              		@ sp needed
 2108 003e 5DF804FB 		ldr	pc, [sp], #4
 2109              	.L146:
 2110              	.LCFI36:
 2111              		.cfi_restore_state
 577:Core/Src/main.c ****   }
 2112              		.loc 1 577 5 is_stmt 1 view .LVU552
 2113 0042 FFF7FEFF 		bl	Error_Handler
 2114              	.LVL156:
 2115              	.L147:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 97


 582:Core/Src/main.c ****   }
 2116              		.loc 1 582 5 view .LVU553
 2117 0046 FFF7FEFF 		bl	Error_Handler
 2118              	.LVL157:
 2119              	.L149:
 2120 004a 00BF     		.align	2
 2121              	.L148:
 2122 004c 00000000 		.word	htim10
 2123 0050 000C0140 		.word	1073810432
 2124              		.cfi_endproc
 2125              	.LFE82:
 2127              		.section	.text.MX_UART4_Init,"ax",%progbits
 2128              		.align	1
 2129              		.syntax unified
 2130              		.thumb
 2131              		.thumb_func
 2133              	MX_UART4_Init:
 2134              	.LFB84:
 636:Core/Src/main.c **** 
 2135              		.loc 1 636 1 view -0
 2136              		.cfi_startproc
 2137              		@ args = 0, pretend = 0, frame = 0
 2138              		@ frame_needed = 0, uses_anonymous_args = 0
 2139 0000 08B5     		push	{r3, lr}
 2140              	.LCFI37:
 2141              		.cfi_def_cfa_offset 8
 2142              		.cfi_offset 3, -8
 2143              		.cfi_offset 14, -4
 645:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2144              		.loc 1 645 3 view .LVU555
 645:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2145              		.loc 1 645 19 is_stmt 0 view .LVU556
 2146 0002 0A48     		ldr	r0, .L154
 2147 0004 0A4B     		ldr	r3, .L154+4
 2148 0006 0360     		str	r3, [r0]
 646:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 2149              		.loc 1 646 3 is_stmt 1 view .LVU557
 646:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 2150              		.loc 1 646 24 is_stmt 0 view .LVU558
 2151 0008 4FF41653 		mov	r3, #9600
 2152 000c 4360     		str	r3, [r0, #4]
 647:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2153              		.loc 1 647 3 is_stmt 1 view .LVU559
 647:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2154              		.loc 1 647 26 is_stmt 0 view .LVU560
 2155 000e 0023     		movs	r3, #0
 2156 0010 8360     		str	r3, [r0, #8]
 648:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2157              		.loc 1 648 3 is_stmt 1 view .LVU561
 648:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2158              		.loc 1 648 24 is_stmt 0 view .LVU562
 2159 0012 C360     		str	r3, [r0, #12]
 649:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2160              		.loc 1 649 3 is_stmt 1 view .LVU563
 649:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2161              		.loc 1 649 22 is_stmt 0 view .LVU564
 2162 0014 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 98


 650:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2163              		.loc 1 650 3 is_stmt 1 view .LVU565
 650:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2164              		.loc 1 650 20 is_stmt 0 view .LVU566
 2165 0016 0C22     		movs	r2, #12
 2166 0018 4261     		str	r2, [r0, #20]
 651:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2167              		.loc 1 651 3 is_stmt 1 view .LVU567
 651:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2168              		.loc 1 651 25 is_stmt 0 view .LVU568
 2169 001a 8361     		str	r3, [r0, #24]
 652:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2170              		.loc 1 652 3 is_stmt 1 view .LVU569
 652:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2171              		.loc 1 652 28 is_stmt 0 view .LVU570
 2172 001c C361     		str	r3, [r0, #28]
 653:Core/Src/main.c ****   {
 2173              		.loc 1 653 3 is_stmt 1 view .LVU571
 653:Core/Src/main.c ****   {
 2174              		.loc 1 653 7 is_stmt 0 view .LVU572
 2175 001e FFF7FEFF 		bl	HAL_UART_Init
 2176              	.LVL158:
 653:Core/Src/main.c ****   {
 2177              		.loc 1 653 6 discriminator 1 view .LVU573
 2178 0022 00B9     		cbnz	r0, .L153
 660:Core/Src/main.c **** 
 2179              		.loc 1 660 1 view .LVU574
 2180 0024 08BD     		pop	{r3, pc}
 2181              	.L153:
 655:Core/Src/main.c ****   }
 2182              		.loc 1 655 5 is_stmt 1 view .LVU575
 2183 0026 FFF7FEFF 		bl	Error_Handler
 2184              	.LVL159:
 2185              	.L155:
 2186 002a 00BF     		.align	2
 2187              	.L154:
 2188 002c 00000000 		.word	huart4
 2189 0030 004C0040 		.word	1073761280
 2190              		.cfi_endproc
 2191              	.LFE84:
 2193              		.section	.text.MX_TIM2_Init,"ax",%progbits
 2194              		.align	1
 2195              		.syntax unified
 2196              		.thumb
 2197              		.thumb_func
 2199              	MX_TIM2_Init:
 2200              	.LFB79:
 422:Core/Src/main.c **** 
 2201              		.loc 1 422 1 view -0
 2202              		.cfi_startproc
 2203              		@ args = 0, pretend = 0, frame = 24
 2204              		@ frame_needed = 0, uses_anonymous_args = 0
 2205 0000 00B5     		push	{lr}
 2206              	.LCFI38:
 2207              		.cfi_def_cfa_offset 4
 2208              		.cfi_offset 14, -4
 2209 0002 87B0     		sub	sp, sp, #28
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 99


 2210              	.LCFI39:
 2211              		.cfi_def_cfa_offset 32
 428:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2212              		.loc 1 428 3 view .LVU577
 428:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2213              		.loc 1 428 26 is_stmt 0 view .LVU578
 2214 0004 0023     		movs	r3, #0
 2215 0006 0293     		str	r3, [sp, #8]
 2216 0008 0393     		str	r3, [sp, #12]
 2217 000a 0493     		str	r3, [sp, #16]
 2218 000c 0593     		str	r3, [sp, #20]
 429:Core/Src/main.c **** 
 2219              		.loc 1 429 3 is_stmt 1 view .LVU579
 429:Core/Src/main.c **** 
 2220              		.loc 1 429 27 is_stmt 0 view .LVU580
 2221 000e 0093     		str	r3, [sp]
 2222 0010 0193     		str	r3, [sp, #4]
 434:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2223              		.loc 1 434 3 is_stmt 1 view .LVU581
 434:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2224              		.loc 1 434 18 is_stmt 0 view .LVU582
 2225 0012 1448     		ldr	r0, .L164
 2226 0014 4FF08042 		mov	r2, #1073741824
 2227 0018 0260     		str	r2, [r0]
 435:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2228              		.loc 1 435 3 is_stmt 1 view .LVU583
 435:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2229              		.loc 1 435 24 is_stmt 0 view .LVU584
 2230 001a 40F67F42 		movw	r2, #3199
 2231 001e 4260     		str	r2, [r0, #4]
 436:Core/Src/main.c ****   htim2.Init.Period = 49;
 2232              		.loc 1 436 3 is_stmt 1 view .LVU585
 436:Core/Src/main.c ****   htim2.Init.Period = 49;
 2233              		.loc 1 436 26 is_stmt 0 view .LVU586
 2234 0020 8360     		str	r3, [r0, #8]
 437:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2235              		.loc 1 437 3 is_stmt 1 view .LVU587
 437:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2236              		.loc 1 437 21 is_stmt 0 view .LVU588
 2237 0022 3122     		movs	r2, #49
 2238 0024 C260     		str	r2, [r0, #12]
 438:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2239              		.loc 1 438 3 is_stmt 1 view .LVU589
 438:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2240              		.loc 1 438 28 is_stmt 0 view .LVU590
 2241 0026 0361     		str	r3, [r0, #16]
 439:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2242              		.loc 1 439 3 is_stmt 1 view .LVU591
 439:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2243              		.loc 1 439 32 is_stmt 0 view .LVU592
 2244 0028 4361     		str	r3, [r0, #20]
 440:Core/Src/main.c ****   {
 2245              		.loc 1 440 3 is_stmt 1 view .LVU593
 440:Core/Src/main.c ****   {
 2246              		.loc 1 440 7 is_stmt 0 view .LVU594
 2247 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2248              	.LVL160:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 100


 440:Core/Src/main.c ****   {
 2249              		.loc 1 440 6 discriminator 1 view .LVU595
 2250 002e 90B9     		cbnz	r0, .L161
 444:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2251              		.loc 1 444 3 is_stmt 1 view .LVU596
 444:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2252              		.loc 1 444 34 is_stmt 0 view .LVU597
 2253 0030 4FF48053 		mov	r3, #4096
 2254 0034 0293     		str	r3, [sp, #8]
 445:Core/Src/main.c ****   {
 2255              		.loc 1 445 3 is_stmt 1 view .LVU598
 445:Core/Src/main.c ****   {
 2256              		.loc 1 445 7 is_stmt 0 view .LVU599
 2257 0036 02A9     		add	r1, sp, #8
 2258 0038 0A48     		ldr	r0, .L164
 2259 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2260              	.LVL161:
 445:Core/Src/main.c ****   {
 2261              		.loc 1 445 6 discriminator 1 view .LVU600
 2262 003e 60B9     		cbnz	r0, .L162
 449:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2263              		.loc 1 449 3 is_stmt 1 view .LVU601
 449:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2264              		.loc 1 449 37 is_stmt 0 view .LVU602
 2265 0040 0023     		movs	r3, #0
 2266 0042 0093     		str	r3, [sp]
 450:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2267              		.loc 1 450 3 is_stmt 1 view .LVU603
 450:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2268              		.loc 1 450 33 is_stmt 0 view .LVU604
 2269 0044 0193     		str	r3, [sp, #4]
 451:Core/Src/main.c ****   {
 2270              		.loc 1 451 3 is_stmt 1 view .LVU605
 451:Core/Src/main.c ****   {
 2271              		.loc 1 451 7 is_stmt 0 view .LVU606
 2272 0046 6946     		mov	r1, sp
 2273 0048 0648     		ldr	r0, .L164
 2274 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2275              	.LVL162:
 451:Core/Src/main.c ****   {
 2276              		.loc 1 451 6 discriminator 1 view .LVU607
 2277 004e 30B9     		cbnz	r0, .L163
 458:Core/Src/main.c **** 
 2278              		.loc 1 458 1 view .LVU608
 2279 0050 07B0     		add	sp, sp, #28
 2280              	.LCFI40:
 2281              		.cfi_remember_state
 2282              		.cfi_def_cfa_offset 4
 2283              		@ sp needed
 2284 0052 5DF804FB 		ldr	pc, [sp], #4
 2285              	.L161:
 2286              	.LCFI41:
 2287              		.cfi_restore_state
 442:Core/Src/main.c ****   }
 2288              		.loc 1 442 5 is_stmt 1 view .LVU609
 2289 0056 FFF7FEFF 		bl	Error_Handler
 2290              	.LVL163:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 101


 2291              	.L162:
 447:Core/Src/main.c ****   }
 2292              		.loc 1 447 5 view .LVU610
 2293 005a FFF7FEFF 		bl	Error_Handler
 2294              	.LVL164:
 2295              	.L163:
 453:Core/Src/main.c ****   }
 2296              		.loc 1 453 5 view .LVU611
 2297 005e FFF7FEFF 		bl	Error_Handler
 2298              	.LVL165:
 2299              	.L165:
 2300 0062 00BF     		.align	2
 2301              	.L164:
 2302 0064 00000000 		.word	htim2
 2303              		.cfi_endproc
 2304              	.LFE79:
 2306              		.section	.text.MX_TIM9_Init,"ax",%progbits
 2307              		.align	1
 2308              		.syntax unified
 2309              		.thumb
 2310              		.thumb_func
 2312              	MX_TIM9_Init:
 2313              	.LFB81:
 510:Core/Src/main.c **** 
 2314              		.loc 1 510 1 view -0
 2315              		.cfi_startproc
 2316              		@ args = 0, pretend = 0, frame = 24
 2317              		@ frame_needed = 0, uses_anonymous_args = 0
 2318 0000 00B5     		push	{lr}
 2319              	.LCFI42:
 2320              		.cfi_def_cfa_offset 4
 2321              		.cfi_offset 14, -4
 2322 0002 87B0     		sub	sp, sp, #28
 2323              	.LCFI43:
 2324              		.cfi_def_cfa_offset 32
 516:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2325              		.loc 1 516 3 view .LVU613
 516:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2326              		.loc 1 516 27 is_stmt 0 view .LVU614
 2327 0004 0023     		movs	r3, #0
 2328 0006 0493     		str	r3, [sp, #16]
 2329 0008 0593     		str	r3, [sp, #20]
 517:Core/Src/main.c **** 
 2330              		.loc 1 517 3 is_stmt 1 view .LVU615
 517:Core/Src/main.c **** 
 2331              		.loc 1 517 22 is_stmt 0 view .LVU616
 2332 000a 0093     		str	r3, [sp]
 2333 000c 0193     		str	r3, [sp, #4]
 2334 000e 0293     		str	r3, [sp, #8]
 2335 0010 0393     		str	r3, [sp, #12]
 522:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2336              		.loc 1 522 3 is_stmt 1 view .LVU617
 522:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2337              		.loc 1 522 18 is_stmt 0 view .LVU618
 2338 0012 1648     		ldr	r0, .L174
 2339 0014 164A     		ldr	r2, .L174+4
 2340 0016 0260     		str	r2, [r0]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 102


 523:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2341              		.loc 1 523 3 is_stmt 1 view .LVU619
 523:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2342              		.loc 1 523 24 is_stmt 0 view .LVU620
 2343 0018 4360     		str	r3, [r0, #4]
 524:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2344              		.loc 1 524 3 is_stmt 1 view .LVU621
 524:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2345              		.loc 1 524 26 is_stmt 0 view .LVU622
 2346 001a 8360     		str	r3, [r0, #8]
 525:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2347              		.loc 1 525 3 is_stmt 1 view .LVU623
 525:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2348              		.loc 1 525 21 is_stmt 0 view .LVU624
 2349 001c 4FF6FF72 		movw	r2, #65535
 2350 0020 C260     		str	r2, [r0, #12]
 526:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2351              		.loc 1 526 3 is_stmt 1 view .LVU625
 526:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2352              		.loc 1 526 28 is_stmt 0 view .LVU626
 2353 0022 0361     		str	r3, [r0, #16]
 527:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2354              		.loc 1 527 3 is_stmt 1 view .LVU627
 527:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2355              		.loc 1 527 32 is_stmt 0 view .LVU628
 2356 0024 4361     		str	r3, [r0, #20]
 528:Core/Src/main.c ****   {
 2357              		.loc 1 528 3 is_stmt 1 view .LVU629
 528:Core/Src/main.c ****   {
 2358              		.loc 1 528 7 is_stmt 0 view .LVU630
 2359 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2360              	.LVL166:
 528:Core/Src/main.c ****   {
 2361              		.loc 1 528 6 discriminator 1 view .LVU631
 2362 002a C8B9     		cbnz	r0, .L171
 532:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2363              		.loc 1 532 3 is_stmt 1 view .LVU632
 532:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2364              		.loc 1 532 37 is_stmt 0 view .LVU633
 2365 002c 0023     		movs	r3, #0
 2366 002e 0493     		str	r3, [sp, #16]
 533:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2367              		.loc 1 533 3 is_stmt 1 view .LVU634
 533:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2368              		.loc 1 533 33 is_stmt 0 view .LVU635
 2369 0030 0593     		str	r3, [sp, #20]
 534:Core/Src/main.c ****   {
 2370              		.loc 1 534 3 is_stmt 1 view .LVU636
 534:Core/Src/main.c ****   {
 2371              		.loc 1 534 7 is_stmt 0 view .LVU637
 2372 0032 04A9     		add	r1, sp, #16
 2373 0034 0D48     		ldr	r0, .L174
 2374 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2375              	.LVL167:
 534:Core/Src/main.c ****   {
 2376              		.loc 1 534 6 discriminator 1 view .LVU638
 2377 003a 98B9     		cbnz	r0, .L172
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 103


 538:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2378              		.loc 1 538 3 is_stmt 1 view .LVU639
 538:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2379              		.loc 1 538 20 is_stmt 0 view .LVU640
 2380 003c 6023     		movs	r3, #96
 2381 003e 0093     		str	r3, [sp]
 539:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2382              		.loc 1 539 3 is_stmt 1 view .LVU641
 539:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2383              		.loc 1 539 19 is_stmt 0 view .LVU642
 2384 0040 0023     		movs	r3, #0
 2385 0042 0193     		str	r3, [sp, #4]
 540:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2386              		.loc 1 540 3 is_stmt 1 view .LVU643
 540:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2387              		.loc 1 540 24 is_stmt 0 view .LVU644
 2388 0044 0293     		str	r3, [sp, #8]
 541:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2389              		.loc 1 541 3 is_stmt 1 view .LVU645
 541:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2390              		.loc 1 541 24 is_stmt 0 view .LVU646
 2391 0046 0393     		str	r3, [sp, #12]
 542:Core/Src/main.c ****   {
 2392              		.loc 1 542 3 is_stmt 1 view .LVU647
 542:Core/Src/main.c ****   {
 2393              		.loc 1 542 7 is_stmt 0 view .LVU648
 2394 0048 0422     		movs	r2, #4
 2395 004a 6946     		mov	r1, sp
 2396 004c 0748     		ldr	r0, .L174
 2397 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2398              	.LVL168:
 542:Core/Src/main.c ****   {
 2399              		.loc 1 542 6 discriminator 1 view .LVU649
 2400 0052 48B9     		cbnz	r0, .L173
 549:Core/Src/main.c **** }
 2401              		.loc 1 549 3 is_stmt 1 view .LVU650
 2402 0054 0548     		ldr	r0, .L174
 2403 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2404              	.LVL169:
 550:Core/Src/main.c **** 
 2405              		.loc 1 550 1 is_stmt 0 view .LVU651
 2406 005a 07B0     		add	sp, sp, #28
 2407              	.LCFI44:
 2408              		.cfi_remember_state
 2409              		.cfi_def_cfa_offset 4
 2410              		@ sp needed
 2411 005c 5DF804FB 		ldr	pc, [sp], #4
 2412              	.L171:
 2413              	.LCFI45:
 2414              		.cfi_restore_state
 530:Core/Src/main.c ****   }
 2415              		.loc 1 530 5 is_stmt 1 view .LVU652
 2416 0060 FFF7FEFF 		bl	Error_Handler
 2417              	.LVL170:
 2418              	.L172:
 536:Core/Src/main.c ****   }
 2419              		.loc 1 536 5 view .LVU653
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 104


 2420 0064 FFF7FEFF 		bl	Error_Handler
 2421              	.LVL171:
 2422              	.L173:
 544:Core/Src/main.c ****   }
 2423              		.loc 1 544 5 view .LVU654
 2424 0068 FFF7FEFF 		bl	Error_Handler
 2425              	.LVL172:
 2426              	.L175:
 2427              		.align	2
 2428              	.L174:
 2429 006c 00000000 		.word	htim9
 2430 0070 00080140 		.word	1073809408
 2431              		.cfi_endproc
 2432              	.LFE81:
 2434              		.section	.text.MX_TIM11_Init,"ax",%progbits
 2435              		.align	1
 2436              		.syntax unified
 2437              		.thumb
 2438              		.thumb_func
 2440              	MX_TIM11_Init:
 2441              	.LFB83:
 595:Core/Src/main.c **** 
 2442              		.loc 1 595 1 view -0
 2443              		.cfi_startproc
 2444              		@ args = 0, pretend = 0, frame = 16
 2445              		@ frame_needed = 0, uses_anonymous_args = 0
 2446 0000 00B5     		push	{lr}
 2447              	.LCFI46:
 2448              		.cfi_def_cfa_offset 4
 2449              		.cfi_offset 14, -4
 2450 0002 85B0     		sub	sp, sp, #20
 2451              	.LCFI47:
 2452              		.cfi_def_cfa_offset 24
 601:Core/Src/main.c **** 
 2453              		.loc 1 601 3 view .LVU656
 601:Core/Src/main.c **** 
 2454              		.loc 1 601 22 is_stmt 0 view .LVU657
 2455 0004 0023     		movs	r3, #0
 2456 0006 0093     		str	r3, [sp]
 2457 0008 0193     		str	r3, [sp, #4]
 2458 000a 0293     		str	r3, [sp, #8]
 2459 000c 0393     		str	r3, [sp, #12]
 606:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2460              		.loc 1 606 3 is_stmt 1 view .LVU658
 606:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2461              		.loc 1 606 19 is_stmt 0 view .LVU659
 2462 000e 1148     		ldr	r0, .L182
 2463 0010 114A     		ldr	r2, .L182+4
 2464 0012 0260     		str	r2, [r0]
 607:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2465              		.loc 1 607 3 is_stmt 1 view .LVU660
 607:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2466              		.loc 1 607 25 is_stmt 0 view .LVU661
 2467 0014 4360     		str	r3, [r0, #4]
 608:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2468              		.loc 1 608 3 is_stmt 1 view .LVU662
 608:Core/Src/main.c ****   htim11.Init.Period = 65535;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 105


 2469              		.loc 1 608 27 is_stmt 0 view .LVU663
 2470 0016 8360     		str	r3, [r0, #8]
 609:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2471              		.loc 1 609 3 is_stmt 1 view .LVU664
 609:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2472              		.loc 1 609 22 is_stmt 0 view .LVU665
 2473 0018 4FF6FF72 		movw	r2, #65535
 2474 001c C260     		str	r2, [r0, #12]
 610:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2475              		.loc 1 610 3 is_stmt 1 view .LVU666
 610:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2476              		.loc 1 610 29 is_stmt 0 view .LVU667
 2477 001e 0361     		str	r3, [r0, #16]
 611:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2478              		.loc 1 611 3 is_stmt 1 view .LVU668
 611:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2479              		.loc 1 611 33 is_stmt 0 view .LVU669
 2480 0020 4361     		str	r3, [r0, #20]
 612:Core/Src/main.c ****   {
 2481              		.loc 1 612 3 is_stmt 1 view .LVU670
 612:Core/Src/main.c ****   {
 2482              		.loc 1 612 7 is_stmt 0 view .LVU671
 2483 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2484              	.LVL173:
 612:Core/Src/main.c ****   {
 2485              		.loc 1 612 6 discriminator 1 view .LVU672
 2486 0026 80B9     		cbnz	r0, .L180
 616:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2487              		.loc 1 616 3 is_stmt 1 view .LVU673
 616:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2488              		.loc 1 616 20 is_stmt 0 view .LVU674
 2489 0028 6023     		movs	r3, #96
 2490 002a 0093     		str	r3, [sp]
 617:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2491              		.loc 1 617 3 is_stmt 1 view .LVU675
 617:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2492              		.loc 1 617 19 is_stmt 0 view .LVU676
 2493 002c 0022     		movs	r2, #0
 2494 002e 0192     		str	r2, [sp, #4]
 618:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2495              		.loc 1 618 3 is_stmt 1 view .LVU677
 618:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2496              		.loc 1 618 24 is_stmt 0 view .LVU678
 2497 0030 0292     		str	r2, [sp, #8]
 619:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2498              		.loc 1 619 3 is_stmt 1 view .LVU679
 619:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2499              		.loc 1 619 24 is_stmt 0 view .LVU680
 2500 0032 0392     		str	r2, [sp, #12]
 620:Core/Src/main.c ****   {
 2501              		.loc 1 620 3 is_stmt 1 view .LVU681
 620:Core/Src/main.c ****   {
 2502              		.loc 1 620 7 is_stmt 0 view .LVU682
 2503 0034 6946     		mov	r1, sp
 2504 0036 0748     		ldr	r0, .L182
 2505 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2506              	.LVL174:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 106


 620:Core/Src/main.c ****   {
 2507              		.loc 1 620 6 discriminator 1 view .LVU683
 2508 003c 38B9     		cbnz	r0, .L181
 627:Core/Src/main.c **** }
 2509              		.loc 1 627 3 is_stmt 1 view .LVU684
 2510 003e 0548     		ldr	r0, .L182
 2511 0040 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2512              	.LVL175:
 628:Core/Src/main.c **** 
 2513              		.loc 1 628 1 is_stmt 0 view .LVU685
 2514 0044 05B0     		add	sp, sp, #20
 2515              	.LCFI48:
 2516              		.cfi_remember_state
 2517              		.cfi_def_cfa_offset 4
 2518              		@ sp needed
 2519 0046 5DF804FB 		ldr	pc, [sp], #4
 2520              	.L180:
 2521              	.LCFI49:
 2522              		.cfi_restore_state
 614:Core/Src/main.c ****   }
 2523              		.loc 1 614 5 is_stmt 1 view .LVU686
 2524 004a FFF7FEFF 		bl	Error_Handler
 2525              	.LVL176:
 2526              	.L181:
 622:Core/Src/main.c ****   }
 2527              		.loc 1 622 5 view .LVU687
 2528 004e FFF7FEFF 		bl	Error_Handler
 2529              	.LVL177:
 2530              	.L183:
 2531 0052 00BF     		.align	2
 2532              	.L182:
 2533 0054 00000000 		.word	htim11
 2534 0058 00100140 		.word	1073811456
 2535              		.cfi_endproc
 2536              	.LFE83:
 2538              		.section	.text.MX_TIM3_Init,"ax",%progbits
 2539              		.align	1
 2540              		.syntax unified
 2541              		.thumb
 2542              		.thumb_func
 2544              	MX_TIM3_Init:
 2545              	.LFB80:
 466:Core/Src/main.c **** 
 2546              		.loc 1 466 1 view -0
 2547              		.cfi_startproc
 2548              		@ args = 0, pretend = 0, frame = 24
 2549              		@ frame_needed = 0, uses_anonymous_args = 0
 2550 0000 00B5     		push	{lr}
 2551              	.LCFI50:
 2552              		.cfi_def_cfa_offset 4
 2553              		.cfi_offset 14, -4
 2554 0002 87B0     		sub	sp, sp, #28
 2555              	.LCFI51:
 2556              		.cfi_def_cfa_offset 32
 472:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2557              		.loc 1 472 3 view .LVU689
 472:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 107


 2558              		.loc 1 472 26 is_stmt 0 view .LVU690
 2559 0004 0023     		movs	r3, #0
 2560 0006 0293     		str	r3, [sp, #8]
 2561 0008 0393     		str	r3, [sp, #12]
 2562 000a 0493     		str	r3, [sp, #16]
 2563 000c 0593     		str	r3, [sp, #20]
 473:Core/Src/main.c **** 
 2564              		.loc 1 473 3 is_stmt 1 view .LVU691
 473:Core/Src/main.c **** 
 2565              		.loc 1 473 27 is_stmt 0 view .LVU692
 2566 000e 0093     		str	r3, [sp]
 2567 0010 0193     		str	r3, [sp, #4]
 478:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2568              		.loc 1 478 3 is_stmt 1 view .LVU693
 478:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2569              		.loc 1 478 18 is_stmt 0 view .LVU694
 2570 0012 1448     		ldr	r0, .L192
 2571 0014 144A     		ldr	r2, .L192+4
 2572 0016 0260     		str	r2, [r0]
 479:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2573              		.loc 1 479 3 is_stmt 1 view .LVU695
 479:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2574              		.loc 1 479 24 is_stmt 0 view .LVU696
 2575 0018 40F2F312 		movw	r2, #499
 2576 001c 4260     		str	r2, [r0, #4]
 480:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2577              		.loc 1 480 3 is_stmt 1 view .LVU697
 480:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2578              		.loc 1 480 26 is_stmt 0 view .LVU698
 2579 001e 8360     		str	r3, [r0, #8]
 481:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2580              		.loc 1 481 3 is_stmt 1 view .LVU699
 481:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2581              		.loc 1 481 21 is_stmt 0 view .LVU700
 2582 0020 43F67F62 		movw	r2, #15999
 2583 0024 C260     		str	r2, [r0, #12]
 482:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2584              		.loc 1 482 3 is_stmt 1 view .LVU701
 482:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2585              		.loc 1 482 28 is_stmt 0 view .LVU702
 2586 0026 0361     		str	r3, [r0, #16]
 483:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2587              		.loc 1 483 3 is_stmt 1 view .LVU703
 483:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2588              		.loc 1 483 32 is_stmt 0 view .LVU704
 2589 0028 4361     		str	r3, [r0, #20]
 484:Core/Src/main.c ****   {
 2590              		.loc 1 484 3 is_stmt 1 view .LVU705
 484:Core/Src/main.c ****   {
 2591              		.loc 1 484 7 is_stmt 0 view .LVU706
 2592 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2593              	.LVL178:
 484:Core/Src/main.c ****   {
 2594              		.loc 1 484 6 discriminator 1 view .LVU707
 2595 002e 90B9     		cbnz	r0, .L189
 488:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2596              		.loc 1 488 3 is_stmt 1 view .LVU708
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 108


 488:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2597              		.loc 1 488 34 is_stmt 0 view .LVU709
 2598 0030 4FF48053 		mov	r3, #4096
 2599 0034 0293     		str	r3, [sp, #8]
 489:Core/Src/main.c ****   {
 2600              		.loc 1 489 3 is_stmt 1 view .LVU710
 489:Core/Src/main.c ****   {
 2601              		.loc 1 489 7 is_stmt 0 view .LVU711
 2602 0036 02A9     		add	r1, sp, #8
 2603 0038 0A48     		ldr	r0, .L192
 2604 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2605              	.LVL179:
 489:Core/Src/main.c ****   {
 2606              		.loc 1 489 6 discriminator 1 view .LVU712
 2607 003e 60B9     		cbnz	r0, .L190
 493:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2608              		.loc 1 493 3 is_stmt 1 view .LVU713
 493:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2609              		.loc 1 493 37 is_stmt 0 view .LVU714
 2610 0040 0023     		movs	r3, #0
 2611 0042 0093     		str	r3, [sp]
 494:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2612              		.loc 1 494 3 is_stmt 1 view .LVU715
 494:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2613              		.loc 1 494 33 is_stmt 0 view .LVU716
 2614 0044 0193     		str	r3, [sp, #4]
 495:Core/Src/main.c ****   {
 2615              		.loc 1 495 3 is_stmt 1 view .LVU717
 495:Core/Src/main.c ****   {
 2616              		.loc 1 495 7 is_stmt 0 view .LVU718
 2617 0046 6946     		mov	r1, sp
 2618 0048 0648     		ldr	r0, .L192
 2619 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2620              	.LVL180:
 495:Core/Src/main.c ****   {
 2621              		.loc 1 495 6 discriminator 1 view .LVU719
 2622 004e 30B9     		cbnz	r0, .L191
 502:Core/Src/main.c **** 
 2623              		.loc 1 502 1 view .LVU720
 2624 0050 07B0     		add	sp, sp, #28
 2625              	.LCFI52:
 2626              		.cfi_remember_state
 2627              		.cfi_def_cfa_offset 4
 2628              		@ sp needed
 2629 0052 5DF804FB 		ldr	pc, [sp], #4
 2630              	.L189:
 2631              	.LCFI53:
 2632              		.cfi_restore_state
 486:Core/Src/main.c ****   }
 2633              		.loc 1 486 5 is_stmt 1 view .LVU721
 2634 0056 FFF7FEFF 		bl	Error_Handler
 2635              	.LVL181:
 2636              	.L190:
 491:Core/Src/main.c ****   }
 2637              		.loc 1 491 5 view .LVU722
 2638 005a FFF7FEFF 		bl	Error_Handler
 2639              	.LVL182:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 109


 2640              	.L191:
 497:Core/Src/main.c ****   }
 2641              		.loc 1 497 5 view .LVU723
 2642 005e FFF7FEFF 		bl	Error_Handler
 2643              	.LVL183:
 2644              	.L193:
 2645 0062 00BF     		.align	2
 2646              	.L192:
 2647 0064 00000000 		.word	htim3
 2648 0068 00040040 		.word	1073742848
 2649              		.cfi_endproc
 2650              	.LFE80:
 2652              		.section	.text.SystemClock_Config,"ax",%progbits
 2653              		.align	1
 2654              		.global	SystemClock_Config
 2655              		.syntax unified
 2656              		.thumb
 2657              		.thumb_func
 2659              	SystemClock_Config:
 2660              	.LFB76:
 279:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2661              		.loc 1 279 1 view -0
 2662              		.cfi_startproc
 2663              		@ args = 0, pretend = 0, frame = 72
 2664              		@ frame_needed = 0, uses_anonymous_args = 0
 2665 0000 00B5     		push	{lr}
 2666              	.LCFI54:
 2667              		.cfi_def_cfa_offset 4
 2668              		.cfi_offset 14, -4
 2669 0002 93B0     		sub	sp, sp, #76
 2670              	.LCFI55:
 2671              		.cfi_def_cfa_offset 80
 280:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2672              		.loc 1 280 3 view .LVU725
 280:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2673              		.loc 1 280 22 is_stmt 0 view .LVU726
 2674 0004 3422     		movs	r2, #52
 2675 0006 0021     		movs	r1, #0
 2676 0008 05A8     		add	r0, sp, #20
 2677 000a FFF7FEFF 		bl	memset
 2678              	.LVL184:
 281:Core/Src/main.c **** 
 2679              		.loc 1 281 3 is_stmt 1 view .LVU727
 281:Core/Src/main.c **** 
 2680              		.loc 1 281 22 is_stmt 0 view .LVU728
 2681 000e 0023     		movs	r3, #0
 2682 0010 0093     		str	r3, [sp]
 2683 0012 0193     		str	r3, [sp, #4]
 2684 0014 0293     		str	r3, [sp, #8]
 2685 0016 0393     		str	r3, [sp, #12]
 2686 0018 0493     		str	r3, [sp, #16]
 285:Core/Src/main.c **** 
 2687              		.loc 1 285 3 is_stmt 1 view .LVU729
 2688 001a 1649     		ldr	r1, .L200
 2689 001c 0A68     		ldr	r2, [r1]
 2690 001e 22F4C052 		bic	r2, r2, #6144
 2691 0022 42F40062 		orr	r2, r2, #2048
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 110


 2692 0026 0A60     		str	r2, [r1]
 290:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2693              		.loc 1 290 3 view .LVU730
 290:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2694              		.loc 1 290 36 is_stmt 0 view .LVU731
 2695 0028 0222     		movs	r2, #2
 2696 002a 0592     		str	r2, [sp, #20]
 291:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2697              		.loc 1 291 3 is_stmt 1 view .LVU732
 291:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2698              		.loc 1 291 30 is_stmt 0 view .LVU733
 2699 002c 0121     		movs	r1, #1
 2700 002e 0891     		str	r1, [sp, #32]
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2701              		.loc 1 292 3 is_stmt 1 view .LVU734
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2702              		.loc 1 292 41 is_stmt 0 view .LVU735
 2703 0030 1021     		movs	r1, #16
 2704 0032 0991     		str	r1, [sp, #36]
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2705              		.loc 1 293 3 is_stmt 1 view .LVU736
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2706              		.loc 1 293 34 is_stmt 0 view .LVU737
 2707 0034 0E92     		str	r2, [sp, #56]
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2708              		.loc 1 294 3 is_stmt 1 view .LVU738
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2709              		.loc 1 294 35 is_stmt 0 view .LVU739
 2710 0036 0F93     		str	r3, [sp, #60]
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2711              		.loc 1 295 3 is_stmt 1 view .LVU740
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2712              		.loc 1 295 32 is_stmt 0 view .LVU741
 2713 0038 4FF40023 		mov	r3, #524288
 2714 003c 1093     		str	r3, [sp, #64]
 296:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2715              		.loc 1 296 3 is_stmt 1 view .LVU742
 296:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2716              		.loc 1 296 32 is_stmt 0 view .LVU743
 2717 003e 4FF40003 		mov	r3, #8388608
 2718 0042 1193     		str	r3, [sp, #68]
 297:Core/Src/main.c ****   {
 2719              		.loc 1 297 3 is_stmt 1 view .LVU744
 297:Core/Src/main.c ****   {
 2720              		.loc 1 297 7 is_stmt 0 view .LVU745
 2721 0044 05A8     		add	r0, sp, #20
 2722 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2723              	.LVL185:
 297:Core/Src/main.c ****   {
 2724              		.loc 1 297 6 discriminator 1 view .LVU746
 2725 004a 78B9     		cbnz	r0, .L198
 304:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2726              		.loc 1 304 3 is_stmt 1 view .LVU747
 304:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2727              		.loc 1 304 31 is_stmt 0 view .LVU748
 2728 004c 0F23     		movs	r3, #15
 2729 004e 0093     		str	r3, [sp]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 111


 305:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2730              		.loc 1 305 3 is_stmt 1 view .LVU749
 305:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2731              		.loc 1 305 34 is_stmt 0 view .LVU750
 2732 0050 0323     		movs	r3, #3
 2733 0052 0193     		str	r3, [sp, #4]
 306:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2734              		.loc 1 306 3 is_stmt 1 view .LVU751
 306:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2735              		.loc 1 306 35 is_stmt 0 view .LVU752
 2736 0054 0023     		movs	r3, #0
 2737 0056 0293     		str	r3, [sp, #8]
 307:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2738              		.loc 1 307 3 is_stmt 1 view .LVU753
 307:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2739              		.loc 1 307 36 is_stmt 0 view .LVU754
 2740 0058 0393     		str	r3, [sp, #12]
 308:Core/Src/main.c **** 
 2741              		.loc 1 308 3 is_stmt 1 view .LVU755
 308:Core/Src/main.c **** 
 2742              		.loc 1 308 36 is_stmt 0 view .LVU756
 2743 005a 0493     		str	r3, [sp, #16]
 310:Core/Src/main.c ****   {
 2744              		.loc 1 310 3 is_stmt 1 view .LVU757
 310:Core/Src/main.c ****   {
 2745              		.loc 1 310 7 is_stmt 0 view .LVU758
 2746 005c 0121     		movs	r1, #1
 2747 005e 6846     		mov	r0, sp
 2748 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2749              	.LVL186:
 310:Core/Src/main.c ****   {
 2750              		.loc 1 310 6 discriminator 1 view .LVU759
 2751 0064 20B9     		cbnz	r0, .L199
 314:Core/Src/main.c **** 
 2752              		.loc 1 314 1 view .LVU760
 2753 0066 13B0     		add	sp, sp, #76
 2754              	.LCFI56:
 2755              		.cfi_remember_state
 2756              		.cfi_def_cfa_offset 4
 2757              		@ sp needed
 2758 0068 5DF804FB 		ldr	pc, [sp], #4
 2759              	.L198:
 2760              	.LCFI57:
 2761              		.cfi_restore_state
 299:Core/Src/main.c ****   }
 2762              		.loc 1 299 5 is_stmt 1 view .LVU761
 2763 006c FFF7FEFF 		bl	Error_Handler
 2764              	.LVL187:
 2765              	.L199:
 312:Core/Src/main.c ****   }
 2766              		.loc 1 312 5 view .LVU762
 2767 0070 FFF7FEFF 		bl	Error_Handler
 2768              	.LVL188:
 2769              	.L201:
 2770              		.align	2
 2771              	.L200:
 2772 0074 00700040 		.word	1073770496
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 112


 2773              		.cfi_endproc
 2774              	.LFE76:
 2776              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2777              		.align	2
 2778              	.LC5:
 2779 0000 53746172 		.ascii	"Starting\015\000"
 2779      74696E67 
 2779      0D00
 2780 000a 0000     		.align	2
 2781              	.LC6:
 2782 000c 45544154 		.ascii	"ETAT_INITIALISATION\015\000"
 2782      5F494E49 
 2782      5449414C 
 2782      49534154 
 2782      494F4E0D 
 2783 0021 000000   		.align	2
 2784              	.LC7:
 2785 0024 45544154 		.ascii	"ETAT_JEU\015\000"
 2785      5F4A4555 
 2785      0D00
 2786 002e 0000     		.align	2
 2787              	.LC8:
 2788 0030 45544154 		.ascii	"ETAT_VICTOIRE\015\000"
 2788      5F564943 
 2788      544F4952 
 2788      450D00
 2789 003f 00       		.align	2
 2790              	.LC9:
 2791 0040 45544154 		.ascii	"ETAT_DEFAITE\015\000"
 2791      5F444546 
 2791      41495445 
 2791      0D00
 2792              		.section	.text.main,"ax",%progbits
 2793              		.align	1
 2794              		.global	main
 2795              		.syntax unified
 2796              		.thumb
 2797              		.thumb_func
 2799              	main:
 2800              	.LFB75:
 139:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2801              		.loc 1 139 1 view -0
 2802              		.cfi_startproc
 2803              		@ Volatile: function does not return.
 2804              		@ args = 0, pretend = 0, frame = 0
 2805              		@ frame_needed = 0, uses_anonymous_args = 0
 2806 0000 08B5     		push	{r3, lr}
 2807              	.LCFI58:
 2808              		.cfi_def_cfa_offset 8
 2809              		.cfi_offset 3, -8
 2810              		.cfi_offset 14, -4
 147:Core/Src/main.c **** 
 2811              		.loc 1 147 3 view .LVU764
 2812 0002 FFF7FEFF 		bl	HAL_Init
 2813              	.LVL189:
 154:Core/Src/main.c **** 
 2814              		.loc 1 154 3 view .LVU765
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 113


 2815 0006 FFF7FEFF 		bl	SystemClock_Config
 2816              	.LVL190:
 161:Core/Src/main.c ****   MX_DMA_Init();
 2817              		.loc 1 161 3 view .LVU766
 2818 000a FFF7FEFF 		bl	MX_GPIO_Init
 2819              	.LVL191:
 162:Core/Src/main.c ****   MX_USART2_UART_Init();
 2820              		.loc 1 162 3 view .LVU767
 2821 000e FFF7FEFF 		bl	MX_DMA_Init
 2822              	.LVL192:
 163:Core/Src/main.c ****   MX_ADC_Init();
 2823              		.loc 1 163 3 view .LVU768
 2824 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 2825              	.LVL193:
 164:Core/Src/main.c ****   MX_SPI1_Init();
 2826              		.loc 1 164 3 view .LVU769
 2827 0016 FFF7FEFF 		bl	MX_ADC_Init
 2828              	.LVL194:
 165:Core/Src/main.c ****   MX_TIM10_Init();
 2829              		.loc 1 165 3 view .LVU770
 2830 001a FFF7FEFF 		bl	MX_SPI1_Init
 2831              	.LVL195:
 166:Core/Src/main.c ****   MX_UART4_Init();
 2832              		.loc 1 166 3 view .LVU771
 2833 001e FFF7FEFF 		bl	MX_TIM10_Init
 2834              	.LVL196:
 167:Core/Src/main.c ****   MX_TIM2_Init();
 2835              		.loc 1 167 3 view .LVU772
 2836 0022 FFF7FEFF 		bl	MX_UART4_Init
 2837              	.LVL197:
 168:Core/Src/main.c ****   MX_TIM9_Init();
 2838              		.loc 1 168 3 view .LVU773
 2839 0026 FFF7FEFF 		bl	MX_TIM2_Init
 2840              	.LVL198:
 169:Core/Src/main.c ****   MX_TIM11_Init();
 2841              		.loc 1 169 3 view .LVU774
 2842 002a FFF7FEFF 		bl	MX_TIM9_Init
 2843              	.LVL199:
 170:Core/Src/main.c ****   MX_TIM3_Init();
 2844              		.loc 1 170 3 view .LVU775
 2845 002e FFF7FEFF 		bl	MX_TIM11_Init
 2846              	.LVL200:
 171:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2847              		.loc 1 171 3 view .LVU776
 2848 0032 FFF7FEFF 		bl	MX_TIM3_Init
 2849              	.LVL201:
 173:Core/Src/main.c **** 
 2850              		.loc 1 173 3 view .LVU777
 2851 0036 4048     		ldr	r0, .L219
 2852 0038 FFF7FEFF 		bl	puts
 2853              	.LVL202:
 175:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 2854              		.loc 1 175 3 view .LVU778
 2855 003c 3F48     		ldr	r0, .L219+4
 2856 003e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2857              	.LVL203:
 176:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 114


 2858              		.loc 1 176 3 view .LVU779
 2859 0042 3F48     		ldr	r0, .L219+8
 2860 0044 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2861              	.LVL204:
 177:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 2862              		.loc 1 177 3 view .LVU780
 2863 0048 0021     		movs	r1, #0
 2864 004a 3E48     		ldr	r0, .L219+12
 2865 004c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2866              	.LVL205:
 178:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 2867              		.loc 1 178 3 view .LVU781
 2868 0050 0421     		movs	r1, #4
 2869 0052 3D48     		ldr	r0, .L219+16
 2870 0054 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2871              	.LVL206:
 179:Core/Src/main.c **** 
 2872              		.loc 1 179 3 view .LVU782
 2873 0058 3C48     		ldr	r0, .L219+20
 2874 005a FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2875              	.LVL207:
 181:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 2876              		.loc 1 181 3 view .LVU783
 2877 005e 0020     		movs	r0, #0
 2878 0060 FFF7FEFF 		bl	BCD_Init
 2879              	.LVL208:
 182:Core/Src/main.c ****   /* USER CODE END 2 */
 2880              		.loc 1 182 3 view .LVU784
 2881 0064 0220     		movs	r0, #2
 2882 0066 FFF7FEFF 		bl	play_track
 2883              	.LVL209:
 2884 006a 02E0     		b	.L204
 2885              	.L209:
 196:Core/Src/main.c **** 
 2886              		.loc 1 196 7 view .LVU785
 2887 006c 3848     		ldr	r0, .L219+24
 2888 006e FFF7FEFF 		bl	puts
 2889              	.LVL210:
 198:Core/Src/main.c ****     }
 2890              		.loc 1 198 7 view .LVU786
 2891              	.L204:
 188:Core/Src/main.c ****   {
 2892              		.loc 1 188 3 view .LVU787
 190:Core/Src/main.c ****     {
 2893              		.loc 1 190 5 view .LVU788
 2894 0072 384B     		ldr	r3, .L219+28
 2895 0074 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2896 0076 032B     		cmp	r3, #3
 2897 0078 FBD8     		bhi	.L204
 2898 007a 01A2     		adr	r2, .L206
 2899 007c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2900              		.p2align 2
 2901              	.L206:
 2902 0080 6D000000 		.word	.L209+1
 2903 0084 91000000 		.word	.L208+1
 2904 0088 01010000 		.word	.L207+1
 2905 008c 1F010000 		.word	.L205+1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 115


 2906              		.p2align 1
 2907              	.L208:
 203:Core/Src/main.c ****       {
 2908              		.loc 1 203 7 view .LVU789
 203:Core/Src/main.c ****       {
 2909              		.loc 1 203 10 is_stmt 0 view .LVU790
 2910 0090 012B     		cmp	r3, #1
 2911 0092 EED1     		bne	.L204
 205:Core/Src/main.c ****         printf("ETAT_JEU\r\n");
 2912              		.loc 1 205 9 is_stmt 1 view .LVU791
 2913 0094 304C     		ldr	r4, .L219+32
 2914 0096 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 2915 0098 FFF7FEFF 		bl	BCD_Init
 2916              	.LVL211:
 206:Core/Src/main.c ****         if (time_in_second == 0)
 2917              		.loc 1 206 9 view .LVU792
 2918 009c 2F48     		ldr	r0, .L219+36
 2919 009e FFF7FEFF 		bl	puts
 2920              	.LVL212:
 207:Core/Src/main.c ****         {
 2921              		.loc 1 207 9 view .LVU793
 207:Core/Src/main.c ****         {
 2922              		.loc 1 207 28 is_stmt 0 view .LVU794
 2923 00a2 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 207:Core/Src/main.c ****         {
 2924              		.loc 1 207 12 view .LVU795
 2925 00a4 13B9     		cbnz	r3, .L211
 209:Core/Src/main.c ****         }
 2926              		.loc 1 209 11 is_stmt 1 view .LVU796
 209:Core/Src/main.c ****         }
 2927              		.loc 1 209 16 is_stmt 0 view .LVU797
 2928 00a6 2B4A     		ldr	r2, .L219+28
 2929 00a8 0321     		movs	r1, #3
 2930 00aa 1170     		strb	r1, [r2]
 2931              	.L211:
 211:Core/Src/main.c ****         {
 2932              		.loc 1 211 9 is_stmt 1 view .LVU798
 211:Core/Src/main.c ****         {
 2933              		.loc 1 211 13 is_stmt 0 view .LVU799
 2934 00ac 2C4A     		ldr	r2, .L219+40
 2935 00ae 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 211:Core/Src/main.c ****         {
 2936              		.loc 1 211 12 view .LVU800
 2937 00b0 2AB1     		cbz	r2, .L212
 211:Core/Src/main.c ****         {
 2938              		.loc 1 211 22 discriminator 1 view .LVU801
 2939 00b2 2C4A     		ldr	r2, .L219+44
 2940 00b4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2941 00b6 12B1     		cbz	r2, .L212
 213:Core/Src/main.c ****         }
 2942              		.loc 1 213 11 is_stmt 1 view .LVU802
 213:Core/Src/main.c ****         }
 2943              		.loc 1 213 16 is_stmt 0 view .LVU803
 2944 00b8 264A     		ldr	r2, .L219+28
 2945 00ba 0221     		movs	r1, #2
 2946 00bc 1170     		strb	r1, [r2]
 2947              	.L212:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 116


 216:Core/Src/main.c ****         {
 2948              		.loc 1 216 9 is_stmt 1 view .LVU804
 216:Core/Src/main.c ****         {
 2949              		.loc 1 216 12 is_stmt 0 view .LVU805
 2950 00be 0F2B     		cmp	r3, #15
 2951 00c0 02D9     		bls	.L213
 218:Core/Src/main.c ****         }
 2952              		.loc 1 218 11 is_stmt 1 view .LVU806
 218:Core/Src/main.c ****         }
 2953              		.loc 1 218 27 is_stmt 0 view .LVU807
 2954 00c2 294A     		ldr	r2, .L219+48
 2955 00c4 C821     		movs	r1, #200
 2956 00c6 1170     		strb	r1, [r2]
 2957              	.L213:
 220:Core/Src/main.c ****         {
 2958              		.loc 1 220 9 is_stmt 1 view .LVU808
 220:Core/Src/main.c ****         {
 2959              		.loc 1 220 12 is_stmt 0 view .LVU809
 2960 00c8 0F2B     		cmp	r3, #15
 2961 00ca 02D8     		bhi	.L214
 222:Core/Src/main.c ****         }
 2962              		.loc 1 222 11 is_stmt 1 view .LVU810
 222:Core/Src/main.c ****         }
 2963              		.loc 1 222 27 is_stmt 0 view .LVU811
 2964 00cc 264A     		ldr	r2, .L219+48
 2965 00ce 6421     		movs	r1, #100
 2966 00d0 1170     		strb	r1, [r2]
 2967              	.L214:
 224:Core/Src/main.c ****         {
 2968              		.loc 1 224 9 is_stmt 1 view .LVU812
 224:Core/Src/main.c ****         {
 2969              		.loc 1 224 12 is_stmt 0 view .LVU813
 2970 00d2 0A2B     		cmp	r3, #10
 2971 00d4 02D8     		bhi	.L215
 226:Core/Src/main.c ****         }
 2972              		.loc 1 226 11 is_stmt 1 view .LVU814
 226:Core/Src/main.c ****         }
 2973              		.loc 1 226 27 is_stmt 0 view .LVU815
 2974 00d6 244A     		ldr	r2, .L219+48
 2975 00d8 3221     		movs	r1, #50
 2976 00da 1170     		strb	r1, [r2]
 2977              	.L215:
 228:Core/Src/main.c ****         {
 2978              		.loc 1 228 9 is_stmt 1 view .LVU816
 228:Core/Src/main.c ****         {
 2979              		.loc 1 228 12 is_stmt 0 view .LVU817
 2980 00dc 042B     		cmp	r3, #4
 2981 00de 02D8     		bhi	.L216
 230:Core/Src/main.c ****         }
 2982              		.loc 1 230 11 is_stmt 1 view .LVU818
 230:Core/Src/main.c ****         }
 2983              		.loc 1 230 27 is_stmt 0 view .LVU819
 2984 00e0 214B     		ldr	r3, .L219+48
 2985 00e2 1E22     		movs	r2, #30
 2986 00e4 1A70     		strb	r2, [r3]
 2987              	.L216:
 233:Core/Src/main.c ****         {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 117


 2988              		.loc 1 233 9 is_stmt 1 view .LVU820
 233:Core/Src/main.c ****         {
 2989              		.loc 1 233 25 is_stmt 0 view .LVU821
 2990 00e6 214B     		ldr	r3, .L219+52
 2991 00e8 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2992 00ea 1F4B     		ldr	r3, .L219+48
 2993 00ec 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 233:Core/Src/main.c ****         {
 2994              		.loc 1 233 12 view .LVU822
 2995 00ee 9A42     		cmp	r2, r3
 2996 00f0 BFD9     		bls	.L204
 235:Core/Src/main.c ****           flag_bipbip = 0;
 2997              		.loc 1 235 11 is_stmt 1 view .LVU823
 2998 00f2 0120     		movs	r0, #1
 2999 00f4 FFF7FEFF 		bl	play_track
 3000              	.LVL213:
 236:Core/Src/main.c ****         }
 3001              		.loc 1 236 11 view .LVU824
 236:Core/Src/main.c ****         }
 3002              		.loc 1 236 23 is_stmt 0 view .LVU825
 3003 00f8 1C4B     		ldr	r3, .L219+52
 3004 00fa 0022     		movs	r2, #0
 3005 00fc 1A70     		strb	r2, [r3]
 3006 00fe B8E7     		b	.L204
 3007              	.L207:
 244:Core/Src/main.c ****       {
 3008              		.loc 1 244 7 is_stmt 1 view .LVU826
 244:Core/Src/main.c ****       {
 3009              		.loc 1 244 10 is_stmt 0 view .LVU827
 3010 0100 022B     		cmp	r3, #2
 3011 0102 B6D1     		bne	.L204
 246:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 3012              		.loc 1 246 9 is_stmt 1 view .LVU828
 3013 0104 1A48     		ldr	r0, .L219+56
 3014 0106 FFF7FEFF 		bl	puts
 3015              	.LVL214:
 247:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 3016              		.loc 1 247 9 view .LVU829
 3017 010a 0C48     		ldr	r0, .L219+4
 3018 010c FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 3019              	.LVL215:
 248:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 3020              		.loc 1 248 9 view .LVU830
 3021 0110 0320     		movs	r0, #3
 3022 0112 FFF7FEFF 		bl	play_track
 3023              	.LVL216:
 249:Core/Src/main.c ****       }
 3024              		.loc 1 249 9 view .LVU831
 249:Core/Src/main.c ****       }
 3025              		.loc 1 249 14 is_stmt 0 view .LVU832
 3026 0116 0F4B     		ldr	r3, .L219+28
 3027 0118 0322     		movs	r2, #3
 3028 011a 1A70     		strb	r2, [r3]
 3029 011c A9E7     		b	.L204
 3030              	.L205:
 256:Core/Src/main.c ****       {
 3031              		.loc 1 256 7 is_stmt 1 view .LVU833
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 118


 256:Core/Src/main.c ****       {
 3032              		.loc 1 256 10 is_stmt 0 view .LVU834
 3033 011e 032B     		cmp	r3, #3
 3034 0120 A7D1     		bne	.L204
 258:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
 3035              		.loc 1 258 9 is_stmt 1 view .LVU835
 3036 0122 1448     		ldr	r0, .L219+60
 3037 0124 FFF7FEFF 		bl	puts
 3038              	.LVL217:
 259:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 3039              		.loc 1 259 9 view .LVU836
 3040 0128 0420     		movs	r0, #4
 3041 012a FFF7FEFF 		bl	play_track
 3042              	.LVL218:
 260:Core/Src/main.c ****       }
 3043              		.loc 1 260 9 view .LVU837
 260:Core/Src/main.c ****       }
 3044              		.loc 1 260 14 is_stmt 0 view .LVU838
 3045 012e 094B     		ldr	r3, .L219+28
 3046 0130 0022     		movs	r2, #0
 3047 0132 1A70     		strb	r2, [r3]
 3048 0134 9DE7     		b	.L204
 3049              	.L220:
 3050 0136 00BF     		.align	2
 3051              	.L219:
 3052 0138 00000000 		.word	.LC5
 3053 013c 00000000 		.word	htim10
 3054 0140 00000000 		.word	htim2
 3055 0144 00000000 		.word	htim11
 3056 0148 00000000 		.word	htim9
 3057 014c 00000000 		.word	htim3
 3058 0150 0C000000 		.word	.LC6
 3059 0154 00000000 		.word	etat
 3060 0158 00000000 		.word	time_in_second
 3061 015c 24000000 		.word	.LC7
 3062 0160 00000000 		.word	buttonOk
 3063 0164 00000000 		.word	adcOk
 3064 0168 00000000 		.word	freqence_bipbip
 3065 016c 00000000 		.word	flag_bipbip
 3066 0170 30000000 		.word	.LC8
 3067 0174 40000000 		.word	.LC9
 3068              		.cfi_endproc
 3069              	.LFE75:
 3071              		.global	etat
 3072              		.section	.bss.etat,"aw",%nobits
 3075              	etat:
 3076 0000 00       		.space	1
 3077              		.global	buttonOk
 3078              		.section	.bss.buttonOk,"aw",%nobits
 3081              	buttonOk:
 3082 0000 00       		.space	1
 3083              		.global	adcOk
 3084              		.section	.bss.adcOk,"aw",%nobits
 3087              	adcOk:
 3088 0000 00       		.space	1
 3089              		.global	buttonCurrentIndex
 3090              		.section	.bss.buttonCurrentIndex,"aw",%nobits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 119


 3093              	buttonCurrentIndex:
 3094 0000 00       		.space	1
 3095              		.global	buttonOrderDefuse
 3096              		.section	.bss.buttonOrderDefuse,"aw",%nobits
 3097              		.align	2
 3100              	buttonOrderDefuse:
 3101 0000 00000000 		.space	4
 3102              		.global	buttonNotAllPushed
 3103              		.section	.data.buttonNotAllPushed,"aw"
 3106              	buttonNotAllPushed:
 3107 0000 01       		.byte	1
 3108              		.global	buttonPlantCurrentIndex
 3109              		.section	.bss.buttonPlantCurrentIndex,"aw",%nobits
 3112              	buttonPlantCurrentIndex:
 3113 0000 00       		.space	1
 3114              		.global	buttonOrderPlant
 3115              		.section	.data.buttonOrderPlant,"aw"
 3116              		.align	2
 3119              	buttonOrderPlant:
 3120 0000 01020304 		.ascii	"\001\002\003\004"
 3121              		.global	freqence_bipbip
 3122              		.section	.bss.freqence_bipbip,"aw",%nobits
 3125              	freqence_bipbip:
 3126 0000 00       		.space	1
 3127              		.global	flag_bipbip
 3128              		.section	.bss.flag_bipbip,"aw",%nobits
 3131              	flag_bipbip:
 3132 0000 00       		.space	1
 3133              		.global	time_in_second
 3134              		.section	.data.time_in_second,"aw"
 3137              	time_in_second:
 3138 0000 14       		.byte	20
 3139              		.global	second
 3140              		.section	.bss.second,"aw",%nobits
 3143              	second:
 3144 0000 00       		.space	1
 3145              		.global	seedInitialized
 3146              		.section	.bss.seedInitialized,"aw",%nobits
 3149              	seedInitialized:
 3150 0000 00       		.space	1
 3151              		.global	seed
 3152              		.section	.bss.seed,"aw",%nobits
 3153              		.align	2
 3156              	seed:
 3157 0000 00000000 		.space	4
 3158              		.global	buttonElapsed
 3159              		.section	.bss.buttonElapsed,"aw",%nobits
 3160              		.align	2
 3163              	buttonElapsed:
 3164 0000 00000000 		.space	16
 3164      00000000 
 3164      00000000 
 3164      00000000 
 3165              		.global	adcData
 3166              		.section	.bss.adcData,"aw",%nobits
 3167              		.align	2
 3170              	adcData:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 120


 3171 0000 00000000 		.space	4
 3172              		.global	huart2
 3173              		.section	.bss.huart2,"aw",%nobits
 3174              		.align	2
 3177              	huart2:
 3178 0000 00000000 		.space	72
 3178      00000000 
 3178      00000000 
 3178      00000000 
 3178      00000000 
 3179              		.global	huart4
 3180              		.section	.bss.huart4,"aw",%nobits
 3181              		.align	2
 3184              	huart4:
 3185 0000 00000000 		.space	72
 3185      00000000 
 3185      00000000 
 3185      00000000 
 3185      00000000 
 3186              		.global	htim11
 3187              		.section	.bss.htim11,"aw",%nobits
 3188              		.align	2
 3191              	htim11:
 3192 0000 00000000 		.space	64
 3192      00000000 
 3192      00000000 
 3192      00000000 
 3192      00000000 
 3193              		.global	htim10
 3194              		.section	.bss.htim10,"aw",%nobits
 3195              		.align	2
 3198              	htim10:
 3199 0000 00000000 		.space	64
 3199      00000000 
 3199      00000000 
 3199      00000000 
 3199      00000000 
 3200              		.global	htim9
 3201              		.section	.bss.htim9,"aw",%nobits
 3202              		.align	2
 3205              	htim9:
 3206 0000 00000000 		.space	64
 3206      00000000 
 3206      00000000 
 3206      00000000 
 3206      00000000 
 3207              		.global	htim3
 3208              		.section	.bss.htim3,"aw",%nobits
 3209              		.align	2
 3212              	htim3:
 3213 0000 00000000 		.space	64
 3213      00000000 
 3213      00000000 
 3213      00000000 
 3213      00000000 
 3214              		.global	htim2
 3215              		.section	.bss.htim2,"aw",%nobits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 121


 3216              		.align	2
 3219              	htim2:
 3220 0000 00000000 		.space	64
 3220      00000000 
 3220      00000000 
 3220      00000000 
 3220      00000000 
 3221              		.global	hspi1
 3222              		.section	.bss.hspi1,"aw",%nobits
 3223              		.align	2
 3226              	hspi1:
 3227 0000 00000000 		.space	88
 3227      00000000 
 3227      00000000 
 3227      00000000 
 3227      00000000 
 3228              		.global	hdma_adc
 3229              		.section	.bss.hdma_adc,"aw",%nobits
 3230              		.align	2
 3233              	hdma_adc:
 3234 0000 00000000 		.space	68
 3234      00000000 
 3234      00000000 
 3234      00000000 
 3234      00000000 
 3235              		.global	hadc
 3236              		.section	.bss.hadc,"aw",%nobits
 3237              		.align	2
 3240              	hadc:
 3241 0000 00000000 		.space	84
 3241      00000000 
 3241      00000000 
 3241      00000000 
 3241      00000000 
 3242              		.text
 3243              	.Letext0:
 3244              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 3245              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 3246              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 3247              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 3248              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 3249              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 3250              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 3251              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 3252              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 3253              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 3254              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 3255              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 3256              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 3257              		.file 17 "Core/Inc/main.h"
 3258              		.file 18 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h"
 3259              		.file 19 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 3260              		.file 20 "<built-in>"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 122


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:19     .text.ITM_SendChar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:24     .text.ITM_SendChar:00000000 ITM_SendChar
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:77     .text.MX_GPIO_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:82     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:280    .text.MX_GPIO_Init:000000f0 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:288    .text.MX_DMA_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:293    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:341    .text.MX_DMA_Init:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:346    .text.__io_putchar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:352    .text.__io_putchar:00000000 __io_putchar
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:378    .text.randomGLC:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:384    .text.randomGLC:00000000 randomGLC
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:416    .text.randomGLC:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3156   .bss.seed:00000000 seed
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:424    .text.randomButtonSequence:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:430    .text.randomButtonSequence:00000000 randomButtonSequence
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:538    .text.randomButtonSequence:00000060 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3100   .bss.buttonOrderDefuse:00000000 buttonOrderDefuse
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:545    .text.ledUpdate:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:551    .text.ledUpdate:00000000 ledUpdate
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:609    .text.ledUpdate:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:614    .rodata.HAL_ADC_ConvCpltCallback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:618    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:624    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:672    .text.HAL_ADC_ConvCpltCallback:00000028 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3170   .bss.adcData:00000000 adcData
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3087   .bss.adcOk:00000000 adcOk
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:679    .text.checkUserInput:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:685    .text.checkUserInput:00000000 checkUserInput
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:752    .text.checkUserInput:00000040 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3093   .bss.buttonCurrentIndex:00000000 buttonCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3081   .bss.buttonOk:00000000 buttonOk
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:760    .text.BCD_SendCommand:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:766    .text.BCD_SendCommand:00000000 BCD_SendCommand
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:822    .text.BCD_SendCommand:00000038 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3226   .bss.hspi1:00000000 hspi1
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:828    .text.BCD_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:834    .text.BCD_Init:00000000 BCD_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1003   .text.BCD_Init:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1009   .text.BCD_updateClock:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1015   .text.BCD_updateClock:00000000 BCD_updateClock
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1154   .text.BCD_updateClock:00000080 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1160   .text.play:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1166   .text.play:00000000 play
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1199   .text.play:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3184   .bss.huart4:00000000 huart4
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1205   .text.play_track:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1211   .text.play_track:00000000 play_track
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1258   .text.play_track:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1263   .text.checkButtonOrderPlant:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1269   .text.checkButtonOrderPlant:00000000 checkButtonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1341   .text.checkButtonOrderPlant:00000048 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3112   .bss.buttonPlantCurrentIndex:00000000 buttonPlantCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3119   .data.buttonOrderPlant:00000000 buttonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1347   .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 123


C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1360   .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1366   .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1574   .text.HAL_GPIO_EXTI_Callback:000000fc $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3163   .bss.buttonElapsed:00000000 buttonElapsed
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3075   .bss.etat:00000000 etat
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1584   .text.secondToClockDisplay:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1590   .text.secondToClockDisplay:00000000 secondToClockDisplay
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1604   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1610   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1696   .text.HAL_TIM_PeriodElapsedCallback:00000050 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3240   .bss.hadc:00000000 hadc
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3205   .bss.htim9:00000000 htim9
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3191   .bss.htim11:00000000 htim11
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3131   .bss.flag_bipbip:00000000 flag_bipbip
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3137   .data.time_in_second:00000000 time_in_second
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1707   .text.Error_Handler:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1713   .text.Error_Handler:00000000 Error_Handler
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1745   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1750   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1805   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3177   .bss.huart2:00000000 huart2
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1811   .text.MX_ADC_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1816   .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1951   .text.MX_ADC_Init:0000007c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1957   .text.MX_SPI1_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:1962   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2031   .text.MX_SPI1_Init:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2037   .text.MX_TIM10_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2042   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2122   .text.MX_TIM10_Init:0000004c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3198   .bss.htim10:00000000 htim10
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2128   .text.MX_UART4_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2133   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2188   .text.MX_UART4_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2194   .text.MX_TIM2_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2199   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2302   .text.MX_TIM2_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3219   .bss.htim2:00000000 htim2
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2307   .text.MX_TIM9_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2312   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2429   .text.MX_TIM9_Init:0000006c $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2435   .text.MX_TIM11_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2440   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2533   .text.MX_TIM11_Init:00000054 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2539   .text.MX_TIM3_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2544   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2647   .text.MX_TIM3_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3212   .bss.htim3:00000000 htim3
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2653   .text.SystemClock_Config:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2659   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2772   .text.SystemClock_Config:00000074 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2777   .rodata.main.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2793   .text.main:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2799   .text.main:00000000 main
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2902   .text.main:00000080 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:2906   .text.main:00000090 $t
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3052   .text.main:00000138 $d
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 124


C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3125   .bss.freqence_bipbip:00000000 freqence_bipbip
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3076   .bss.etat:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3082   .bss.buttonOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3088   .bss.adcOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3094   .bss.buttonCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3097   .bss.buttonOrderDefuse:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3106   .data.buttonNotAllPushed:00000000 buttonNotAllPushed
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3113   .bss.buttonPlantCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3116   .data.buttonOrderPlant:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3126   .bss.freqence_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3132   .bss.flag_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3143   .bss.second:00000000 second
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3144   .bss.second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3149   .bss.seedInitialized:00000000 seedInitialized
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3150   .bss.seedInitialized:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3153   .bss.seed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3160   .bss.buttonElapsed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3167   .bss.adcData:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3174   .bss.huart2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3181   .bss.huart4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3188   .bss.htim11:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3195   .bss.htim10:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3202   .bss.htim9:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3209   .bss.htim3:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3216   .bss.htim2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3223   .bss.hspi1:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3233   .bss.hdma_adc:00000000 hdma_adc
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3230   .bss.hdma_adc:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s:3237   .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
puts
HAL_SPI_Transmit
HAL_Delay
HAL_UART_Transmit
HAL_GetTick
HAL_ADC_Start_DMA
HAL_UART_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccYHJgoI.s 			page 125


HAL_TIM_Base_Stop_IT
