{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 08:49:55 2021 " "Info: Processing started: Fri Mar 05 08:49:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register r1\[4\] r3\[4\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"r1\[4\]\" and destination register \"r3\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.238 ns + Longest register register " "Info: + Longest register to register delay is 1.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1\[4\] 1 REG LCFF_X38_Y4_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y4_N21; Fanout = 1; REG Node = 'r1\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 0.260 ns bus_Reg\[4\]~42 2 COMB LCCOMB_X38_Y4_N24 1 " "Info: 2: + IC(0.207 ns) + CELL(0.053 ns) = 0.260 ns; Loc. = LCCOMB_X38_Y4_N24; Fanout = 1; COMB Node = 'bus_Reg\[4\]~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { r1[4] bus_Reg[4]~42 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 0.613 ns bus_Reg\[4\]~43 3 COMB LCCOMB_X38_Y4_N14 4 " "Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 0.613 ns; Loc. = LCCOMB_X38_Y4_N14; Fanout = 4; COMB Node = 'bus_Reg\[4\]~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { bus_Reg[4]~42 bus_Reg[4]~43 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.309 ns) 1.238 ns r3\[4\] 4 REG LCFF_X38_Y4_N25 1 " "Info: 4: + IC(0.316 ns) + CELL(0.309 ns) = 1.238 ns; Loc. = LCFF_X38_Y4_N25; Fanout = 1; REG Node = 'r3\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { bus_Reg[4]~43 r3[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 33.52 % ) " "Info: Total cell delay = 0.415 ns ( 33.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 66.48 % ) " "Info: Total interconnect delay = 0.823 ns ( 66.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { r1[4] bus_Reg[4]~42 bus_Reg[4]~43 r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.238 ns" { r1[4] {} bus_Reg[4]~42 {} bus_Reg[4]~43 {} r3[4] {} } { 0.000ns 0.207ns 0.300ns 0.316ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.495 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns r3\[4\] 3 REG LCFF_X38_Y4_N25 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N25; Fanout = 1; REG Node = 'r3\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl r3[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns r1\[4\] 3 REG LCFF_X38_Y4_N21 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N21; Fanout = 1; REG Node = 'r1\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl r1[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { r1[4] bus_Reg[4]~42 bus_Reg[4]~43 r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.238 ns" { r1[4] {} bus_Reg[4]~42 {} bus_Reg[4]~43 {} r3[4] {} } { 0.000ns 0.207ns 0.300ns 0.316ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { r3[4] {} } {  } {  } "" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r3\[5\] sw_bus clk 4.523 ns register " "Info: tsu for register \"r3\[5\]\" (data pin = \"sw_bus\", clock pin = \"clk\") is 4.523 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.927 ns + Longest pin register " "Info: + Longest pin to register delay is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns sw_bus 1 PIN PIN_U17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U17; Fanout = 11; PIN Node = 'sw_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.506 ns) + CELL(0.366 ns) 5.682 ns bus_Reg~34 2 COMB LCCOMB_X38_Y4_N22 6 " "Info: 2: + IC(4.506 ns) + CELL(0.366 ns) = 5.682 ns; Loc. = LCCOMB_X38_Y4_N22; Fanout = 6; COMB Node = 'bus_Reg~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { sw_bus bus_Reg~34 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.346 ns) 6.302 ns bus_Reg\[5\]~45 3 COMB LCCOMB_X38_Y4_N12 4 " "Info: 3: + IC(0.274 ns) + CELL(0.346 ns) = 6.302 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 4; COMB Node = 'bus_Reg\[5\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { bus_Reg~34 bus_Reg[5]~45 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.309 ns) 6.927 ns r3\[5\] 4 REG LCFF_X37_Y4_N15 1 " "Info: 4: + IC(0.316 ns) + CELL(0.309 ns) = 6.927 ns; Loc. = LCFF_X37_Y4_N15; Fanout = 1; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 26.43 % ) " "Info: Total cell delay = 1.831 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.096 ns ( 73.57 % ) " "Info: Total interconnect delay = 5.096 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { sw_bus bus_Reg~34 bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { sw_bus {} sw_bus~combout {} bus_Reg~34 {} bus_Reg[5]~45 {} r3[5] {} } { 0.000ns 0.000ns 4.506ns 0.274ns 0.316ns } { 0.000ns 0.810ns 0.366ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns r3\[5\] 3 REG LCFF_X37_Y4_N15 1 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X37_Y4_N15; Fanout = 1; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clk~clkctrl r3[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { sw_bus bus_Reg~34 bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { sw_bus {} sw_bus~combout {} bus_Reg~34 {} bus_Reg[5]~45 {} r3[5] {} } { 0.000ns 0.000ns 4.506ns 0.274ns 0.316ns } { 0.000ns 0.810ns 0.366ns 0.346ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk l\[4\] r1\[4\] 6.175 ns register " "Info: tco from clock \"clk\" to destination pin \"l\[4\]\" through register \"r1\[4\]\" is 6.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.495 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns r1\[4\] 3 REG LCFF_X38_Y4_N21 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N21; Fanout = 1; REG Node = 'r1\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl r1[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.586 ns + Longest register pin " "Info: + Longest register to pin delay is 3.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1\[4\] 1 REG LCFF_X38_Y4_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y4_N21; Fanout = 1; REG Node = 'r1\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 0.260 ns bus_Reg\[4\]~42 2 COMB LCCOMB_X38_Y4_N24 1 " "Info: 2: + IC(0.207 ns) + CELL(0.053 ns) = 0.260 ns; Loc. = LCCOMB_X38_Y4_N24; Fanout = 1; COMB Node = 'bus_Reg\[4\]~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { r1[4] bus_Reg[4]~42 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 0.613 ns bus_Reg\[4\]~43 3 COMB LCCOMB_X38_Y4_N14 4 " "Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 0.613 ns; Loc. = LCCOMB_X38_Y4_N14; Fanout = 4; COMB Node = 'bus_Reg\[4\]~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { bus_Reg[4]~42 bus_Reg[4]~43 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(2.154 ns) 3.586 ns l\[4\] 4 PIN PIN_R2 0 " "Info: 4: + IC(0.819 ns) + CELL(2.154 ns) = 3.586 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'l\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { bus_Reg[4]~43 l[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.260 ns ( 63.02 % ) " "Info: Total cell delay = 2.260 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.326 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { r1[4] bus_Reg[4]~42 bus_Reg[4]~43 l[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { r1[4] {} bus_Reg[4]~42 {} bus_Reg[4]~43 {} l[4] {} } { 0.000ns 0.207ns 0.300ns 0.819ns } { 0.000ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { r1[4] bus_Reg[4]~42 bus_Reg[4]~43 l[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { r1[4] {} bus_Reg[4]~42 {} bus_Reg[4]~43 {} l[4] {} } { 0.000ns 0.207ns 0.300ns 0.819ns } { 0.000ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_bus l\[3\] 9.323 ns Longest " "Info: Longest tpd from source pin \"sw_bus\" to destination pin \"l\[3\]\" is 9.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns sw_bus 1 PIN PIN_U17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U17; Fanout = 11; PIN Node = 'sw_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.506 ns) + CELL(0.366 ns) 5.682 ns bus_Reg~34 2 COMB LCCOMB_X38_Y4_N22 6 " "Info: 2: + IC(4.506 ns) + CELL(0.366 ns) = 5.682 ns; Loc. = LCCOMB_X38_Y4_N22; Fanout = 6; COMB Node = 'bus_Reg~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { sw_bus bus_Reg~34 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.346 ns) 6.296 ns bus_Reg\[3\]~41 3 COMB LCCOMB_X38_Y4_N18 4 " "Info: 3: + IC(0.268 ns) + CELL(0.346 ns) = 6.296 ns; Loc. = LCCOMB_X38_Y4_N18; Fanout = 4; COMB Node = 'bus_Reg\[3\]~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { bus_Reg~34 bus_Reg[3]~41 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(2.104 ns) 9.323 ns l\[3\] 4 PIN PIN_P7 0 " "Info: 4: + IC(0.923 ns) + CELL(2.104 ns) = 9.323 ns; Loc. = PIN_P7; Fanout = 0; PIN Node = 'l\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { bus_Reg[3]~41 l[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.626 ns ( 38.89 % ) " "Info: Total cell delay = 3.626 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.697 ns ( 61.11 % ) " "Info: Total interconnect delay = 5.697 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.323 ns" { sw_bus bus_Reg~34 bus_Reg[3]~41 l[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.323 ns" { sw_bus {} sw_bus~combout {} bus_Reg~34 {} bus_Reg[3]~41 {} l[3] {} } { 0.000ns 0.000ns 4.506ns 0.268ns 0.923ns } { 0.000ns 0.810ns 0.366ns 0.346ns 2.104ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r2\[4\] k\[4\] clk -2.193 ns register " "Info: th for register \"r2\[4\]\" (data pin = \"k\[4\]\", clock pin = \"clk\") is -2.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.495 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns r2\[4\] 3 REG LCFF_X38_Y4_N15 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N15; Fanout = 1; REG Node = 'r2\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl r2[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.837 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns k\[4\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'k\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.228 ns) 4.682 ns bus_Reg\[4\]~43 2 COMB LCCOMB_X38_Y4_N14 4 " "Info: 2: + IC(3.644 ns) + CELL(0.228 ns) = 4.682 ns; Loc. = LCCOMB_X38_Y4_N14; Fanout = 4; COMB Node = 'bus_Reg\[4\]~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.872 ns" { k[4] bus_Reg[4]~43 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.837 ns r2\[4\] 3 REG LCFF_X38_Y4_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.837 ns; Loc. = LCFF_X38_Y4_N15; Fanout = 1; REG Node = 'r2\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { bus_Reg[4]~43 r2[4] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.193 ns ( 24.66 % ) " "Info: Total cell delay = 1.193 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.644 ns ( 75.34 % ) " "Info: Total interconnect delay = 3.644 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.837 ns" { k[4] bus_Reg[4]~43 r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.837 ns" { k[4] {} k[4]~combout {} bus_Reg[4]~43 {} r2[4] {} } { 0.000ns 0.000ns 3.644ns 0.000ns } { 0.000ns 0.810ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} r2[4] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.837 ns" { k[4] bus_Reg[4]~43 r2[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.837 ns" { k[4] {} k[4]~combout {} bus_Reg[4]~43 {} r2[4] {} } { 0.000ns 0.000ns 3.644ns 0.000ns } { 0.000ns 0.810ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 08:49:56 2021 " "Info: Processing ended: Fri Mar 05 08:49:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
