--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/VNIE-RESEARCH/Google Drive/v-7 Interface Git/Project_Files/Ethernet_Try1/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml
tri_mode_eth_mac_v5_2_example_design.twx
tri_mode_eth_mac_v5_2_example_design.ncd -o
tri_mode_eth_mac_v5_2_example_design.twr
tri_mode_eth_mac_v5_2_example_design.pcf -ucf
tri_mode_eth_mac_v5_2_example_design.ucf

Design file:              tri_mode_eth_mac_v5_2_example_design.ncd
Physical constraint file: tri_mode_eth_mac_v5_2_example_design.pcf
Device,package,speed:     xc7vx485t,ffg1761,C,-2 (ADVANCED 1.04 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_gtrefclk = PERIOD TIMEGRP "gtrefclk" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_gtrefclk = PERIOD TIMEGRP "gtrefclk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
  Logical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X1Y1.GTREFCLK0
  Clock network: gtrefclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.929ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: mmcm_adv_inst/CLKOUT1
  Logical resource: mmcm_adv_inst/CLKOUT1
  Location pin: MMCME2_ADV_X0Y0.CLKOUT1
  Clock network: clkout1
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: mmcm_adv_inst/CLKIN1
  Logical resource: mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: txoutclk_bufg
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: mmcm_adv_inst/CLKIN1
  Logical resource: mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: txoutclk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rxrecclk = PERIOD TIMEGRP "rxrecclk" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 809 paths analyzed, 614 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.030ns.
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5 (SLICE_X202Y25.C4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.284ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.757 - 0.807)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 0.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X196Y28.BQ     Tcko                  0.278   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<1>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg
    SLICE_X198Y26.D4     net (fanout=2)        0.591   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<1>
    SLICE_X198Y26.D      Tilo                  0.049   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>1
    SLICE_X199Y26.A5     net (fanout=1)        0.248   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>
    SLICE_X199Y26.COUT   Topcya                0.327   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut<0>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
    SLICE_X199Y27.CIN    net (fanout=1)        0.000   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
    SLICE_X199Y27.BMUX   Tcinb                 0.265   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_xor<5>
    SLICE_X202Y25.C4     net (fanout=1)        0.556   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_wr_rd_addr[5]_sub_176_OUT<5>
    SLICE_X202Y25.CLK    Tas                  -0.030   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy<4>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_wr_addr[5]_PWR_42_o_mux_176_OUT61
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
    -------------------------------------------------  ---------------------------
    Total                                      2.284ns (0.889ns logic, 1.395ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.757 - 0.804)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 0.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X196Y26.BQ     Tcko                  0.278   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<2>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg
    SLICE_X198Y26.D2     net (fanout=3)        0.515   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<2>
    SLICE_X198Y26.D      Tilo                  0.049   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>1
    SLICE_X199Y26.A5     net (fanout=1)        0.248   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>
    SLICE_X199Y26.COUT   Topcya                0.327   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut<0>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
    SLICE_X199Y27.CIN    net (fanout=1)        0.000   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
    SLICE_X199Y27.BMUX   Tcinb                 0.265   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_xor<5>
    SLICE_X202Y25.C4     net (fanout=1)        0.556   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_wr_rd_addr[5]_sub_176_OUT<5>
    SLICE_X202Y25.CLK    Tas                  -0.030   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy<4>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_wr_addr[5]_PWR_42_o_mux_176_OUT61
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.889ns logic, 1.319ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.757 - 0.809)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 0.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y30.AQ     Tcko                  0.240   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0
    SLICE_X199Y26.A2     net (fanout=27)       0.833   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<0>
    SLICE_X199Y26.COUT   Topcya                0.327   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut<0>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
    SLICE_X199Y27.CIN    net (fanout=1)        0.000   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>
    SLICE_X199Y27.BMUX   Tcinb                 0.265   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_xor<5>
    SLICE_X202Y25.C4     net (fanout=1)        0.556   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_wr_rd_addr[5]_sub_176_OUT<5>
    SLICE_X202Y25.CLK    Tas                  -0.030   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy<4>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_wr_addr[5]_PWR_42_o_mux_176_OUT61
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (0.802ns logic, 1.389ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18 (SLICE_X210Y21.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i (HSIO)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (0.803 - 1.029)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 0.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y1.RXDATA3 Tgtxcko_RXDATA        1.009   core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i
                                                             core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i
    SLICE_X210Y21.D2           net (fanout=1)        1.054   core_wrapper/transceiver_inst/rxdata_rec<3>
    SLICE_X210Y21.CLK          Tas                   0.003   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data<17>
                                                             core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_n025281
                                                             core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18
    -------------------------------------------------------  ---------------------------
    Total                                            2.066ns (1.012ns logic, 1.054ns route)
                                                             (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20 (SLICE_X210Y20.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i (HSIO)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (0.805 - 1.029)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 0.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X1Y1.RXDATA5 Tgtxcko_RXDATA        1.009   core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i
                                                             core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i
    SLICE_X210Y20.A2           net (fanout=1)        1.003   core_wrapper/transceiver_inst/rxdata_rec<5>
    SLICE_X210Y20.CLK          Tas                   0.001   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data<26>
                                                             core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_n0252111
                                                             core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20
    -------------------------------------------------------  ---------------------------
    Total                                            2.013ns (1.010ns logic, 1.003ns route)
                                                             (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Hold Paths: ts_rxrecclk = PERIOD TIMEGRP "rxrecclk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP (SLICE_X192Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.037ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.119 - 0.097)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y30.AQ     Tcko                  0.193   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0
    SLICE_X192Y30.D1     net (fanout=27)       0.378   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<0>
    SLICE_X192Y30.CLK    Tah         (-Th)     0.534   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<17>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.037ns (-0.341ns logic, 0.378ns route)
                                                       (-921.6% logic, 1021.6% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP (SLICE_X192Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.037ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.119 - 0.097)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y30.AQ     Tcko                  0.193   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0
    SLICE_X192Y30.D1     net (fanout=27)       0.378   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<0>
    SLICE_X192Y30.CLK    Tah         (-Th)     0.534   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<17>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.037ns (-0.341ns logic, 0.378ns route)
                                                       (-921.6% logic, 1021.6% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP (SLICE_X192Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.037ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.119 - 0.097)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Destination Clock:    core_wrapper/transceiver_inst/rxrecclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y30.AQ     Tcko                  0.193   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0
    SLICE_X192Y30.D1     net (fanout=27)       0.378   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr<0>
    SLICE_X192Y30.CLK    Tah         (-Th)     0.534   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<17>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.037ns (-0.341ns logic, 0.378ns route)
                                                       (-921.6% logic, 1021.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_rxrecclk = PERIOD TIMEGRP "rxrecclk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
  Logical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y1.RXUSRCLK
  Clock network: core_wrapper/transceiver_inst/rxrecclk_buf
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
  Logical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y1.RXUSRCLK2
  Clock network: core_wrapper/transceiver_inst/rxrecclk_buf
--------------------------------------------------------------------------------
Slack: 6.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<26>/CLK
  Logical resource: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[25].DIST_RAM/DP/CLK
  Location pin: SLICE_X192Y25.CLK
  Clock network: core_wrapper/transceiver_inst/rxrecclk_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_skew_control1 = MAXDELAY FROM TIMEGRP "wr_graycode" TO 
TIMEGRP "FFS" 14         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_skew_control2 = MAXDELAY FROM TIMEGRP "rd_graycode" TO 
TIMEGRP "FFS" 14         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.646ns.
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5 (SLICE_X193Y28.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5 (FF)
  Requirement:          14.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X194Y27.DQ     Tcko                  0.240   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5
    SLICE_X193Y28.B3     net (fanout=2)        0.402   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray<5>
    SLICE_X193Y28.CLK    Tas                   0.004   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr<3>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray<5>_rt
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.244ns logic, 0.402ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_skew_control2 = MAXDELAY FROM TIMEGRP "rd_graycode" TO TIMEGRP "FFS" 14         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5 (SLICE_X193Y28.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X194Y27.DQ     Tcko                  0.100   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5
    SLICE_X193Y28.B3     net (fanout=2)        0.189   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray<5>
    SLICE_X193Y28.CLK    Tah         (-Th)     0.045   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr<3>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray<5>_rt
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.055ns logic, 0.189ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ram_read_false_path = MAXDELAY FROM TIMEGRP "RAMS" TO 
TIMEGRP "fifo_read" 6         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.522ns.
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2 (SLICE_X185Y32.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/DP (RAM)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/DP to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y29.B      Tshcko                0.756   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<2>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/DP
    SLICE_X185Y32.C2     net (fanout=1)        0.766   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<2>
    SLICE_X185Y32.CLK    Tas                   0.000   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_18
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<2>_rt
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.756ns logic, 0.766ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5 (SLICE_X185Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/DP (RAM)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/DP to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y29.A      Tshcko                0.745   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<6>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/DP
    SLICE_X185Y33.BX     net (fanout=1)        0.670   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<5>
    SLICE_X185Y33.CLK    Tdick                 0.037   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_7
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.782ns logic, 0.670ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0 (SLICE_X185Y32.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/DP (RAM)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/DP to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y27.B      Tshcko                0.756   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<0>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/DP
    SLICE_X185Y32.A3     net (fanout=1)        0.656   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<0>
    SLICE_X185Y32.CLK    Tas                   0.001   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_18
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<0>_rt
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.757ns logic, 0.656ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ram_read_false_path = MAXDELAY FROM TIMEGRP "RAMS" TO TIMEGRP "fifo_read" 6         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23 (SLICE_X186Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/DP (RAM)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/DP to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X196Y31.B      Tshcko                0.297   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<23>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/DP
    SLICE_X186Y31.AX     net (fanout=1)        0.204   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<23>
    SLICE_X186Y31.CLK    Tckdi       (-Th)     0.037   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_27
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.260ns logic, 0.204ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21 (SLICE_X186Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/DP (RAM)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/DP to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y32.B      Tshcko                0.297   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<21>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/DP
    SLICE_X186Y34.CX     net (fanout=1)        0.210   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<21>
    SLICE_X186Y34.CLK    Tckdi       (-Th)     0.040   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_22
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.257ns logic, 0.210ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26 (SLICE_X186Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/DP (RAM)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/DP to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y25.B      Tshcko                0.297   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<26>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/DP
    SLICE_X186Y31.CX     net (fanout=1)        0.245   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram<26>
    SLICE_X186Y31.CLK    Tckdi       (-Th)     0.040   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_27
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.257ns logic, 0.245ns route)
                                                       (51.2% logic, 48.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_in_p = PERIOD TIMEGRP "clk_in_p" 5 ns HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.196ns.
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/reset_counter_0 (SLICE_X157Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pma_reset_pipe_3 (FF)
  Destination:          core_wrapper/transceiver_inst/reset_counter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.190 - 1.098)
  Source Clock:         clk_200_bufg rising at 0.000ns
  Destination Clock:    clk_200_bufg rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pma_reset_pipe_3 to core_wrapper/transceiver_inst/reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y68.DQ     Tcko                  0.278   pma_reset_pipe<3>
                                                       pma_reset_pipe_3
    SLICE_X157Y39.SR     net (fanout=2)        1.640   pma_reset_pipe<3>
    SLICE_X157Y39.CLK    Tsrck                 0.327   core_wrapper/transceiver_inst/reset_counter<3>
                                                       core_wrapper/transceiver_inst/reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.605ns logic, 1.640ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/reset_counter_1 (SLICE_X157Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pma_reset_pipe_3 (FF)
  Destination:          core_wrapper/transceiver_inst/reset_counter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.190 - 1.098)
  Source Clock:         clk_200_bufg rising at 0.000ns
  Destination Clock:    clk_200_bufg rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pma_reset_pipe_3 to core_wrapper/transceiver_inst/reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y68.DQ     Tcko                  0.278   pma_reset_pipe<3>
                                                       pma_reset_pipe_3
    SLICE_X157Y39.SR     net (fanout=2)        1.640   pma_reset_pipe<3>
    SLICE_X157Y39.CLK    Tsrck                 0.327   core_wrapper/transceiver_inst/reset_counter<3>
                                                       core_wrapper/transceiver_inst/reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.605ns logic, 1.640ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/reset_counter_2 (SLICE_X157Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pma_reset_pipe_3 (FF)
  Destination:          core_wrapper/transceiver_inst/reset_counter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.190 - 1.098)
  Source Clock:         clk_200_bufg rising at 0.000ns
  Destination Clock:    clk_200_bufg rising at 5.000ns
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pma_reset_pipe_3 to core_wrapper/transceiver_inst/reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y68.DQ     Tcko                  0.278   pma_reset_pipe<3>
                                                       pma_reset_pipe_3
    SLICE_X157Y39.SR     net (fanout=2)        1.640   pma_reset_pipe<3>
    SLICE_X157Y39.CLK    Tsrck                 0.327   core_wrapper/transceiver_inst/reset_counter<3>
                                                       core_wrapper/transceiver_inst/reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.605ns logic, 1.640ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in_p = PERIOD TIMEGRP "clk_in_p" 5 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/reset_pulse_4 (SLICE_X168Y31.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/reset_pulse_5 (FF)
  Destination:          core_wrapper/transceiver_inst/reset_pulse_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200_bufg rising at 5.000ns
  Destination Clock:    clk_200_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_wrapper/transceiver_inst/reset_pulse_5 to core_wrapper/transceiver_inst/reset_pulse_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X168Y31.DQ     Tcko                  0.118   core_wrapper/transceiver_inst/reset_pulse<5>
                                                       core_wrapper/transceiver_inst/reset_pulse_5
    SLICE_X168Y31.C3     net (fanout=1)        0.140   core_wrapper/transceiver_inst/reset_pulse<5>
    SLICE_X168Y31.CLK    Tah         (-Th)     0.070   core_wrapper/transceiver_inst/reset_pulse<5>
                                                       core_wrapper/transceiver_inst/Mmux_GND_33_o_PWR_36_o_mux_31_OUT51
                                                       core_wrapper/transceiver_inst/reset_pulse_4
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.048ns logic, 0.140ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point pma_reset_pipe_2 (SLICE_X118Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pma_reset_pipe_1 (FF)
  Destination:          pma_reset_pipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200_bufg rising at 5.000ns
  Destination Clock:    clk_200_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pma_reset_pipe_1 to pma_reset_pipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y68.BQ     Tcko                  0.118   pma_reset_pipe<3>
                                                       pma_reset_pipe_1
    SLICE_X118Y68.CX     net (fanout=1)        0.147   pma_reset_pipe<1>
    SLICE_X118Y68.CLK    Tckdi       (-Th)     0.040   pma_reset_pipe<3>
                                                       pma_reset_pipe_2
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.078ns logic, 0.147ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point pma_reset_pipe_3 (SLICE_X118Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pma_reset_pipe_2 (FF)
  Destination:          pma_reset_pipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200_bufg rising at 5.000ns
  Destination Clock:    clk_200_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pma_reset_pipe_2 to pma_reset_pipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y68.CQ     Tcko                  0.118   pma_reset_pipe<3>
                                                       pma_reset_pipe_2
    SLICE_X118Y68.DX     net (fanout=1)        0.147   pma_reset_pipe<2>
    SLICE_X118Y68.CLK    Tckdi       (-Th)     0.040   pma_reset_pipe<3>
                                                       pma_reset_pipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.078ns logic, 0.147ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in_p = PERIOD TIMEGRP "clk_in_p" 5 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 3.592ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: clk200_bufg/I0
  Logical resource: clk200_bufg/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clkin200
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pma_reset_pipe<3>/SR
  Logical resource: pma_reset_pipe_0/SR
  Location pin: SLICE_X118Y68.SR
  Clock network: glbl_rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: pma_reset_pipe<3>/SR
  Logical resource: pma_reset_pipe_1/SR
  Location pin: SLICE_X118Y68.SR
  Clock network: glbl_rst_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.941ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X59Y38.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y38.AQ      Tcko                  0.240   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X59Y38.A2      net (fanout=2)        0.688   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X59Y38.CLK     Tas                   0.013   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.253ns logic, 0.688ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X62Y45.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y45.DQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X62Y45.D3      net (fanout=2)        0.321   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X62Y45.CLK     Tas                  -0.020   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.258ns logic, 0.321ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X62Y45.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y45.DQ      Tcko                  0.118   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X62Y45.D3      net (fanout=2)        0.146   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X62Y45.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X59Y38.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y38.AQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X59Y38.A2      net (fanout=2)        0.331   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X59Y38.CLK     Tah         (-Th)     0.039   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.061ns logic, 0.331ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.991ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X50Y44.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.991ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.AQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y44.B3      net (fanout=3)        0.412   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y44.B       Tilo                  0.049   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X50Y44.A4      net (fanout=1)        0.270   N63
    SLICE_X50Y44.CLK     Tas                  -0.018   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.309ns logic, 0.682ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X48Y45.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.AQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X48Y45.A2      net (fanout=3)        0.683   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X48Y45.CLK     Tas                  -0.018   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.260ns logic, 0.683ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X48Y45.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.AQ      Tcko                  0.118   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X48Y45.A2      net (fanout=3)        0.327   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X48Y45.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.059ns logic, 0.327ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X50Y44.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.AQ      Tcko                  0.118   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y44.B3      net (fanout=3)        0.190   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y44.B       Tilo                  0.028   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X50Y44.A4      net (fanout=1)        0.120   N63
    SLICE_X50Y44.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.087ns logic, 0.310ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.878ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X57Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.761ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.CQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2
    SLICE_X57Y38.CX      net (fanout=1)        0.459   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X57Y38.CLK     Tdick                 0.024   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.302ns logic, 0.459ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X57Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.BQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1
    SLICE_X57Y38.BX      net (fanout=1)        0.385   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X57Y38.CLK     Tdick                 0.037   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.315ns logic, 0.385ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X56Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y40.BQ      Tcko                  0.240   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9
    SLICE_X56Y40.BX      net (fanout=1)        0.441   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X56Y40.CLK     Tdick                 0.013   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.253ns logic, 0.441ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X56Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.014ns (0.077 - 0.063)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.AMUX    Tshcko                0.143   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4
    SLICE_X56Y39.AX      net (fanout=1)        0.093   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X56Y39.CLK     Tckdi       (-Th)     0.042   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (0.101ns logic, 0.093ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X56Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.063 - 0.052)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y40.AQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8
    SLICE_X56Y40.AX      net (fanout=1)        0.148   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X56Y40.CLK     Tckdi       (-Th)     0.037   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.063ns logic, 0.148ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X57Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.063 - 0.052)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.AQ      Tcko                  0.118   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0
    SLICE_X57Y38.AX      net (fanout=1)        0.160   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X57Y38.CLK     Tckdi       (-Th)     0.040   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.078ns logic, 0.160ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.843ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (SLICE_X21Y20.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.240   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    SLICE_X21Y20.D1      net (fanout=2)        0.588   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    SLICE_X21Y20.CLK     Tas                   0.015   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.255ns logic, 0.588ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (SLICE_X21Y20.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    SLICE_X21Y20.D1      net (fanout=2)        0.272   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    SLICE_X21Y20.CLK     Tah         (-Th)     0.033   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.067ns logic, 0.272ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 268 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.759ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4 (SLICE_X8Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4 (FF)
  Requirement:          7.800ns
  Data Path Delay:      1.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload to trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
    SLICE_X21Y25.A1      net (fanout=13)       0.490   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
    SLICE_X21Y25.A       Tilo                  0.049   trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv1
    SLICE_X8Y18.CE       net (fanout=3)        0.726   trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv
    SLICE_X8Y18.CLK      Tceck                 0.216   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.543ns logic, 1.216ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5 (SLICE_X8Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5 (FF)
  Requirement:          7.800ns
  Data Path Delay:      1.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload to trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
    SLICE_X21Y25.A1      net (fanout=13)       0.490   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
    SLICE_X21Y25.A       Tilo                  0.049   trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv1
    SLICE_X8Y18.CE       net (fanout=3)        0.726   trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv
    SLICE_X8Y18.CLK      Tceck                 0.216   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.543ns logic, 1.216ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (SLICE_X8Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (FF)
  Requirement:          7.800ns
  Data Path Delay:      1.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload to trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.278   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
    SLICE_X21Y25.A1      net (fanout=13)       0.490   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload
    SLICE_X21Y25.A       Tilo                  0.049   trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv1
    SLICE_X8Y18.CE       net (fanout=3)        0.726   trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv
    SLICE_X8Y18.CLK      Tceck                 0.216   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.543ns logic, 1.216ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "userclk2" 7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X0Y7.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y18.BQ           Tcko                  0.100   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                           trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5
    RAMB18_X0Y7.ADDRBWRADDR8 net (fanout=6)        0.203   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<5>
    RAMB18_X0Y7.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                           trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          0.120ns (-0.083ns logic, 0.203ns route)
                                                           (-69.2% logic, 169.2% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X0Y7.ADDRBWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y18.CQ           Tcko                  0.100   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                           trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6
    RAMB18_X0Y7.ADDRBWRADDR9 net (fanout=5)        0.210   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<6>
    RAMB18_X0Y7.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                           trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          0.127ns (-0.083ns logic, 0.210ns route)
                                                           (-65.4% logic, 165.4% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X0Y6.ADDRBWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y18.CQ           Tcko                  0.100   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                           trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6
    RAMB18_X0Y6.ADDRBWRADDR9 net (fanout=5)        0.210   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<6>
    RAMB18_X0Y6.WRCLK        Trckc_ADDRB (-Th)     0.183   trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                           trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    -----------------------------------------------------  ---------------------------
    Total                                          0.127ns (-0.083ns logic, 0.210ns route)
                                                           (-65.4% logic, 165.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP "flow_rx_to_tx" TO 
TIMEGRP "userclk2"         7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 322 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.514ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0 (SLICE_X67Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.514ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y69.AQ      Tcko                  0.240   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X69Y67.A2      net (fanout=18)       0.818   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X69Y67.A       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_REQ_FROM_RX_GOOD_FRAME_IN_TX_REG_AND_103_o1
    SLICE_X77Y69.B5      net (fanout=2)        0.554   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1
    SLICE_X77Y69.B       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv3
    SLICE_X67Y66.CE      net (fanout=4)        0.588   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv
    SLICE_X67Y66.CLK     Tceck                 0.216   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.554ns logic, 1.960ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1 (SLICE_X67Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.514ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y69.AQ      Tcko                  0.240   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X69Y67.A2      net (fanout=18)       0.818   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X69Y67.A       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_REQ_FROM_RX_GOOD_FRAME_IN_TX_REG_AND_103_o1
    SLICE_X77Y69.B5      net (fanout=2)        0.554   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1
    SLICE_X77Y69.B       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv3
    SLICE_X67Y66.CE      net (fanout=4)        0.588   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv
    SLICE_X67Y66.CLK     Tceck                 0.216   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.554ns logic, 1.960ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2 (SLICE_X67Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.514ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y69.AQ      Tcko                  0.240   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X69Y67.A2      net (fanout=18)       0.818   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X69Y67.A       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_REQ_FROM_RX_GOOD_FRAME_IN_TX_REG_AND_103_o1
    SLICE_X77Y69.B5      net (fanout=2)        0.554   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1
    SLICE_X77Y69.B       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv3
    SLICE_X67Y66.CE      net (fanout=4)        0.588   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv
    SLICE_X67Y66.CLK     Tceck                 0.216   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.554ns logic, 1.960ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP "flow_rx_to_tx" TO TIMEGRP "userclk2"         7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8 (SLICE_X67Y68.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y66.AQ      Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8
    SLICE_X67Y68.A5      net (fanout=2)        0.176   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<8>
    SLICE_X67Y68.CLK     Tah         (-Th)    -0.012   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<8>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.130ns logic, 0.176ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15 (SLICE_X67Y69.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y69.AQ      Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X67Y69.D6      net (fanout=18)       0.202   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X67Y69.CLK     Tah         (-Th)    -0.006   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.106ns logic, 0.202ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (SLICE_X66Y67.C5), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y66.BQ      Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9
    SLICE_X66Y67.D6      net (fanout=2)        0.147   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<9>
    SLICE_X66Y67.D       Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o3
    SLICE_X66Y67.C5      net (fanout=1)        0.082   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o
    SLICE_X66Y67.CLK     Tah         (-Th)     0.059   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.087ns logic, 0.229ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (SLICE_X66Y67.C5), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y66.AQ      Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8
    SLICE_X66Y67.D5      net (fanout=2)        0.181   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<8>
    SLICE_X66Y67.D       Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o3
    SLICE_X66Y67.C5      net (fanout=1)        0.082   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o
    SLICE_X66Y67.CLK     Tah         (-Th)     0.059   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.087ns logic, 0.263ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (SLICE_X66Y67.C5), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y66.CQ      Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10
    SLICE_X66Y67.D4      net (fanout=2)        0.219   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<10>
    SLICE_X66Y67.D       Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o3
    SLICE_X66Y67.C5      net (fanout=1)        0.082   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o
    SLICE_X66Y67.CLK     Tah         (-Th)     0.059   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.087ns logic, 0.301ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_pause_dsr_path" TIG;

 35 paths analyzed, 35 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point pause_shift_0 (SLICE_X64Y93.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.790ns (data path)
  Source:               pause_req_s (PAD)
  Destination:          pause_shift_0 (FF)
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Destination Clock:    userclk2 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: pause_req_s to pause_shift_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP40.I               Tiopi                 0.722   pause_req_s
                                                       pause_req_s
                                                       pause_req_s_IBUF
    SLICE_X64Y93.AX      net (fanout=2)        2.063   pause_req_s_IBUF
    SLICE_X64Y93.CLK     Tdick                 0.005   pause_shift<3>
                                                       pause_shift_0
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.727ns logic, 2.063ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (SLICE_X64Y86.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.310ns (data path - clock path skew + uncertainty)
  Source:               pause_req (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (FF)
  Data Path Delay:      2.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.620 - 0.663)
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pause_req to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y84.BQ      Tcko                  0.240   pause_req
                                                       pause_req
    SLICE_X76Y78.B4      net (fanout=2)        0.862   pause_req
    SLICE_X76Y78.B       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv1
    SLICE_X64Y86.CE      net (fanout=4)        0.830   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv
    SLICE_X64Y86.CLK     Tceck                 0.191   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.480ns logic, 1.692ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1 (SLICE_X64Y86.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.310ns (data path - clock path skew + uncertainty)
  Source:               pause_req (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1 (FF)
  Data Path Delay:      2.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.620 - 0.663)
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pause_req to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y84.BQ      Tcko                  0.240   pause_req
                                                       pause_req
    SLICE_X76Y78.B4      net (fanout=2)        0.862   pause_req
    SLICE_X76Y78.B       Tilo                  0.049   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv1
    SLICE_X64Y86.CE      net (fanout=4)        0.830   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv
    SLICE_X64Y86.CLK     Tceck                 0.191   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.480ns logic, 1.692ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_pause_dsr_path" TIG;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9 (SLICE_X67Y84.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.153ns (datapath - clock path skew - uncertainty)
  Source:               pause_val_9 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9 (FF)
  Data Path Delay:      0.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.361 - 0.328)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_val_9 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y84.BQ      Tcko                  0.118   pause_val<11>
                                                       pause_val_9
    SLICE_X67Y84.BX      net (fanout=1)        0.106   pause_val<9>
    SLICE_X67Y84.CLK     Tckdi       (-Th)     0.038   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.080ns logic, 0.106ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11 (SLICE_X67Y84.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.148ns (datapath - clock path skew - uncertainty)
  Source:               pause_val_11 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11 (FF)
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.361 - 0.328)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_val_11 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y84.DQ      Tcko                  0.118   pause_val<11>
                                                       pause_val_11
    SLICE_X67Y84.DX      net (fanout=1)        0.106   pause_val<11>
    SLICE_X67Y84.CLK     Tckdi       (-Th)     0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.075ns logic, 0.106ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13 (SLICE_X69Y83.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.162ns (datapath - clock path skew - uncertainty)
  Source:               pause_val_13 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13 (FF)
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.072 - 0.060)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_val_13 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y83.BQ      Tcko                  0.118   pause_val<15>
                                                       pause_val_13
    SLICE_X69Y83.BX      net (fanout=1)        0.094   pause_val<13>
    SLICE_X69Y83.CLK     Tckdi       (-Th)     0.038   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.080ns logic, 0.094ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_stats_host_to_ref = MAXDELAY FROM TIMEGRP 
"stats_host_to_ref" TO TIMEGRP         "userclk2" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "ts_resync_flops_path" TIG;

 220 paths analyzed, 218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync (SLICE_X5Y18.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.680ns (data path)
  Source:               core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i (HSIO)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync (FF)
  Data Path Delay:      9.680ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i to trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.910   txoutclk
    BUFGCTRL_X0Y1.O         Tbccko_O              0.093   bufg_txoutclk
                                                          bufg_txoutclk
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=1)        1.879   txoutclk_bufg
    MMCME2_ADV_X0Y0.CLKOUT1 Tmmcmcko_CLKOUT       0.077   mmcm_adv_inst
                                                          mmcm_adv_inst
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.689   clkout1
    BUFGCTRL_X0Y3.O         Tbccko_O              0.093   bufg_userclk2
                                                          bufg_userclk2
    SLICE_X5Y18.CLK         net (fanout=980)      1.939   userclk2
    ----------------------------------------------------  ---------------------------
    Total                                         9.680ns (0.263ns logic, 9.417ns route)
                                                          (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync (SLICE_X186Y33.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.632ns (data path)
  Source:               core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i (HSIO)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync (FF)
  Data Path Delay:      9.632ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.910   txoutclk
    BUFGCTRL_X0Y1.O         Tbccko_O              0.093   bufg_txoutclk
                                                          bufg_txoutclk
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=1)        1.879   txoutclk_bufg
    MMCME2_ADV_X0Y0.CLKOUT1 Tmmcmcko_CLKOUT       0.077   mmcm_adv_inst
                                                          mmcm_adv_inst
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.689   clkout1
    BUFGCTRL_X0Y3.O         Tbccko_O              0.093   bufg_userclk2
                                                          bufg_userclk2
    SLICE_X186Y33.CLK       net (fanout=980)      1.891   userclk2
    ----------------------------------------------------  ---------------------------
    Total                                         9.632ns (0.263ns logic, 9.369ns route)
                                                          (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync (SLICE_X187Y33.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.632ns (data path)
  Source:               core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i (HSIO)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync (FF)
  Data Path Delay:      9.632ns (Levels of Logic = 3)

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.910   txoutclk
    BUFGCTRL_X0Y1.O         Tbccko_O              0.093   bufg_txoutclk
                                                          bufg_txoutclk
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=1)        1.879   txoutclk_bufg
    MMCME2_ADV_X0Y0.CLKOUT1 Tmmcmcko_CLKOUT       0.077   mmcm_adv_inst
                                                          mmcm_adv_inst
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.689   clkout1
    BUFGCTRL_X0Y3.O         Tbccko_O              0.093   bufg_userclk2
                                                          bufg_userclk2
    SLICE_X187Y33.CLK       net (fanout=980)      1.891   userclk2
    ----------------------------------------------------  ---------------------------
    Total                                         9.632ns (0.263ns logic, 9.369ns route)
                                                          (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "ts_resync_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync (SLICE_X188Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.134ns (datapath - clock path skew - uncertainty)
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync (FF)
  Data Path Delay:      0.310ns (Levels of Logic = 0)
  Clock Path Skew:      5.205ns (9.632 - 4.427)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.239ns

  Clock Uncertainty:          0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.144ns

  Minimum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X191Y31.AQ     Tcko                  0.193   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0
    SLICE_X188Y32.AX     net (fanout=1)        0.254   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray<0>
    SLICE_X188Y32.CLK    Tckdi       (-Th)     0.137   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_wr_addr_gray<0>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.056ns logic, 0.254ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync (SLICE_X186Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.122ns (datapath - clock path skew - uncertainty)
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync (FF)
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      5.204ns (9.631 - 4.427)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.239ns

  Clock Uncertainty:          0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.144ns

  Minimum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X191Y31.BQ     Tcko                  0.193   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1
    SLICE_X186Y32.AX     net (fanout=1)        0.265   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray<1>
    SLICE_X186Y32.CLK    Tckdi       (-Th)     0.137   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_wr_addr_gray<1>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.056ns logic, 0.265ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync (SLICE_X187Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.045ns (datapath - clock path skew - uncertainty)
  Source:               core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2 (FF)
  Destination:          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync (FF)
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      5.204ns (9.631 - 4.427)
  Source Clock:         core_wrapper/transceiver_inst/rxrecclk_buf rising
  Destination Clock:    userclk2 rising
  Clock Uncertainty:    0.239ns

  Clock Uncertainty:          0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.144ns

  Minimum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2 to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X191Y31.BMUX   Tshcko                0.245   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray<5>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2
    SLICE_X187Y32.AX     net (fanout=1)        0.259   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray<2>
    SLICE_X187Y32.CLK    Tckdi       (-Th)     0.106   core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_wr_addr_gray<2>
                                                       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.139ns logic, 0.259ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkout1 = PERIOD TIMEGRP "clkout1" TS_txoutclk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30225 paths analyzed, 13111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.856ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X4Y17.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.738ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.713 - 0.736)
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X50Y41.BQ        Tcko                  0.278   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<3>
                                                         trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1
    RAMB18_X4Y17.DIADI1    net (fanout=2)        5.917   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<1>
    RAMB18_X4Y17.CLKARDCLK Trdck_DIA             0.543   trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                         trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    ---------------------------------------------------  ---------------------------
    Total                                        6.738ns (0.821ns logic, 5.917ns route)
                                                         (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16 (SLICE_X57Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 0)
  Clock Path Skew:      -0.494ns (3.946 - 4.440)
  Source Clock:         userclk rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y89.DMUX    Tshcko                0.307   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<17>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16
    SLICE_X57Y88.AX      net (fanout=4)        5.639   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<16>
    SLICE_X57Y88.CLK     Tdick                 0.027   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<19>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (0.334ns logic, 5.639ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4 (SLICE_X7Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (1.367 - 1.252)
  Source Clock:         userclk2 rising at 0.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.240   rx_reset
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y17.SR       net (fanout=156)      4.679   rx_reset
    SLICE_X7Y17.CLK      Tsrck                 0.327   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.567ns logic, 4.679ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkout1 = PERIOD TIMEGRP "clkout1" TS_txoutclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0 (SLICE_X109Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.652 - 0.460)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y117.AQ    Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator<4>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0
    SLICE_X109Y117.A5    net (fanout=5)        0.138   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator<0>
    SLICE_X109Y117.CLK   Tah         (-Th)     0.045   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray<6>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/Mxor_accumulator[1]_accumulator[0]_XOR_353_o_xo<0>1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.055ns logic, 0.138ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end (SLICE_X73Y49.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.287ns (0.770 - 0.483)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y51.CQ      Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
    SLICE_X73Y49.D4      net (fanout=12)       0.224   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
    SLICE_X73Y49.CLK     Tah         (-Th)     0.033   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_rstpot
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.067ns logic, 0.224ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4 (SLICE_X57Y84.C4), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (2.212 - 1.936)
  Source Clock:         userclk rising at 0.000ns
  Destination Clock:    userclk2 rising at 0.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.DQ      Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<36>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36
    SLICE_X55Y85.C5      net (fanout=4)        0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<36>
    SLICE_X55Y85.C       Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51
    SLICE_X57Y84.C4      net (fanout=1)        0.227   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5
    SLICE_X57Y84.CLK     Tah         (-Th)     0.046   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT53
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.082ns logic, 0.428ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 2)
  Clock Path Skew:      0.277ns (2.212 - 1.935)
  Source Clock:         userclk rising at 0.000ns
  Destination Clock:    userclk2 rising at 0.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y89.CQ      Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<17>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12
    SLICE_X55Y85.C4      net (fanout=4)        0.288   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<12>
    SLICE_X55Y85.C       Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51
    SLICE_X57Y84.C4      net (fanout=1)        0.227   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5
    SLICE_X57Y84.CLK     Tah         (-Th)     0.046   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT53
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.082ns logic, 0.515ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (2.212 - 1.936)
  Source Clock:         userclk rising at 0.000ns
  Destination Clock:    userclk2 rising at 0.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.DMUX    Tshcko                0.127   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<36>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4
    SLICE_X55Y85.C2      net (fanout=5)        0.337   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<4>
    SLICE_X55Y85.C       Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51
    SLICE_X57Y84.C4      net (fanout=1)        0.227   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5
    SLICE_X57Y84.CLK     Tah         (-Th)     0.046   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT53
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.109ns logic, 0.564ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkout1 = PERIOD TIMEGRP "clkout1" TS_txoutclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X0Y7.CLKARDCLK
  Clock network: userclk2
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y7.CLKBWRCLK
  Clock network: userclk2
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X4Y16.RDCLK
  Clock network: userclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkout0 = PERIOD TIMEGRP "clkout0" TS_txoutclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9557 paths analyzed, 3942 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.226ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11 (SLICE_X55Y120.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.413ns (3.860 - 4.273)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk rising at 16.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y122.BQ     Tcko                  0.278   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11
    SLICE_X55Y120.D4     net (fanout=2)        4.180   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<11>
    SLICE_X55Y120.CLK    Tas                   0.015   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_49_OUT31
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (0.293ns logic, 4.180ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/txdata_int_14 (SLICE_X204Y20.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_wrapper/transceiver_inst/txdata_double_14 (FF)
  Destination:          core_wrapper/transceiver_inst/txdata_int_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.401ns (4.263 - 4.664)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk rising at 16.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: core_wrapper/transceiver_inst/txdata_double_14 to core_wrapper/transceiver_inst/txdata_int_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X188Y25.CMUX   Tshcko                0.341   core_wrapper/transceiver_inst/txdata_double<11>
                                                       core_wrapper/transceiver_inst/txdata_double_14
    SLICE_X204Y20.C4     net (fanout=1)        3.657   core_wrapper/transceiver_inst/txdata_double<14>
    SLICE_X204Y20.CLK    Tas                  -0.030   core_wrapper/transceiver_inst/txdata_int<11>
                                                       core_wrapper/transceiver_inst/txdata_double<14>_rt
                                                       core_wrapper/transceiver_inst/txdata_int_14
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.311ns logic, 3.657ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23 (SLICE_X56Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 1)
  Clock Path Skew:      -0.410ns (3.804 - 4.214)
  Source Clock:         userclk2 rising at 8.000ns
  Destination Clock:    userclk rising at 16.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y121.DMUX   Tshcko                0.346   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<54>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55
    SLICE_X56Y119.D1     net (fanout=2)        3.452   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<55>
    SLICE_X56Y119.CLK    Tas                  -0.020   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<23>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_49_OUT161
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (0.326ns logic, 3.452ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkout0 = PERIOD TIMEGRP "clkout0" TS_txoutclk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point core_wrapper/transceiver_inst/txdata_int_12 (SLICE_X204Y20.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_wrapper/transceiver_inst/txdata_double_12 (FF)
  Destination:          core_wrapper/transceiver_inst/txdata_int_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.356ns (2.416 - 2.060)
  Source Clock:         userclk2 rising at 16.000ns
  Destination Clock:    userclk rising at 16.000ns
  Clock Uncertainty:    0.227ns

  Clock Uncertainty:          0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.201ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: core_wrapper/transceiver_inst/txdata_double_12 to core_wrapper/transceiver_inst/txdata_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X188Y25.AMUX   Tshcko                0.143   core_wrapper/transceiver_inst/txdata_double<11>
                                                       core_wrapper/transceiver_inst/txdata_double_12
    SLICE_X204Y20.A1     net (fanout=1)        0.510   core_wrapper/transceiver_inst/txdata_double<12>
    SLICE_X204Y20.CLK    Tah         (-Th)     0.070   core_wrapper/transceiver_inst/txdata_int<11>
                                                       core_wrapper/transceiver_inst/txdata_double<12>_rt
                                                       core_wrapper/transceiver_inst/txdata_int_12
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.073ns logic, 0.510ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point axi_lite_controller/s_axi_wdata_15 (SLICE_X36Y98.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               axi_lite_controller/axi_wr_data_15 (FF)
  Destination:          axi_lite_controller/s_axi_wdata_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.289ns (0.886 - 0.597)
  Source Clock:         userclk rising at 16.000ns
  Destination Clock:    userclk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: axi_lite_controller/axi_wr_data_15 to axi_lite_controller/s_axi_wdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y106.AQ     Tcko                  0.118   axi_lite_controller/axi_wr_data<17>
                                                       axi_lite_controller/axi_wr_data_15
    SLICE_X36Y98.D6      net (fanout=2)        0.231   axi_lite_controller/axi_wr_data<15>
    SLICE_X36Y98.CLK     Tah         (-Th)     0.059   s_axi_wdata<15>
                                                       axi_lite_controller/Mmux_axi_wr_data[31]_GND_7_o_mux_113_OUT71
                                                       axi_lite_controller/s_axi_wdata_15
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.059ns logic, 0.231ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point axi_lite_controller/s_axi_wdata_7 (SLICE_X35Y99.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               axi_lite_controller/axi_wr_data_7 (FF)
  Destination:          axi_lite_controller/s_axi_wdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.290ns (0.891 - 0.601)
  Source Clock:         userclk rising at 16.000ns
  Destination Clock:    userclk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: axi_lite_controller/axi_wr_data_7 to axi_lite_controller/s_axi_wdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y103.AQ     Tcko                  0.118   axi_lite_controller/axi_wr_data<8>
                                                       axi_lite_controller/axi_wr_data_7
    SLICE_X35Y99.D6      net (fanout=2)        0.208   axi_lite_controller/axi_wr_data<7>
    SLICE_X35Y99.CLK     Tah         (-Th)     0.033   s_axi_wdata<7>
                                                       axi_lite_controller/Mmux_axi_wr_data[31]_GND_7_o_mux_113_OUT301
                                                       axi_lite_controller/s_axi_wdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.085ns logic, 0.208ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkout0 = PERIOD TIMEGRP "clkout0" TS_txoutclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.970ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
  Logical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X1Y1.TXUSRCLK
  Clock network: userclk
--------------------------------------------------------------------------------
Slack: 12.970ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
  Logical resource: core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X1Y1.TXUSRCLK2
  Clock network: userclk
--------------------------------------------------------------------------------
Slack: 14.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte<4>/CLK
  Logical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram_Narrowed/CLK
  Location pin: SLICE_X46Y96.CLK
  Clock network: userclk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_txoutclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_txoutclk                    |     16.000ns|      6.000ns|     13.712ns|            0|            0|            0|        39782|
| TS_clkout1                    |      8.000ns|      6.856ns|          N/A|            0|            0|        30225|            0|
| TS_clkout0                    |     16.000ns|     10.226ns|          N/A|            0|            0|         9557|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in_n       |    2.196|         |         |         |
clk_in_p       |    2.196|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in_n       |    2.196|         |         |         |
clk_in_p       |    2.196|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41545 paths, 0 nets, and 17831 connections

Design statistics:
   Minimum period:  10.226ns{1}   (Maximum frequency:  97.790MHz)
   Maximum path delay from/to any node:   2.514ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 07 05:52:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1247 MB



