module full_adder_ha(
    input a,
    input b,
    input c,
    output s2,
    output c3
    );
    wire w1,w2,w3;
    xor a1(w1,a,b);
    and a2(w2,a,b);
    xor a3(s2,w1,c);
    and a4(w3,w1,c);
    or a5(c3,w3,w2);
endmodule

module full_adder_ha_tb;
reg a,b,c;
wire s2,c3;
full_adder_ha a1(a,b,c,s2,c3);
initial
begin
a=0;b=0;c=0;
#10 a=0;b=0;c=1;
#10 a=0;b=1;c=0;
#10 a=0;b=1;c=1;
#10 a=1;b=0;c=0;
#10 a=1;b=0;c=1;
#10 a=1;b=1;c=0;
#10 a=1;b=1;c=1;
end
endmodule