Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 14:30:43 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.849        0.000                      0                 1553        0.023        0.000                      0                 1553       48.750        0.000                       0                   581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              71.849        0.000                      0                 1549        0.023        0.000                      0                 1549       48.750        0.000                       0                   581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   95.287        0.000                      0                    4        1.179        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       71.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.849ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.811ns  (logic 6.528ns (23.473%)  route 21.283ns (76.527%))
  Logic Levels:           26  (LUT3=1 LUT5=14 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           1.052    28.252    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.354    28.606 r  sm/D_states_q[7]_i_83/O
                         net (fo=1, routed)           0.552    29.159    sm/D_states_q[7]_i_83_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I2_O)        0.326    29.485 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.454    29.939    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.326    30.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.841    31.106    sm/D_states_q[7]_i_39_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.124    31.230 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.811    32.041    sm/D_states_q[1]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124    32.165 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.165    sm/D_states_q[1]_i_2_n_0
    SLICE_X56Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    32.374 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.645    33.019    sm/D_states_d__0[1]
    SLICE_X56Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    sm/clk_IBUF_BUFG
    SLICE_X56Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X56Y58         FDSE (Setup_fdse_C_D)       -0.201   104.868    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.868    
                         arrival time                         -33.019    
  -------------------------------------------------------------------
                         slack                                 71.849    

Slack (MET) :             71.863ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.780ns  (logic 6.528ns (23.499%)  route 21.252ns (76.501%))
  Logic Levels:           26  (LUT3=1 LUT5=14 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           1.052    28.252    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.354    28.606 r  sm/D_states_q[7]_i_83/O
                         net (fo=1, routed)           0.552    29.159    sm/D_states_q[7]_i_83_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I2_O)        0.326    29.485 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.454    29.939    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.326    30.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.841    31.106    sm/D_states_q[7]_i_39_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.124    31.230 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.811    32.041    sm/D_states_q[1]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124    32.165 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.165    sm/D_states_q[1]_i_2_n_0
    SLICE_X56Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    32.374 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.614    32.988    sm/D_states_d__0[1]
    SLICE_X56Y58         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    sm/clk_IBUF_BUFG
    SLICE_X56Y58         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X56Y58         FDSE (Setup_fdse_C_D)       -0.218   104.851    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.851    
                         arrival time                         -32.988    
  -------------------------------------------------------------------
                         slack                                 71.863    

Slack (MET) :             72.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.590ns  (logic 6.528ns (23.660%)  route 21.062ns (76.340%))
  Logic Levels:           26  (LUT3=1 LUT5=14 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           1.052    28.252    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.354    28.606 r  sm/D_states_q[7]_i_83/O
                         net (fo=1, routed)           0.552    29.159    sm/D_states_q[7]_i_83_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I2_O)        0.326    29.485 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.454    29.939    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.326    30.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.841    31.106    sm/D_states_q[7]_i_39_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.124    31.230 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.811    32.041    sm/D_states_q[1]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124    32.165 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.165    sm/D_states_q[1]_i_2_n_0
    SLICE_X56Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    32.374 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.425    32.799    sm/D_states_d__0[1]
    SLICE_X56Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    sm/clk_IBUF_BUFG
    SLICE_X56Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X56Y58         FDSE (Setup_fdse_C_D)       -0.201   104.868    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.868    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 72.069    

Slack (MET) :             72.082ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.539ns  (logic 6.528ns (23.705%)  route 21.011ns (76.295%))
  Logic Levels:           26  (LUT3=1 LUT5=14 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           1.052    28.252    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.354    28.606 r  sm/D_states_q[7]_i_83/O
                         net (fo=1, routed)           0.552    29.159    sm/D_states_q[7]_i_83_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I2_O)        0.326    29.485 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.454    29.939    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.326    30.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.841    31.106    sm/D_states_q[7]_i_39_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.124    31.230 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.811    32.041    sm/D_states_q[1]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124    32.165 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.165    sm/D_states_q[1]_i_2_n_0
    SLICE_X56Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    32.374 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.373    32.747    sm/D_states_d__0[1]
    SLICE_X57Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    sm/clk_IBUF_BUFG
    SLICE_X57Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X57Y58         FDSE (Setup_fdse_C_D)       -0.240   104.829    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.829    
                         arrival time                         -32.747    
  -------------------------------------------------------------------
                         slack                                 72.082    

Slack (MET) :             72.598ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.296ns  (logic 5.887ns (21.567%)  route 21.409ns (78.433%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=12 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           0.696    27.896    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.326    28.222 r  sm/D_states_q[5]_i_15/O
                         net (fo=3, routed)           0.592    28.814    sm/D_states_q[5]_i_15_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    28.938 r  sm/D_states_q[5]_i_10/O
                         net (fo=14, routed)          1.846    30.784    sm/M_alum_out[0]
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    30.908 r  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.264    31.172    sm/D_states_q[2]_i_14_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    31.296 f  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.472    31.768    sm/D_states_q[2]_i_5_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124    31.892 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.612    32.504    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X60Y57         FDSE (Setup_fdse_C_D)       -0.045   105.103    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        105.103    
                         arrival time                         -32.504    
  -------------------------------------------------------------------
                         slack                                 72.598    

Slack (MET) :             72.652ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.227ns  (logic 6.319ns (23.208%)  route 20.908ns (76.792%))
  Logic Levels:           25  (LUT3=1 LUT5=14 LUT6=10)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           1.052    28.252    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.354    28.606 r  sm/D_states_q[7]_i_83/O
                         net (fo=1, routed)           0.552    29.159    sm/D_states_q[7]_i_83_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I2_O)        0.326    29.485 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.454    29.939    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.326    30.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.811    31.075    sm/D_states_q[7]_i_39_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    31.199 f  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           0.611    31.810    sm/D_states_q[7]_i_10_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    31.934 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.502    32.435    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X63Y58         FDRE (Setup_fdre_C_D)       -0.047   105.088    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -32.435    
  -------------------------------------------------------------------
                         slack                                 72.652    

Slack (MET) :             72.657ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.221ns  (logic 6.319ns (23.213%)  route 20.902ns (76.787%))
  Logic Levels:           25  (LUT3=1 LUT5=14 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 r  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 r  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 r  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           1.052    28.252    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.354    28.606 f  sm/D_states_q[7]_i_83/O
                         net (fo=1, routed)           0.552    29.159    sm/D_states_q[7]_i_83_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I2_O)        0.326    29.485 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.454    29.939    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.326    30.265 f  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.811    31.075    sm/D_states_q[7]_i_39_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    31.199 r  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           0.769    31.968    sm/D_states_q[7]_i_10_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.124    32.092 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.338    32.429    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X62Y59         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X62Y59         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X62Y59         FDSE (Setup_fdse_C_D)       -0.047   105.087    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -32.429    
  -------------------------------------------------------------------
                         slack                                 72.657    

Slack (MET) :             72.694ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.215ns  (logic 5.887ns (21.632%)  route 21.328ns (78.368%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=12 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           0.696    27.896    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.326    28.222 r  sm/D_states_q[5]_i_15/O
                         net (fo=3, routed)           0.592    28.814    sm/D_states_q[5]_i_15_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    28.938 r  sm/D_states_q[5]_i_10/O
                         net (fo=14, routed)          1.846    30.784    sm/M_alum_out[0]
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    30.908 r  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.264    31.172    sm/D_states_q[2]_i_14_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    31.296 f  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.482    31.778    sm/D_states_q[2]_i_5_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124    31.902 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.520    32.423    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X60Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X60Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X60Y58         FDSE (Setup_fdse_C_D)       -0.031   105.117    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.117    
                         arrival time                         -32.423    
  -------------------------------------------------------------------
                         slack                                 72.694    

Slack (MET) :             72.744ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.102ns  (logic 6.319ns (23.316%)  route 20.783ns (76.684%))
  Logic Levels:           25  (LUT3=1 LUT5=14 LUT6=10)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           1.052    28.252    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.354    28.606 r  sm/D_states_q[7]_i_83/O
                         net (fo=1, routed)           0.552    29.159    sm/D_states_q[7]_i_83_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I2_O)        0.326    29.485 r  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.454    29.939    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.326    30.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.811    31.075    sm/D_states_q[7]_i_39_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124    31.199 f  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           0.608    31.807    sm/D_states_q[7]_i_10_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    32.310    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X63Y58         FDRE (Setup_fdre_C_D)       -0.081   105.054    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                 72.744    

Slack (MET) :             72.813ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.931ns  (logic 5.763ns (21.399%)  route 21.168ns (78.601%))
  Logic Levels:           24  (LUT3=1 LUT5=12 LUT6=11)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.961    10.625    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.150    10.775 r  sm/ram_reg_i_162/O
                         net (fo=1, routed)           0.433    11.209    sm/ram_reg_i_162_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.326    11.535 f  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.485    12.019    sm/ram_reg_i_129_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  sm/ram_reg_i_94/O
                         net (fo=33, routed)          2.110    14.254    L_reg/M_sm_ra2[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.378 r  L_reg/ram_reg_i_47/O
                         net (fo=7, routed)           0.960    15.337    sm/M_sm_rd2[1]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    15.461 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=6, routed)           0.590    16.051    sm/D_registers_q_reg[5][29][1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.117    16.168 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.437    16.604    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.340    16.944 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.427    17.371    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.323    17.694 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.801    18.495    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.332    18.827 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.441    19.268    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.392 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.605    19.997    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.150    20.147 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.338    20.485    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.328    20.813 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.337    21.151    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.275 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.482    21.756    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.880 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.414    22.294    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.118    22.412 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    22.898    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.321    23.219 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.500    23.719    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.324    24.043 f  sm/D_registers_q[7][25]_i_3/O
                         net (fo=4, routed)           0.885    24.927    sm/D_registers_q[7][25]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.356    25.283 f  sm/D_registers_q[7][27]_i_3/O
                         net (fo=3, routed)           0.666    25.950    sm/D_registers_q[7][27]_i_3_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.354    26.304 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=3, routed)           0.571    26.874    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.326    27.200 f  sm/D_registers_q[7][31]_i_21/O
                         net (fo=4, routed)           0.696    27.896    sm/D_registers_q[7][31]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I2_O)        0.326    28.222 r  sm/D_states_q[5]_i_15/O
                         net (fo=3, routed)           0.592    28.814    sm/D_states_q[5]_i_15_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    28.938 r  sm/D_states_q[5]_i_10/O
                         net (fo=14, routed)          0.627    29.565    sm/M_alum_out[0]
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    29.689 f  sm/D_registers_q[7][0]_i_2/O
                         net (fo=1, routed)           0.452    30.141    sm/D_registers_q[7][0]_i_2_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    30.265 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.874    32.139    L_reg/D[0]
    SLICE_X45Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.430   104.834    L_reg/clk_IBUF_BUFG
    SLICE_X45Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)       -0.105   104.952    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        104.952    
                         arrival time                         -32.139    
  -------------------------------------------------------------------
                         slack                                 72.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.158%)  route 0.284ns (66.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.158%)  route 0.284ns (66.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.158%)  route 0.284ns (66.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.158%)  route 0.284ns (66.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y67   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y64   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y65   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y58   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.287ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.178%)  route 3.448ns (81.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          2.109     7.834    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.958 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.646     8.604    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.728 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.693     9.421    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X54Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.708    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 95.287    

Slack (MET) :             95.287ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.178%)  route 3.448ns (81.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          2.109     7.834    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.958 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.646     8.604    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.728 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.693     9.421    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X54Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.708    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 95.287    

Slack (MET) :             95.287ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.178%)  route 3.448ns (81.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          2.109     7.834    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.958 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.646     8.604    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.728 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.693     9.421    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X54Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.708    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 95.287    

Slack (MET) :             95.287ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.178%)  route 3.448ns (81.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          2.109     7.834    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.958 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.646     8.604    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.728 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.693     9.421    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   104.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X54Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.708    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 95.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.638%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=99, routed)          0.671     2.347    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.392 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.653    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X54Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.638%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=99, routed)          0.671     2.347    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.392 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.653    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X54Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.638%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=99, routed)          0.671     2.347    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.392 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.653    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X54Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.638%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=99, routed)          0.671     2.347    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.392 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.261     2.653    fifo_reset_cond/AS[0]
    SLICE_X54Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X54Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.179    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.656ns  (logic 11.584ns (31.603%)  route 25.072ns (68.397%))
  Logic Levels:           35  (CARRY4=9 LUT2=7 LUT3=2 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.332     6.884    L_reg/M_sm_timer[8]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.327     7.211 r  L_reg/L_5a0925ff_remainder0_carry_i_26__1/O
                         net (fo=4, routed)           1.031     8.243    L_reg/L_5a0925ff_remainder0_carry_i_26__1_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.569 r  L_reg/L_5a0925ff_remainder0_carry__0_i_9__0/O
                         net (fo=14, routed)          1.248     9.817    L_reg/L_5a0925ff_remainder0_carry__0_i_9__0_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.941 f  L_reg/L_5a0925ff_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.799    10.739    L_reg/L_5a0925ff_remainder0_carry_i_15__1_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.863 r  L_reg/L_5a0925ff_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.496    11.359    L_reg/L_5a0925ff_remainder0_carry_i_8__1_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    11.483 r  L_reg/L_5a0925ff_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.571    12.054    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X36Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.439 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.792 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.997    13.789    L_reg/L_5a0925ff_remainder0_3[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.091 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.845    14.937    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=3, routed)           0.683    15.744    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    16.861    L_reg/i__carry_i_16__4_n_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.152    17.013 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.670    17.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.326    18.008 f  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.806    18.815    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.675    19.613    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.124    19.737 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    19.737    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.135 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.135    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.448 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.945    21.393    L_reg/i__carry__0_i_14__3[3]
    SLICE_X31Y73         LUT5 (Prop_lut5_I0_O)        0.306    21.699 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.845    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__2_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.124    22.669 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=6, routed)           0.446    23.114    L_reg/i__carry_i_17__3_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.124    23.238 f  L_reg/i__carry_i_25__2/O
                         net (fo=8, routed)           0.758    23.997    L_reg/i__carry_i_25__2_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.150    24.147 f  L_reg/i__carry_i_23__3/O
                         net (fo=2, routed)           0.837    24.984    L_reg/i__carry_i_23__3_n_0
    SLICE_X28Y71         LUT2 (Prop_lut2_I0_O)        0.326    25.310 f  L_reg/i__carry_i_26__1/O
                         net (fo=2, routed)           0.648    25.958    L_reg/i__carry_i_26__1_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.082 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.171    27.253    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.150    27.403 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.856    28.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.981 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.981    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.098 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.098    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.215 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.215    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.434 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.433    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.295    30.728 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.593    31.321    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.445 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.655    32.100    L_reg/timerseg_OBUF[10]_inst_i_13_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.149    32.249 f  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.484    32.733    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.332    33.065 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.652    33.717    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.841 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.831    34.672    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y70         LUT4 (Prop_lut4_I2_O)        0.154    34.826 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.205    38.031    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.758    41.789 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.789    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.194ns  (logic 11.345ns (31.344%)  route 24.850ns (68.656%))
  Logic Levels:           35  (CARRY4=9 LUT2=7 LUT3=2 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.332     6.884    L_reg/M_sm_timer[8]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.327     7.211 r  L_reg/L_5a0925ff_remainder0_carry_i_26__1/O
                         net (fo=4, routed)           1.031     8.243    L_reg/L_5a0925ff_remainder0_carry_i_26__1_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.569 r  L_reg/L_5a0925ff_remainder0_carry__0_i_9__0/O
                         net (fo=14, routed)          1.248     9.817    L_reg/L_5a0925ff_remainder0_carry__0_i_9__0_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.941 f  L_reg/L_5a0925ff_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.799    10.739    L_reg/L_5a0925ff_remainder0_carry_i_15__1_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.863 r  L_reg/L_5a0925ff_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.496    11.359    L_reg/L_5a0925ff_remainder0_carry_i_8__1_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    11.483 r  L_reg/L_5a0925ff_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.571    12.054    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X36Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.439 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.792 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.997    13.789    L_reg/L_5a0925ff_remainder0_3[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.091 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.845    14.937    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=3, routed)           0.683    15.744    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    16.861    L_reg/i__carry_i_16__4_n_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.152    17.013 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.670    17.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.326    18.008 f  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.806    18.815    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.675    19.613    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.124    19.737 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    19.737    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.135 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.135    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.448 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.945    21.393    L_reg/i__carry__0_i_14__3[3]
    SLICE_X31Y73         LUT5 (Prop_lut5_I0_O)        0.306    21.699 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.845    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__2_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.124    22.669 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=6, routed)           0.446    23.114    L_reg/i__carry_i_17__3_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.124    23.238 f  L_reg/i__carry_i_25__2/O
                         net (fo=8, routed)           0.758    23.997    L_reg/i__carry_i_25__2_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.150    24.147 f  L_reg/i__carry_i_23__3/O
                         net (fo=2, routed)           0.837    24.984    L_reg/i__carry_i_23__3_n_0
    SLICE_X28Y71         LUT2 (Prop_lut2_I0_O)        0.326    25.310 f  L_reg/i__carry_i_26__1/O
                         net (fo=2, routed)           0.648    25.958    L_reg/i__carry_i_26__1_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.082 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.171    27.253    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.150    27.403 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.856    28.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.981 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.981    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.098 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.098    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.215 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.215    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.434 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.433    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.295    30.728 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.593    31.321    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.445 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.655    32.100    L_reg/timerseg_OBUF[10]_inst_i_13_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.149    32.249 f  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.484    32.733    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.332    33.065 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.652    33.717    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.841 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.831    34.672    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.796 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.982    37.779    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.549    41.327 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.327    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.997ns  (logic 11.690ns (32.475%)  route 24.307ns (67.525%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.603     7.191    L_reg/M_sm_pbc[10]
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.315 f  L_reg/L_5a0925ff_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.263     8.578    L_reg/L_5a0925ff_remainder0_carry_i_21__0_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.702 r  L_reg/L_5a0925ff_remainder0_carry_i_11__0/O
                         net (fo=9, routed)           1.493    10.195    L_reg/L_5a0925ff_remainder0_carry_i_11__0_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.319 r  L_reg/L_5a0925ff_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.954    11.273    L_reg/L_5a0925ff_remainder0_carry_i_8__0_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.153    11.426 r  L_reg/L_5a0925ff_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.630    12.056    bseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X33Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.644 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.644    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.758 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.758    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.997 f  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.832    13.829    L_reg/L_5a0925ff_remainder0_1[10]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.302    14.131 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=5, routed)           0.698    14.829    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I0_O)        0.152    14.981 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.986    15.967    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I0_O)        0.326    16.293 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           0.972    17.265    L_reg/i__carry_i_22__1_n_0
    SLICE_X32Y63         LUT5 (Prop_lut5_I3_O)        0.152    17.417 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.971    18.388    L_reg/i__carry_i_19__1_n_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.356    18.744 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.983    19.727    L_reg/i__carry_i_11__1_n_0
    SLICE_X30Y61         LUT2 (Prop_lut2_I1_O)        0.328    20.055 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.387    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.894 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.894    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.008    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.230 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.186    22.416    L_reg/i__carry__0_i_14__2[0]
    SLICE_X28Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.715 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.158    22.873    bseg_driver/decimal_renderer/i__carry_i_28_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.997 f  bseg_driver/decimal_renderer/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.148    24.145    L_reg/i__carry_i_26__0_1
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.150    24.295 r  L_reg/i__carry_i_28/O
                         net (fo=8, routed)           0.919    25.214    L_reg/i__carry_i_28_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I0_O)        0.356    25.570 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.409    25.978    L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.326    26.304 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.756    27.061    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.153    27.214 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.021    28.234    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.331    28.565 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.565    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_20_0[1]
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.115 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.115    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.229 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.229    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.343 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.343    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.565 f  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.393    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.299    30.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.303    30.995    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.119 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.454    31.574    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.698 r  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.801    32.498    L_reg/bseg_OBUF[10]_inst_i_16_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.622 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.245    33.868    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150    34.018 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.362    37.380    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.749    41.129 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.129    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.985ns  (logic 11.347ns (31.532%)  route 24.638ns (68.468%))
  Logic Levels:           35  (CARRY4=9 LUT2=7 LUT3=2 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.332     6.884    L_reg/M_sm_timer[8]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.327     7.211 r  L_reg/L_5a0925ff_remainder0_carry_i_26__1/O
                         net (fo=4, routed)           1.031     8.243    L_reg/L_5a0925ff_remainder0_carry_i_26__1_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.569 r  L_reg/L_5a0925ff_remainder0_carry__0_i_9__0/O
                         net (fo=14, routed)          1.248     9.817    L_reg/L_5a0925ff_remainder0_carry__0_i_9__0_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.941 f  L_reg/L_5a0925ff_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.799    10.739    L_reg/L_5a0925ff_remainder0_carry_i_15__1_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.863 r  L_reg/L_5a0925ff_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.496    11.359    L_reg/L_5a0925ff_remainder0_carry_i_8__1_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    11.483 r  L_reg/L_5a0925ff_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.571    12.054    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X36Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.439 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.792 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.997    13.789    L_reg/L_5a0925ff_remainder0_3[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.091 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.845    14.937    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=3, routed)           0.683    15.744    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    16.861    L_reg/i__carry_i_16__4_n_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.152    17.013 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.670    17.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.326    18.008 f  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.806    18.815    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.675    19.613    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.124    19.737 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    19.737    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.135 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.135    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.448 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.945    21.393    L_reg/i__carry__0_i_14__3[3]
    SLICE_X31Y73         LUT5 (Prop_lut5_I0_O)        0.306    21.699 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.845    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__2_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.124    22.669 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=6, routed)           0.446    23.114    L_reg/i__carry_i_17__3_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.124    23.238 f  L_reg/i__carry_i_25__2/O
                         net (fo=8, routed)           0.758    23.997    L_reg/i__carry_i_25__2_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.150    24.147 f  L_reg/i__carry_i_23__3/O
                         net (fo=2, routed)           0.837    24.984    L_reg/i__carry_i_23__3_n_0
    SLICE_X28Y71         LUT2 (Prop_lut2_I0_O)        0.326    25.310 f  L_reg/i__carry_i_26__1/O
                         net (fo=2, routed)           0.648    25.958    L_reg/i__carry_i_26__1_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.082 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.171    27.253    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.150    27.403 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.856    28.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.981 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.981    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.098 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.098    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.215 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.215    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.434 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.433    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.295    30.728 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.593    31.321    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.445 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.655    32.100    L_reg/timerseg_OBUF[10]_inst_i_13_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.149    32.249 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.484    32.733    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.332    33.065 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.425    33.490    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.614 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.858    34.472    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.596 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.971    37.567    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.118 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.118    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.974ns  (logic 11.589ns (32.214%)  route 24.385ns (67.786%))
  Logic Levels:           35  (CARRY4=9 LUT2=7 LUT3=2 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.332     6.884    L_reg/M_sm_timer[8]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.327     7.211 r  L_reg/L_5a0925ff_remainder0_carry_i_26__1/O
                         net (fo=4, routed)           1.031     8.243    L_reg/L_5a0925ff_remainder0_carry_i_26__1_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.569 r  L_reg/L_5a0925ff_remainder0_carry__0_i_9__0/O
                         net (fo=14, routed)          1.248     9.817    L_reg/L_5a0925ff_remainder0_carry__0_i_9__0_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.941 f  L_reg/L_5a0925ff_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.799    10.739    L_reg/L_5a0925ff_remainder0_carry_i_15__1_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.863 r  L_reg/L_5a0925ff_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.496    11.359    L_reg/L_5a0925ff_remainder0_carry_i_8__1_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    11.483 r  L_reg/L_5a0925ff_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.571    12.054    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X36Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.439 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.792 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.997    13.789    L_reg/L_5a0925ff_remainder0_3[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.091 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.845    14.937    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=3, routed)           0.683    15.744    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    16.861    L_reg/i__carry_i_16__4_n_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.152    17.013 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.670    17.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.326    18.008 f  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.806    18.815    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.675    19.613    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.124    19.737 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    19.737    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.135 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.135    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.448 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.945    21.393    L_reg/i__carry__0_i_14__3[3]
    SLICE_X31Y73         LUT5 (Prop_lut5_I0_O)        0.306    21.699 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.845    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__2_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.124    22.669 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=6, routed)           0.446    23.114    L_reg/i__carry_i_17__3_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.124    23.238 f  L_reg/i__carry_i_25__2/O
                         net (fo=8, routed)           0.758    23.997    L_reg/i__carry_i_25__2_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.150    24.147 f  L_reg/i__carry_i_23__3/O
                         net (fo=2, routed)           0.837    24.984    L_reg/i__carry_i_23__3_n_0
    SLICE_X28Y71         LUT2 (Prop_lut2_I0_O)        0.326    25.310 f  L_reg/i__carry_i_26__1/O
                         net (fo=2, routed)           0.648    25.958    L_reg/i__carry_i_26__1_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.082 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.171    27.253    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.150    27.403 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.856    28.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.981 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.981    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.098 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.098    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.215 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.215    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.434 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.433    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.295    30.728 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.593    31.321    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.445 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.655    32.100    L_reg/timerseg_OBUF[10]_inst_i_13_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.149    32.249 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.484    32.733    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.332    33.065 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.425    33.490    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.614 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.796    34.410    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.150    34.560 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.780    37.340    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.767    41.107 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.107    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.949ns  (logic 11.658ns (32.428%)  route 24.292ns (67.572%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.603     7.191    L_reg/M_sm_pbc[10]
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.315 f  L_reg/L_5a0925ff_remainder0_carry_i_21__0/O
                         net (fo=3, routed)           1.263     8.578    L_reg/L_5a0925ff_remainder0_carry_i_21__0_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.702 r  L_reg/L_5a0925ff_remainder0_carry_i_11__0/O
                         net (fo=9, routed)           1.493    10.195    L_reg/L_5a0925ff_remainder0_carry_i_11__0_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.319 r  L_reg/L_5a0925ff_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.954    11.273    L_reg/L_5a0925ff_remainder0_carry_i_8__0_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.153    11.426 r  L_reg/L_5a0925ff_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.630    12.056    bseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X33Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.644 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.644    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.758 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.758    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.997 f  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.832    13.829    L_reg/L_5a0925ff_remainder0_1[10]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.302    14.131 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=5, routed)           0.698    14.829    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I0_O)        0.152    14.981 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.986    15.967    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I0_O)        0.326    16.293 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           0.972    17.265    L_reg/i__carry_i_22__1_n_0
    SLICE_X32Y63         LUT5 (Prop_lut5_I3_O)        0.152    17.417 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.971    18.388    L_reg/i__carry_i_19__1_n_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.356    18.744 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.983    19.727    L_reg/i__carry_i_11__1_n_0
    SLICE_X30Y61         LUT2 (Prop_lut2_I1_O)        0.328    20.055 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.387    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.894 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.894    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.008    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.230 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.186    22.416    L_reg/i__carry__0_i_14__2[0]
    SLICE_X28Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.715 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.158    22.873    bseg_driver/decimal_renderer/i__carry_i_28_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.997 f  bseg_driver/decimal_renderer/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.148    24.145    L_reg/i__carry_i_26__0_1
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.150    24.295 r  L_reg/i__carry_i_28/O
                         net (fo=8, routed)           0.919    25.214    L_reg/i__carry_i_28_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I0_O)        0.356    25.570 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.409    25.978    L_reg/i__carry_i_25__0_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.326    26.304 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.756    27.061    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y60         LUT3 (Prop_lut3_I1_O)        0.153    27.214 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.021    28.234    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.331    28.565 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.565    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_20_0[1]
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.115 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.115    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.229 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.229    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.343 r  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.343    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.565 f  bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.393    bseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.299    30.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.303    30.995    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    31.119 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.869    31.988    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.124    32.112 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.678    32.790    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I3_O)        0.124    32.914 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.135    34.050    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I2_O)        0.153    34.203 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.165    37.368    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.714    41.081 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.081    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.930ns  (logic 11.340ns (31.562%)  route 24.590ns (68.438%))
  Logic Levels:           35  (CARRY4=9 LUT2=7 LUT3=2 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.332     6.884    L_reg/M_sm_timer[8]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.327     7.211 r  L_reg/L_5a0925ff_remainder0_carry_i_26__1/O
                         net (fo=4, routed)           1.031     8.243    L_reg/L_5a0925ff_remainder0_carry_i_26__1_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.569 r  L_reg/L_5a0925ff_remainder0_carry__0_i_9__0/O
                         net (fo=14, routed)          1.248     9.817    L_reg/L_5a0925ff_remainder0_carry__0_i_9__0_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.941 f  L_reg/L_5a0925ff_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.799    10.739    L_reg/L_5a0925ff_remainder0_carry_i_15__1_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.863 r  L_reg/L_5a0925ff_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.496    11.359    L_reg/L_5a0925ff_remainder0_carry_i_8__1_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    11.483 r  L_reg/L_5a0925ff_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.571    12.054    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X36Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.439 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.792 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.997    13.789    L_reg/L_5a0925ff_remainder0_3[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.091 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.845    14.937    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=3, routed)           0.683    15.744    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    16.861    L_reg/i__carry_i_16__4_n_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.152    17.013 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.670    17.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.326    18.008 f  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.806    18.815    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.675    19.613    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.124    19.737 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    19.737    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.135 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.135    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.448 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.945    21.393    L_reg/i__carry__0_i_14__3[3]
    SLICE_X31Y73         LUT5 (Prop_lut5_I0_O)        0.306    21.699 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.845    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__2_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.124    22.669 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=6, routed)           0.446    23.114    L_reg/i__carry_i_17__3_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.124    23.238 f  L_reg/i__carry_i_25__2/O
                         net (fo=8, routed)           0.758    23.997    L_reg/i__carry_i_25__2_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.150    24.147 f  L_reg/i__carry_i_23__3/O
                         net (fo=2, routed)           0.837    24.984    L_reg/i__carry_i_23__3_n_0
    SLICE_X28Y71         LUT2 (Prop_lut2_I0_O)        0.326    25.310 f  L_reg/i__carry_i_26__1/O
                         net (fo=2, routed)           0.648    25.958    L_reg/i__carry_i_26__1_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.082 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.171    27.253    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.150    27.403 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.856    28.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.981 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.981    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.098 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.098    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.215 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.215    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.434 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.433    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.295    30.728 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.593    31.321    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.445 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.655    32.100    L_reg/timerseg_OBUF[10]_inst_i_13_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.149    32.249 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.484    32.733    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.332    33.065 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.425    33.490    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.614 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.796    34.410    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y70         LUT4 (Prop_lut4_I2_O)        0.124    34.534 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.985    37.519    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.063 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.063    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.857ns  (logic 11.258ns (31.397%)  route 24.599ns (68.603%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.833     7.422    L_reg/M_sm_pac[5]
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.124     7.546 f  L_reg/L_5a0925ff_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.732     8.278    L_reg/L_5a0925ff_remainder0_carry_i_27_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.402 f  L_reg/L_5a0925ff_remainder0_carry_i_14__0/O
                         net (fo=8, routed)           1.141     9.542    L_reg/L_5a0925ff_remainder0_carry_i_14__0_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I2_O)        0.150     9.692 r  L_reg/L_5a0925ff_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.469    10.162    L_reg/L_5a0925ff_remainder0_carry_i_21_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I4_O)        0.328    10.490 r  L_reg/L_5a0925ff_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.694    11.184    L_reg/L_5a0925ff_remainder0_carry_i_11_n_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.336 r  L_reg/L_5a0925ff_remainder0_carry_i_3__1/O
                         net (fo=1, routed)           0.659    11.995    aseg_driver/decimal_renderer/i__carry_i_6__1[0]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    12.726 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.726    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.840    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.079 f  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.361    14.440    L_reg/L_5a0925ff_remainder0[10]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.302    14.742 f  L_reg/i__carry__1_i_10/O
                         net (fo=5, routed)           0.839    15.581    L_reg/i__carry__1_i_10_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.705 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.664    16.369    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.493 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.940    17.433    L_reg/i__carry__0_i_19_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.152    17.585 f  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           0.684    18.269    L_reg/i__carry_i_19__0_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.360    18.629 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.112    19.741    L_reg/i__carry_i_11_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.326    20.067 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    20.541    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.061 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.061    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.178 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.187    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.406 f  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.187    22.594    L_reg/i__carry__0_i_14[0]
    SLICE_X43Y71         LUT5 (Prop_lut5_I2_O)        0.295    22.889 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.322    aseg_driver/decimal_renderer/i__carry_i_26
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.446 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.019    24.465    L_reg/i__carry_i_14_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.152    24.617 f  L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.455    25.072    L_reg/i__carry_i_26_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.398 f  L_reg/i__carry_i_20__0/O
                         net (fo=2, routed)           0.840    26.238    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    26.362 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    27.170    L_reg/i__carry_i_13_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.152    27.322 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.714    28.036    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    28.764 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.764    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.881 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.881    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.100 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.960    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.295    30.255 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.413    30.668    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.792 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.464    31.255    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    31.379 f  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.649    32.028    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    32.152 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.187    33.339    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    33.463 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.959    37.422    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.990 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.990    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.817ns  (logic 11.571ns (32.307%)  route 24.246ns (67.693%))
  Logic Levels:           35  (CARRY4=9 LUT2=7 LUT3=2 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     5.552 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.332     6.884    L_reg/M_sm_timer[8]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.327     7.211 r  L_reg/L_5a0925ff_remainder0_carry_i_26__1/O
                         net (fo=4, routed)           1.031     8.243    L_reg/L_5a0925ff_remainder0_carry_i_26__1_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.569 r  L_reg/L_5a0925ff_remainder0_carry__0_i_9__0/O
                         net (fo=14, routed)          1.248     9.817    L_reg/L_5a0925ff_remainder0_carry__0_i_9__0_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.941 f  L_reg/L_5a0925ff_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.799    10.739    L_reg/L_5a0925ff_remainder0_carry_i_15__1_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.863 r  L_reg/L_5a0925ff_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.496    11.359    L_reg/L_5a0925ff_remainder0_carry_i_8__1_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.124    11.483 r  L_reg/L_5a0925ff_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.571    12.054    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X36Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.439 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.792 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.997    13.789    L_reg/L_5a0925ff_remainder0_3[10]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.302    14.091 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.845    14.937    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.061 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=3, routed)           0.683    15.744    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    15.868 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    16.861    L_reg/i__carry_i_16__4_n_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.152    17.013 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.670    17.682    L_reg/i__carry_i_20__4_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.326    18.008 f  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.806    18.815    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.675    19.613    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.124    19.737 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    19.737    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.135 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.135    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.448 f  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.945    21.393    L_reg/i__carry__0_i_14__3[3]
    SLICE_X31Y73         LUT5 (Prop_lut5_I0_O)        0.306    21.699 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.845    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__2_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.124    22.669 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=6, routed)           0.446    23.114    L_reg/i__carry_i_17__3_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.124    23.238 f  L_reg/i__carry_i_25__2/O
                         net (fo=8, routed)           0.758    23.997    L_reg/i__carry_i_25__2_n_0
    SLICE_X29Y72         LUT5 (Prop_lut5_I4_O)        0.150    24.147 f  L_reg/i__carry_i_23__3/O
                         net (fo=2, routed)           0.837    24.984    L_reg/i__carry_i_23__3_n_0
    SLICE_X28Y71         LUT2 (Prop_lut2_I0_O)        0.326    25.310 f  L_reg/i__carry_i_26__1/O
                         net (fo=2, routed)           0.648    25.958    L_reg/i__carry_i_26__1_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.082 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.171    27.253    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.150    27.403 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.856    28.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.981 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.981    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.098 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.098    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.215 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.215    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.434 r  timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.433    timerseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.295    30.728 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.593    31.321    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.445 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.655    32.100    L_reg/timerseg_OBUF[10]_inst_i_13_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.149    32.249 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.484    32.733    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.332    33.065 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.425    33.490    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.614 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.858    34.472    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y70         LUT4 (Prop_lut4_I3_O)        0.150    34.622 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.579    37.201    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.749    40.950 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.950    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.790ns  (logic 11.266ns (31.477%)  route 24.524ns (68.523%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.833     7.422    L_reg/M_sm_pac[5]
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.124     7.546 f  L_reg/L_5a0925ff_remainder0_carry_i_27/O
                         net (fo=3, routed)           0.732     8.278    L_reg/L_5a0925ff_remainder0_carry_i_27_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.402 f  L_reg/L_5a0925ff_remainder0_carry_i_14__0/O
                         net (fo=8, routed)           1.141     9.542    L_reg/L_5a0925ff_remainder0_carry_i_14__0_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I2_O)        0.150     9.692 r  L_reg/L_5a0925ff_remainder0_carry_i_21/O
                         net (fo=1, routed)           0.469    10.162    L_reg/L_5a0925ff_remainder0_carry_i_21_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I4_O)        0.328    10.490 r  L_reg/L_5a0925ff_remainder0_carry_i_11/O
                         net (fo=4, routed)           0.694    11.184    L_reg/L_5a0925ff_remainder0_carry_i_11_n_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.336 r  L_reg/L_5a0925ff_remainder0_carry_i_3__1/O
                         net (fo=1, routed)           0.659    11.995    aseg_driver/decimal_renderer/i__carry_i_6__1[0]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    12.726 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.726    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.840    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.079 f  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.361    14.440    L_reg/L_5a0925ff_remainder0[10]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.302    14.742 f  L_reg/i__carry__1_i_10/O
                         net (fo=5, routed)           0.839    15.581    L_reg/i__carry__1_i_10_n_0
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.705 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.664    16.369    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.493 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.940    17.433    L_reg/i__carry__0_i_19_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.152    17.585 f  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           0.684    18.269    L_reg/i__carry_i_19__0_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.360    18.629 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.112    19.741    L_reg/i__carry_i_11_n_0
    SLICE_X43Y69         LUT2 (Prop_lut2_I1_O)        0.326    20.067 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    20.541    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.061 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.061    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.178 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.187    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.406 f  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.187    22.594    L_reg/i__carry__0_i_14[0]
    SLICE_X43Y71         LUT5 (Prop_lut5_I2_O)        0.295    22.889 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.322    aseg_driver/decimal_renderer/i__carry_i_26
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.446 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.019    24.465    L_reg/i__carry_i_14_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.152    24.617 f  L_reg/i__carry_i_26/O
                         net (fo=2, routed)           0.455    25.072    L_reg/i__carry_i_26_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    25.398 f  L_reg/i__carry_i_20__0/O
                         net (fo=2, routed)           0.840    26.238    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    26.362 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    27.170    L_reg/i__carry_i_13_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.152    27.322 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.714    28.036    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[0]
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    28.764 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.764    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.881 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.881    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.100 r  aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.960    aseg_driver/decimal_renderer/L_5a0925ff_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.295    30.255 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.413    30.668    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.792 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.467    31.258    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.124    31.382 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.820    32.202    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.124    32.326 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.226    33.552    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I1_O)        0.124    33.676 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.671    37.347    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.576    40.923 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.923    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.386ns (80.033%)  route 0.346ns (19.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.045    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.267 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.267    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.428ns (79.248%)  route 0.374ns (20.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.374     2.057    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.336 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.336    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.390ns (76.466%)  route 0.428ns (23.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.428     2.126    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.352 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.352    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.425ns (77.461%)  route 0.415ns (22.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.415     2.097    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.416ns (73.593%)  route 0.508ns (26.407%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[8]/Q
                         net (fo=5, routed)           0.163     1.841    cond_butt_next_play/D_ctr_q_reg[8]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.345     2.231    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.461 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.461    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.414ns (72.882%)  route 0.526ns (27.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.587     1.531    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDPE (Prop_fdpe_C_Q)         0.128     1.659 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.526     2.185    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.471 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.471    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_213914513[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.415ns (72.083%)  route 0.548ns (27.917%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    forLoop_idx_0_213914513[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_213914513[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_213914513[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.824    forLoop_idx_0_213914513[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  forLoop_idx_0_213914513[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.402     2.271    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.500 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.500    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.373ns (67.801%)  route 0.652ns (32.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.652     2.324    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.532 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.532    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.406ns (68.663%)  route 0.642ns (31.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.642     2.313    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.555 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.555    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.496ns (67.472%)  route 0.721ns (32.528%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.164     1.813    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.048     1.861 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.418    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.307     3.724 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.724    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1064617782[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 1.500ns (25.185%)  route 4.456ns (74.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           4.456     5.955    forLoop_idx_0_1064617782[1].cond_butt_dirs/sync/D[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_1064617782[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.492     4.896    forLoop_idx_0_1064617782[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_1064617782[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1064617782[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.490ns (27.011%)  route 4.025ns (72.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           4.025     5.515    forLoop_idx_0_1064617782[2].cond_butt_dirs/sync/D[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_1064617782[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.492     4.896    forLoop_idx_0_1064617782[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_1064617782[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.453ns  (logic 1.502ns (27.550%)  route 3.951ns (72.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.951     5.453    forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y73         FDRE                                         r  forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.493     4.897    forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.488ns (30.966%)  route 3.316ns (69.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.316     4.804    forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y52         FDRE                                         r  forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.509     4.913    forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.493ns (43.310%)  route 1.955ns (56.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.955     3.448    cond_butt_next_play/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.496ns (44.152%)  route 1.892ns (55.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.892     3.387    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.496ns (44.152%)  route 1.892ns (55.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.892     3.387    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.496ns (44.152%)  route 1.892ns (55.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.892     3.387    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.496ns (44.152%)  route 1.892ns (55.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.892     3.387    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.496ns (44.152%)  route 1.892ns (55.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.892     3.387    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_213914513[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.236ns (36.720%)  route 0.407ns (63.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.407     0.643    forLoop_idx_0_213914513[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_213914513[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.852     2.042    forLoop_idx_0_213914513[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_213914513[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_213914513[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.230ns (33.858%)  route 0.449ns (66.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.449     0.679    forLoop_idx_0_213914513[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_213914513[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.862     2.052    forLoop_idx_0_213914513[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_213914513[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.263ns (25.656%)  route 0.763ns (74.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.763     1.026    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.263ns (25.656%)  route 0.763ns (74.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.763     1.026    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.263ns (25.656%)  route 0.763ns (74.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.763     1.026    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.263ns (25.656%)  route 0.763ns (74.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.763     1.026    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.263ns (25.656%)  route 0.763ns (74.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.763     1.026    reset_cond/AS[0]
    SLICE_X63Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.261ns (24.291%)  route 0.814ns (75.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.814     1.075    cond_butt_next_play/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.255ns (14.000%)  route 1.568ns (86.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.568     1.823    forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y52         FDRE                                         r  forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.863     2.052    forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  forLoop_idx_0_1064617782[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.089ns  (logic 0.270ns (12.922%)  route 1.819ns (87.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.819     2.089    forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y73         FDRE                                         r  forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.846     2.036    forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  forLoop_idx_0_1064617782[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





