INFO:sim:172 - Generating IP...
Resolving generics for 'W_RAM'...
Applying external generics to 'W_RAM'...
Delivering associated files for 'W_RAM'...
Delivering EJava files for 'W_RAM'...
Generating implementation netlist for 'W_RAM'...
INFO:sim - Pre-processing HDL files for 'W_RAM'...
Running synthesis for 'W_RAM'
Running ngcbuild...
Writing VEO instantiation template for 'W_RAM'...
Writing Verilog behavioral simulation model for 'W_RAM'...
WARNING:sim - Overwriting existing file
   C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM
   /doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'W_RAM'...
Generating metadata file...
Generating ISE project file for 'W_RAM'...
Generating ISE project...
XCO file found: W_RAM.xco
XMDF file found: W_RAM_xmdf.tcl
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM.as
y -view all -origin_type imported
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM.ng
c -view all -origin_type created
Checking file
"C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM.n
gc" for project device match ...
File
"C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM.n
gc" device information matches project device.
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM.sy
m -view all -origin_type imported
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RA
   M.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/W_RAM.ve
o -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/W_RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'W_RAM'.
