#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan 23 16:25:58 2023
# Process ID: 15968
# Current directory: D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8200 D:\Work\UH\1_FPGA\1_2022\2_ZCU111\3_Code\V10_5\V10_4.xpr
# Log file: D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/vivado.log
# Journal file: D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5\vivado.jou
# Running On: Aera, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 2, Host memory: 16837 MB
#-----------------------------------------------------------
start_gui
open_project D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.xpr
open_bd_design {D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_usp_rf_data_converter_0_0 design_1_system_ila_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_usp_rf_data_converter_0_0 design_1_system_ila_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_usp_rf_data_converter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_usp_rf_data_converter_0_0_synth_1 design_1_system_ila_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_ds_0_synth_1 design_1_auto_pc_1_synth_1 -jobs 2
wait_on_run design_1_usp_rf_data_converter_0_0_synth_1
wait_on_run design_1_system_ila_0_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_auto_ds_0_synth_1
wait_on_run design_1_auto_pc_1_synth_1
export_simulation -of_objects [get_files D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.ip_user_files/sim_scripts -ip_user_files_dir D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.ip_user_files -ipstatic_source_dir D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.cache/compile_simlib/modelsim} {questa=D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.cache/compile_simlib/questa} {riviera=D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.cache/compile_simlib/riviera} {activehdl=D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
