// Seed: 3535418583
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wand id_3 = 1 & 1 == 1'd0;
  supply1 id_4;
  assign id_4 = (1 ? 1 : 1 == id_4) == id_1;
endmodule
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri   module_1,
    input  tri1  id_6
);
  uwire id_8;
  wor   id_9 = 1'd0 == id_2;
  not primCall (id_3, id_1);
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_10;
endmodule
