// Code generated by command: avogen -output zoptab.go optab. DO NOT EDIT.

package x86

import (
	"github.com/mmcloughlin/avo/operand"
	"github.com/mmcloughlin/avo/reg"
)

// MaxOperands is the maximum number of operands in an instruction form, including implicit operands.
const MaxOperands = 6

type OperandType uint8

const (
	OperandTypeNone OperandType = iota
	OperandType1
	OperandType3
	OperandTypeAL
	OperandTypeAX
	OperandTypeCL
	OperandTypeEAX
	OperandTypeIMM16
	OperandTypeIMM2U
	OperandTypeIMM32
	OperandTypeIMM64
	OperandTypeIMM8
	OperandTypeK
	OperandTypeM
	OperandTypeM128
	OperandTypeM16
	OperandTypeM256
	OperandTypeM32
	OperandTypeM512
	OperandTypeM64
	OperandTypeM8
	OperandTypeR16
	OperandTypeR32
	OperandTypeR64
	OperandTypeR8
	OperandTypeRAX
	OperandTypeREL32
	OperandTypeREL8
	OperandTypeVM32X
	OperandTypeVM32Y
	OperandTypeVM32Z
	OperandTypeVM64X
	OperandTypeVM64Y
	OperandTypeVM64Z
	OperandTypeXMM
	OperandTypeXMM0
	OperandTypeYMM
	OperandTypeZMM
	operandtypemax
)

func (o OperandType) Match(op operand.Op) bool {
	switch o {
	default:
		return false
	case OperandType1:
		return operand.Is1(op)
	case OperandType3:
		return operand.Is3(op)
	case OperandTypeAL:
		return operand.IsAL(op)
	case OperandTypeAX:
		return operand.IsAX(op)
	case OperandTypeCL:
		return operand.IsCL(op)
	case OperandTypeEAX:
		return operand.IsEAX(op)
	case OperandTypeIMM16:
		return operand.IsIMM16(op)
	case OperandTypeIMM2U:
		return operand.IsIMM2U(op)
	case OperandTypeIMM32:
		return operand.IsIMM32(op)
	case OperandTypeIMM64:
		return operand.IsIMM64(op)
	case OperandTypeIMM8:
		return operand.IsIMM8(op)
	case OperandTypeK:
		return operand.IsK(op)
	case OperandTypeM:
		return operand.IsM(op)
	case OperandTypeM128:
		return operand.IsM128(op)
	case OperandTypeM16:
		return operand.IsM16(op)
	case OperandTypeM256:
		return operand.IsM256(op)
	case OperandTypeM32:
		return operand.IsM32(op)
	case OperandTypeM512:
		return operand.IsM512(op)
	case OperandTypeM64:
		return operand.IsM64(op)
	case OperandTypeM8:
		return operand.IsM8(op)
	case OperandTypeR16:
		return operand.IsR16(op)
	case OperandTypeR32:
		return operand.IsR32(op)
	case OperandTypeR64:
		return operand.IsR64(op)
	case OperandTypeR8:
		return operand.IsR8(op)
	case OperandTypeRAX:
		return operand.IsRAX(op)
	case OperandTypeREL32:
		return operand.IsREL32(op)
	case OperandTypeREL8:
		return operand.IsREL8(op)
	case OperandTypeVM32X:
		return operand.IsVM32X(op)
	case OperandTypeVM32Y:
		return operand.IsVM32Y(op)
	case OperandTypeVM32Z:
		return operand.IsVM32Z(op)
	case OperandTypeVM64X:
		return operand.IsVM64X(op)
	case OperandTypeVM64Y:
		return operand.IsVM64Y(op)
	case OperandTypeVM64Z:
		return operand.IsVM64Z(op)
	case OperandTypeXMM:
		return operand.IsXMM(op)
	case OperandTypeXMM0:
		return operand.IsXMM0(op)
	case OperandTypeYMM:
		return operand.IsYMM(op)
	case OperandTypeZMM:
		return operand.IsZMM(op)
	}
}

type ImplicitRegister uint8

const (
	ImplicitRegisterNone ImplicitRegister = iota
	ImplicitRegisterAL
	ImplicitRegisterAX
	ImplicitRegisterDX
	ImplicitRegisterEAX
	ImplicitRegisterEBX
	ImplicitRegisterECX
	ImplicitRegisterEDX
	ImplicitRegisterR11
	ImplicitRegisterRAX
	ImplicitRegisterRBX
	ImplicitRegisterRCX
	ImplicitRegisterRDI
	ImplicitRegisterRDX
	ImplicitRegisterX0
	implicitregistermax
)

func (i ImplicitRegister) Register() reg.Register {
	switch i {
	default:
		panic("unexpected implicit register type")
	case ImplicitRegisterAL:
		return reg.AL
	case ImplicitRegisterAX:
		return reg.AX
	case ImplicitRegisterDX:
		return reg.DX
	case ImplicitRegisterEAX:
		return reg.EAX
	case ImplicitRegisterEBX:
		return reg.EBX
	case ImplicitRegisterECX:
		return reg.ECX
	case ImplicitRegisterEDX:
		return reg.EDX
	case ImplicitRegisterR11:
		return reg.R11
	case ImplicitRegisterRAX:
		return reg.RAX
	case ImplicitRegisterRBX:
		return reg.RBX
	case ImplicitRegisterRCX:
		return reg.RCX
	case ImplicitRegisterRDI:
		return reg.RDI
	case ImplicitRegisterRDX:
		return reg.RDX
	case ImplicitRegisterX0:
		return reg.X0
	}
}

type Suffix uint8

const (
	SuffixNone Suffix = iota
	SuffixBCST
	SuffixRD_SAE
	SuffixRN_SAE
	SuffixRU_SAE
	SuffixRZ_SAE
	SuffixSAE
	SuffixZ
	suffixmax
)

// MaxSuffixes is the maximum number of suffixes an instruction can have.
const MaxSuffixes = 2

type Suffixes [MaxSuffixes]Suffix

func (s Suffixes) Strings() []string {
	return suffixesstringsmap[s]
}

var suffixesstringsmap = map[Suffixes][]string{
	{SuffixBCST, SuffixZ}:   []string{"BCST", "Z"},
	{SuffixBCST}:            []string{"BCST"},
	{SuffixRD_SAE, SuffixZ}: []string{"RD_SAE", "Z"},
	{SuffixRD_SAE}:          []string{"RD_SAE"},
	{SuffixRN_SAE, SuffixZ}: []string{"RN_SAE", "Z"},
	{SuffixRN_SAE}:          []string{"RN_SAE"},
	{SuffixRU_SAE, SuffixZ}: []string{"RU_SAE", "Z"},
	{SuffixRU_SAE}:          []string{"RU_SAE"},
	{SuffixRZ_SAE, SuffixZ}: []string{"RZ_SAE", "Z"},
	{SuffixRZ_SAE}:          []string{"RZ_SAE"},
	{SuffixSAE, SuffixZ}:    []string{"SAE", "Z"},
	{SuffixSAE}:             []string{"SAE"},
	{SuffixZ}:               []string{"Z"},
	{}:                      []string(nil),
}

type SuffixesClass uint8

const (
	SuffixesClassNone SuffixesClass = iota
	SuffixesClassBCST
	SuffixesClassBCST_Z
	SuffixesClassER
	SuffixesClassER_Z
	SuffixesClassNIL
	SuffixesClassSAE
	SuffixesClassSAE_Z
	SuffixesClassZ
	suffixesclassmax
)

func (s SuffixesClass) SuffixesSet() map[Suffixes]bool {
	if SuffixesClassNone < s && s < suffixesclassmax {
		return suffixesclasssuffixessettable[s-1]
	}
	return nil
}

var suffixesclasssuffixessettable = []map[Suffixes]bool{
	{{SuffixBCST}: true},
	{{SuffixBCST, SuffixZ}: true},
	{{SuffixRD_SAE}: true, {SuffixRN_SAE}: true, {SuffixRU_SAE}: true, {SuffixRZ_SAE}: true},
	{{SuffixRD_SAE, SuffixZ}: true, {SuffixRN_SAE, SuffixZ}: true, {SuffixRU_SAE, SuffixZ}: true, {SuffixRZ_SAE, SuffixZ}: true},
	{{}: true},
	{{SuffixSAE}: true},
	{{SuffixSAE, SuffixZ}: true},
	{{SuffixZ}: true},
}

type ISAs uint8

const (
	ISAsNone ISAs = iota
	ISAsBase
	ISAsADX
	ISAsSSE2
	ISAsSSE
	ISAsSSE3
	ISAsAES
	ISAsBMI
	ISAsSSE41
	ISAsBMI2
	ISAsCLFLUSH
	ISAsCLFLUSHOPT
	ISAsCMOV
	ISAsCPUID
	ISAsSSE42
	ISAsAVX512DQ
	ISAsAVX512BW
	ISAsAVX512F
	ISAsLZCNT
	ISAsMONITOR
	ISAsMOVBE
	ISAsSSSE3
	ISAsPCLMULQDQ
	ISAsPOPCNT
	ISAsMMX
	ISAsRDRAND
	ISAsRDSEED
	ISAsRDTSC
	ISAsRDTSCP
	ISAsSHA
	ISAsAVX
	ISAsAVX512F_AVX512VL
	ISAsAES_AVX
	ISAsAVX512DQ_AVX512VL
	ISAsAVX2
	ISAsF16C
	ISAsAVX512VL
	ISAsAVX512BW_AVX512VL
	ISAsAVX512ER
	ISAsFMA3
	ISAsAVX512CD_AVX512VL
	ISAsAVX512CD
	ISAsAVX_PCLMULQDQ
	ISAsAVX512VBMI_AVX512VL
	ISAsAVX512VBMI
	ISAsAVX512IFMA_AVX512VL
	ISAsAVX512IFMA
	ISAsAVX512VPOPCNTDQ
	ISAsAVX512BW_AVX512F
	isasmax
)

func (i ISAs) List() []string {
	if ISAsNone < i && i < isasmax {
		return isaslisttable[i-1]
	}
	return nil
}

var isaslisttable = [][]string{
	[]string(nil),
	[]string{"ADX"},
	[]string{"SSE2"},
	[]string{"SSE"},
	[]string{"SSE3"},
	[]string{"AES"},
	[]string{"BMI"},
	[]string{"SSE4.1"},
	[]string{"BMI2"},
	[]string{"CLFLUSH"},
	[]string{"CLFLUSHOPT"},
	[]string{"CMOV"},
	[]string{"CPUID"},
	[]string{"SSE4.2"},
	[]string{"AVX512DQ"},
	[]string{"AVX512BW"},
	[]string{"AVX512F"},
	[]string{"LZCNT"},
	[]string{"MONITOR"},
	[]string{"MOVBE"},
	[]string{"SSSE3"},
	[]string{"PCLMULQDQ"},
	[]string{"POPCNT"},
	[]string{"MMX+"},
	[]string{"RDRAND"},
	[]string{"RDSEED"},
	[]string{"RDTSC"},
	[]string{"RDTSCP"},
	[]string{"SHA"},
	[]string{"AVX"},
	[]string{"AVX512F", "AVX512VL"},
	[]string{"AES", "AVX"},
	[]string{"AVX512DQ", "AVX512VL"},
	[]string{"AVX2"},
	[]string{"F16C"},
	[]string{"AVX512VL"},
	[]string{"AVX512BW", "AVX512VL"},
	[]string{"AVX512ER"},
	[]string{"FMA3"},
	[]string{"AVX512CD", "AVX512VL"},
	[]string{"AVX512CD"},
	[]string{"AVX", "PCLMULQDQ"},
	[]string{"AVX512VBMI", "AVX512VL"},
	[]string{"AVX512VBMI"},
	[]string{"AVX512IFMA", "AVX512VL"},
	[]string{"AVX512IFMA"},
	[]string{"AVX512VPOPCNTDQ"},
	[]string{"AVX512BW", "AVX512F"},
}

type Opcode uint16

const (
	OpcodeNone Opcode = iota
	OpcodeADCB
	OpcodeADCL
	OpcodeADCQ
	OpcodeADCW
	OpcodeADCXL
	OpcodeADCXQ
	OpcodeADDB
	OpcodeADDL
	OpcodeADDPD
	OpcodeADDPS
	OpcodeADDQ
	OpcodeADDSD
	OpcodeADDSS
	OpcodeADDSUBPD
	OpcodeADDSUBPS
	OpcodeADDW
	OpcodeADOXL
	OpcodeADOXQ
	OpcodeAESDEC
	OpcodeAESDECLAST
	OpcodeAESENC
	OpcodeAESENCLAST
	OpcodeAESIMC
	OpcodeAESKEYGENASSIST
	OpcodeANDB
	OpcodeANDL
	OpcodeANDNL
	OpcodeANDNPD
	OpcodeANDNPS
	OpcodeANDNQ
	OpcodeANDPD
	OpcodeANDPS
	OpcodeANDQ
	OpcodeANDW
	OpcodeBEXTRL
	OpcodeBEXTRQ
	OpcodeBLENDPD
	OpcodeBLENDPS
	OpcodeBLENDVPD
	OpcodeBLENDVPS
	OpcodeBLSIL
	OpcodeBLSIQ
	OpcodeBLSMSKL
	OpcodeBLSMSKQ
	OpcodeBLSRL
	OpcodeBLSRQ
	OpcodeBSFL
	OpcodeBSFQ
	OpcodeBSFW
	OpcodeBSRL
	OpcodeBSRQ
	OpcodeBSRW
	OpcodeBSWAPL
	OpcodeBSWAPQ
	OpcodeBTCL
	OpcodeBTCQ
	OpcodeBTCW
	OpcodeBTL
	OpcodeBTQ
	OpcodeBTRL
	OpcodeBTRQ
	OpcodeBTRW
	OpcodeBTSL
	OpcodeBTSQ
	OpcodeBTSW
	OpcodeBTW
	OpcodeBZHIL
	OpcodeBZHIQ
	OpcodeCALL
	OpcodeCBW
	OpcodeCDQ
	OpcodeCDQE
	OpcodeCLC
	OpcodeCLD
	OpcodeCLFLUSH
	OpcodeCLFLUSHOPT
	OpcodeCMC
	OpcodeCMOVLCC
	OpcodeCMOVLCS
	OpcodeCMOVLEQ
	OpcodeCMOVLGE
	OpcodeCMOVLGT
	OpcodeCMOVLHI
	OpcodeCMOVLLE
	OpcodeCMOVLLS
	OpcodeCMOVLLT
	OpcodeCMOVLMI
	OpcodeCMOVLNE
	OpcodeCMOVLOC
	OpcodeCMOVLOS
	OpcodeCMOVLPC
	OpcodeCMOVLPL
	OpcodeCMOVLPS
	OpcodeCMOVQCC
	OpcodeCMOVQCS
	OpcodeCMOVQEQ
	OpcodeCMOVQGE
	OpcodeCMOVQGT
	OpcodeCMOVQHI
	OpcodeCMOVQLE
	OpcodeCMOVQLS
	OpcodeCMOVQLT
	OpcodeCMOVQMI
	OpcodeCMOVQNE
	OpcodeCMOVQOC
	OpcodeCMOVQOS
	OpcodeCMOVQPC
	OpcodeCMOVQPL
	OpcodeCMOVQPS
	OpcodeCMOVWCC
	OpcodeCMOVWCS
	OpcodeCMOVWEQ
	OpcodeCMOVWGE
	OpcodeCMOVWGT
	OpcodeCMOVWHI
	OpcodeCMOVWLE
	OpcodeCMOVWLS
	OpcodeCMOVWLT
	OpcodeCMOVWMI
	OpcodeCMOVWNE
	OpcodeCMOVWOC
	OpcodeCMOVWOS
	OpcodeCMOVWPC
	OpcodeCMOVWPL
	OpcodeCMOVWPS
	OpcodeCMPB
	OpcodeCMPL
	OpcodeCMPPD
	OpcodeCMPPS
	OpcodeCMPQ
	OpcodeCMPSD
	OpcodeCMPSS
	OpcodeCMPW
	OpcodeCMPXCHG16B
	OpcodeCMPXCHG8B
	OpcodeCMPXCHGB
	OpcodeCMPXCHGL
	OpcodeCMPXCHGQ
	OpcodeCMPXCHGW
	OpcodeCOMISD
	OpcodeCOMISS
	OpcodeCPUID
	OpcodeCQO
	OpcodeCRC32B
	OpcodeCRC32L
	OpcodeCRC32Q
	OpcodeCRC32W
	OpcodeCVTPD2PL
	OpcodeCVTPD2PS
	OpcodeCVTPL2PD
	OpcodeCVTPL2PS
	OpcodeCVTPS2PD
	OpcodeCVTPS2PL
	OpcodeCVTSD2SL
	OpcodeCVTSD2SS
	OpcodeCVTSL2SD
	OpcodeCVTSL2SS
	OpcodeCVTSQ2SD
	OpcodeCVTSQ2SS
	OpcodeCVTSS2SD
	OpcodeCVTSS2SL
	OpcodeCVTTPD2PL
	OpcodeCVTTPS2PL
	OpcodeCVTTSD2SL
	OpcodeCVTTSD2SQ
	OpcodeCVTTSS2SL
	OpcodeCWD
	OpcodeCWDE
	OpcodeDECB
	OpcodeDECL
	OpcodeDECQ
	OpcodeDECW
	OpcodeDIVB
	OpcodeDIVL
	OpcodeDIVPD
	OpcodeDIVPS
	OpcodeDIVQ
	OpcodeDIVSD
	OpcodeDIVSS
	OpcodeDIVW
	OpcodeDPPD
	OpcodeDPPS
	OpcodeEXTRACTPS
	OpcodeHADDPD
	OpcodeHADDPS
	OpcodeHSUBPD
	OpcodeHSUBPS
	OpcodeIDIVB
	OpcodeIDIVL
	OpcodeIDIVQ
	OpcodeIDIVW
	OpcodeIMUL3L
	OpcodeIMUL3Q
	OpcodeIMUL3W
	OpcodeIMULB
	OpcodeIMULL
	OpcodeIMULQ
	OpcodeIMULW
	OpcodeINCB
	OpcodeINCL
	OpcodeINCQ
	OpcodeINCW
	OpcodeINSERTPS
	OpcodeINT
	OpcodeJA
	OpcodeJAE
	OpcodeJB
	OpcodeJBE
	OpcodeJC
	OpcodeJCC
	OpcodeJCS
	OpcodeJCXZL
	OpcodeJCXZQ
	OpcodeJE
	OpcodeJEQ
	OpcodeJG
	OpcodeJGE
	OpcodeJGT
	OpcodeJHI
	OpcodeJHS
	OpcodeJL
	OpcodeJLE
	OpcodeJLO
	OpcodeJLS
	OpcodeJLT
	OpcodeJMI
	OpcodeJMP
	OpcodeJNA
	OpcodeJNAE
	OpcodeJNB
	OpcodeJNBE
	OpcodeJNC
	OpcodeJNE
	OpcodeJNG
	OpcodeJNGE
	OpcodeJNL
	OpcodeJNLE
	OpcodeJNO
	OpcodeJNP
	OpcodeJNS
	OpcodeJNZ
	OpcodeJO
	OpcodeJOC
	OpcodeJOS
	OpcodeJP
	OpcodeJPC
	OpcodeJPE
	OpcodeJPL
	OpcodeJPO
	OpcodeJPS
	OpcodeJS
	OpcodeJZ
	OpcodeKADDB
	OpcodeKADDD
	OpcodeKADDQ
	OpcodeKADDW
	OpcodeKANDB
	OpcodeKANDD
	OpcodeKANDNB
	OpcodeKANDND
	OpcodeKANDNQ
	OpcodeKANDNW
	OpcodeKANDQ
	OpcodeKANDW
	OpcodeKMOVB
	OpcodeKMOVD
	OpcodeKMOVQ
	OpcodeKMOVW
	OpcodeKNOTB
	OpcodeKNOTD
	OpcodeKNOTQ
	OpcodeKNOTW
	OpcodeKORB
	OpcodeKORD
	OpcodeKORQ
	OpcodeKORTESTB
	OpcodeKORTESTD
	OpcodeKORTESTQ
	OpcodeKORTESTW
	OpcodeKORW
	OpcodeKSHIFTLB
	OpcodeKSHIFTLD
	OpcodeKSHIFTLQ
	OpcodeKSHIFTLW
	OpcodeKSHIFTRB
	OpcodeKSHIFTRD
	OpcodeKSHIFTRQ
	OpcodeKSHIFTRW
	OpcodeKTESTB
	OpcodeKTESTD
	OpcodeKTESTQ
	OpcodeKTESTW
	OpcodeKUNPCKBW
	OpcodeKUNPCKDQ
	OpcodeKUNPCKWD
	OpcodeKXNORB
	OpcodeKXNORD
	OpcodeKXNORQ
	OpcodeKXNORW
	OpcodeKXORB
	OpcodeKXORD
	OpcodeKXORQ
	OpcodeKXORW
	OpcodeLDDQU
	OpcodeLDMXCSR
	OpcodeLEAL
	OpcodeLEAQ
	OpcodeLEAW
	OpcodeLFENCE
	OpcodeLZCNTL
	OpcodeLZCNTQ
	OpcodeLZCNTW
	OpcodeMASKMOVDQU
	OpcodeMASKMOVOU
	OpcodeMAXPD
	OpcodeMAXPS
	OpcodeMAXSD
	OpcodeMAXSS
	OpcodeMFENCE
	OpcodeMINPD
	OpcodeMINPS
	OpcodeMINSD
	OpcodeMINSS
	OpcodeMONITOR
	OpcodeMOVAPD
	OpcodeMOVAPS
	OpcodeMOVB
	OpcodeMOVBELL
	OpcodeMOVBEQQ
	OpcodeMOVBEWW
	OpcodeMOVBLSX
	OpcodeMOVBLZX
	OpcodeMOVBQSX
	OpcodeMOVBQZX
	OpcodeMOVBWSX
	OpcodeMOVBWZX
	OpcodeMOVD
	OpcodeMOVDDUP
	OpcodeMOVDQ2Q
	OpcodeMOVHLPS
	OpcodeMOVHPD
	OpcodeMOVHPS
	OpcodeMOVL
	OpcodeMOVLHPS
	OpcodeMOVLPD
	OpcodeMOVLPS
	OpcodeMOVLQSX
	OpcodeMOVLQZX
	OpcodeMOVMSKPD
	OpcodeMOVMSKPS
	OpcodeMOVNTDQ
	OpcodeMOVNTDQA
	OpcodeMOVNTIL
	OpcodeMOVNTIQ
	OpcodeMOVNTO
	OpcodeMOVNTPD
	OpcodeMOVNTPS
	OpcodeMOVO
	OpcodeMOVOA
	OpcodeMOVOU
	OpcodeMOVQ
	OpcodeMOVSD
	OpcodeMOVSHDUP
	OpcodeMOVSLDUP
	OpcodeMOVSS
	OpcodeMOVUPD
	OpcodeMOVUPS
	OpcodeMOVW
	OpcodeMOVWLSX
	OpcodeMOVWLZX
	OpcodeMOVWQSX
	OpcodeMOVWQZX
	OpcodeMPSADBW
	OpcodeMULB
	OpcodeMULL
	OpcodeMULPD
	OpcodeMULPS
	OpcodeMULQ
	OpcodeMULSD
	OpcodeMULSS
	OpcodeMULW
	OpcodeMULXL
	OpcodeMULXQ
	OpcodeMWAIT
	OpcodeNEGB
	OpcodeNEGL
	OpcodeNEGQ
	OpcodeNEGW
	OpcodeNOP
	OpcodeNOTB
	OpcodeNOTL
	OpcodeNOTQ
	OpcodeNOTW
	OpcodeORB
	OpcodeORL
	OpcodeORPD
	OpcodeORPS
	OpcodeORQ
	OpcodeORW
	OpcodePABSB
	OpcodePABSD
	OpcodePABSW
	OpcodePACKSSLW
	OpcodePACKSSWB
	OpcodePACKUSDW
	OpcodePACKUSWB
	OpcodePADDB
	OpcodePADDD
	OpcodePADDL
	OpcodePADDQ
	OpcodePADDSB
	OpcodePADDSW
	OpcodePADDUSB
	OpcodePADDUSW
	OpcodePADDW
	OpcodePALIGNR
	OpcodePAND
	OpcodePANDN
	OpcodePAUSE
	OpcodePAVGB
	OpcodePAVGW
	OpcodePBLENDVB
	OpcodePBLENDW
	OpcodePCLMULQDQ
	OpcodePCMPEQB
	OpcodePCMPEQL
	OpcodePCMPEQQ
	OpcodePCMPEQW
	OpcodePCMPESTRI
	OpcodePCMPESTRM
	OpcodePCMPGTB
	OpcodePCMPGTL
	OpcodePCMPGTQ
	OpcodePCMPGTW
	OpcodePCMPISTRI
	OpcodePCMPISTRM
	OpcodePDEPL
	OpcodePDEPQ
	OpcodePEXTL
	OpcodePEXTQ
	OpcodePEXTRB
	OpcodePEXTRD
	OpcodePEXTRQ
	OpcodePEXTRW
	OpcodePHADDD
	OpcodePHADDSW
	OpcodePHADDW
	OpcodePHMINPOSUW
	OpcodePHSUBD
	OpcodePHSUBSW
	OpcodePHSUBW
	OpcodePINSRB
	OpcodePINSRD
	OpcodePINSRQ
	OpcodePINSRW
	OpcodePMADDUBSW
	OpcodePMADDWL
	OpcodePMAXSB
	OpcodePMAXSD
	OpcodePMAXSW
	OpcodePMAXUB
	OpcodePMAXUD
	OpcodePMAXUW
	OpcodePMINSB
	OpcodePMINSD
	OpcodePMINSW
	OpcodePMINUB
	OpcodePMINUD
	OpcodePMINUW
	OpcodePMOVMSKB
	OpcodePMOVSXBD
	OpcodePMOVSXBQ
	OpcodePMOVSXBW
	OpcodePMOVSXDQ
	OpcodePMOVSXWD
	OpcodePMOVSXWQ
	OpcodePMOVZXBD
	OpcodePMOVZXBQ
	OpcodePMOVZXBW
	OpcodePMOVZXDQ
	OpcodePMOVZXWD
	OpcodePMOVZXWQ
	OpcodePMULDQ
	OpcodePMULHRSW
	OpcodePMULHUW
	OpcodePMULHW
	OpcodePMULLD
	OpcodePMULLW
	OpcodePMULULQ
	OpcodePOPCNTL
	OpcodePOPCNTQ
	OpcodePOPCNTW
	OpcodePOPQ
	OpcodePOPW
	OpcodePOR
	OpcodePREFETCHNTA
	OpcodePREFETCHT0
	OpcodePREFETCHT1
	OpcodePREFETCHT2
	OpcodePSADBW
	OpcodePSHUFB
	OpcodePSHUFD
	OpcodePSHUFHW
	OpcodePSHUFL
	OpcodePSHUFLW
	OpcodePSIGNB
	OpcodePSIGND
	OpcodePSIGNW
	OpcodePSLLDQ
	OpcodePSLLL
	OpcodePSLLO
	OpcodePSLLQ
	OpcodePSLLW
	OpcodePSRAL
	OpcodePSRAW
	OpcodePSRLDQ
	OpcodePSRLL
	OpcodePSRLO
	OpcodePSRLQ
	OpcodePSRLW
	OpcodePSUBB
	OpcodePSUBL
	OpcodePSUBQ
	OpcodePSUBSB
	OpcodePSUBSW
	OpcodePSUBUSB
	OpcodePSUBUSW
	OpcodePSUBW
	OpcodePTEST
	OpcodePUNPCKHBW
	OpcodePUNPCKHLQ
	OpcodePUNPCKHQDQ
	OpcodePUNPCKHWL
	OpcodePUNPCKLBW
	OpcodePUNPCKLLQ
	OpcodePUNPCKLQDQ
	OpcodePUNPCKLWL
	OpcodePUSHQ
	OpcodePUSHW
	OpcodePXOR
	OpcodeRCLB
	OpcodeRCLL
	OpcodeRCLQ
	OpcodeRCLW
	OpcodeRCPPS
	OpcodeRCPSS
	OpcodeRCRB
	OpcodeRCRL
	OpcodeRCRQ
	OpcodeRCRW
	OpcodeRDRANDL
	OpcodeRDSEEDL
	OpcodeRDTSC
	OpcodeRDTSCP
	OpcodeRET
	OpcodeRETFL
	OpcodeRETFQ
	OpcodeRETFW
	OpcodeROLB
	OpcodeROLL
	OpcodeROLQ
	OpcodeROLW
	OpcodeRORB
	OpcodeRORL
	OpcodeRORQ
	OpcodeRORW
	OpcodeRORXL
	OpcodeRORXQ
	OpcodeROUNDPD
	OpcodeROUNDPS
	OpcodeROUNDSD
	OpcodeROUNDSS
	OpcodeRSQRTPS
	OpcodeRSQRTSS
	OpcodeSALB
	OpcodeSALL
	OpcodeSALQ
	OpcodeSALW
	OpcodeSARB
	OpcodeSARL
	OpcodeSARQ
	OpcodeSARW
	OpcodeSARXL
	OpcodeSARXQ
	OpcodeSBBB
	OpcodeSBBL
	OpcodeSBBQ
	OpcodeSBBW
	OpcodeSETCC
	OpcodeSETCS
	OpcodeSETEQ
	OpcodeSETGE
	OpcodeSETGT
	OpcodeSETHI
	OpcodeSETLE
	OpcodeSETLS
	OpcodeSETLT
	OpcodeSETMI
	OpcodeSETNE
	OpcodeSETOC
	OpcodeSETOS
	OpcodeSETPC
	OpcodeSETPL
	OpcodeSETPS
	OpcodeSFENCE
	OpcodeSHA1MSG1
	OpcodeSHA1MSG2
	OpcodeSHA1NEXTE
	OpcodeSHA1RNDS4
	OpcodeSHA256MSG1
	OpcodeSHA256MSG2
	OpcodeSHA256RNDS2
	OpcodeSHLB
	OpcodeSHLL
	OpcodeSHLQ
	OpcodeSHLW
	OpcodeSHLXL
	OpcodeSHLXQ
	OpcodeSHRB
	OpcodeSHRL
	OpcodeSHRQ
	OpcodeSHRW
	OpcodeSHRXL
	OpcodeSHRXQ
	OpcodeSHUFPD
	OpcodeSHUFPS
	OpcodeSQRTPD
	OpcodeSQRTPS
	OpcodeSQRTSD
	OpcodeSQRTSS
	OpcodeSTC
	OpcodeSTD
	OpcodeSTMXCSR
	OpcodeSUBB
	OpcodeSUBL
	OpcodeSUBPD
	OpcodeSUBPS
	OpcodeSUBQ
	OpcodeSUBSD
	OpcodeSUBSS
	OpcodeSUBW
	OpcodeSYSCALL
	OpcodeTESTB
	OpcodeTESTL
	OpcodeTESTQ
	OpcodeTESTW
	OpcodeTZCNTL
	OpcodeTZCNTQ
	OpcodeTZCNTW
	OpcodeUCOMISD
	OpcodeUCOMISS
	OpcodeUD2
	OpcodeUNPCKHPD
	OpcodeUNPCKHPS
	OpcodeUNPCKLPD
	OpcodeUNPCKLPS
	OpcodeVADDPD
	OpcodeVADDPS
	OpcodeVADDSD
	OpcodeVADDSS
	OpcodeVADDSUBPD
	OpcodeVADDSUBPS
	OpcodeVAESDEC
	OpcodeVAESDECLAST
	OpcodeVAESENC
	OpcodeVAESENCLAST
	OpcodeVAESIMC
	OpcodeVAESKEYGENASSIST
	OpcodeVALIGND
	OpcodeVALIGNQ
	OpcodeVANDNPD
	OpcodeVANDNPS
	OpcodeVANDPD
	OpcodeVANDPS
	OpcodeVBLENDMPD
	OpcodeVBLENDMPS
	OpcodeVBLENDPD
	OpcodeVBLENDPS
	OpcodeVBLENDVPD
	OpcodeVBLENDVPS
	OpcodeVBROADCASTF128
	OpcodeVBROADCASTF32X2
	OpcodeVBROADCASTF32X4
	OpcodeVBROADCASTF32X8
	OpcodeVBROADCASTF64X2
	OpcodeVBROADCASTF64X4
	OpcodeVBROADCASTI128
	OpcodeVBROADCASTI32X2
	OpcodeVBROADCASTI32X4
	OpcodeVBROADCASTI32X8
	OpcodeVBROADCASTI64X2
	OpcodeVBROADCASTI64X4
	OpcodeVBROADCASTSD
	OpcodeVBROADCASTSS
	OpcodeVCMPPD
	OpcodeVCMPPS
	OpcodeVCMPSD
	OpcodeVCMPSS
	OpcodeVCOMISD
	OpcodeVCOMISS
	OpcodeVCOMPRESSPD
	OpcodeVCOMPRESSPS
	OpcodeVCVTDQ2PD
	OpcodeVCVTDQ2PS
	OpcodeVCVTPD2DQ
	OpcodeVCVTPD2DQX
	OpcodeVCVTPD2DQY
	OpcodeVCVTPD2PS
	OpcodeVCVTPD2PSX
	OpcodeVCVTPD2PSY
	OpcodeVCVTPD2QQ
	OpcodeVCVTPD2UDQ
	OpcodeVCVTPD2UDQX
	OpcodeVCVTPD2UDQY
	OpcodeVCVTPD2UQQ
	OpcodeVCVTPH2PS
	OpcodeVCVTPS2DQ
	OpcodeVCVTPS2PD
	OpcodeVCVTPS2PH
	OpcodeVCVTPS2QQ
	OpcodeVCVTPS2UDQ
	OpcodeVCVTPS2UQQ
	OpcodeVCVTQQ2PD
	OpcodeVCVTQQ2PS
	OpcodeVCVTQQ2PSX
	OpcodeVCVTQQ2PSY
	OpcodeVCVTSD2SI
	OpcodeVCVTSD2SIQ
	OpcodeVCVTSD2SS
	OpcodeVCVTSD2USIL
	OpcodeVCVTSD2USIQ
	OpcodeVCVTSI2SDL
	OpcodeVCVTSI2SDQ
	OpcodeVCVTSI2SSL
	OpcodeVCVTSI2SSQ
	OpcodeVCVTSS2SD
	OpcodeVCVTSS2SI
	OpcodeVCVTSS2SIQ
	OpcodeVCVTSS2USIL
	OpcodeVCVTSS2USIQ
	OpcodeVCVTTPD2DQ
	OpcodeVCVTTPD2DQX
	OpcodeVCVTTPD2DQY
	OpcodeVCVTTPD2QQ
	OpcodeVCVTTPD2UDQ
	OpcodeVCVTTPD2UDQX
	OpcodeVCVTTPD2UDQY
	OpcodeVCVTTPD2UQQ
	OpcodeVCVTTPS2DQ
	OpcodeVCVTTPS2QQ
	OpcodeVCVTTPS2UDQ
	OpcodeVCVTTPS2UQQ
	OpcodeVCVTTSD2SI
	OpcodeVCVTTSD2SIQ
	OpcodeVCVTTSD2USIL
	OpcodeVCVTTSD2USIQ
	OpcodeVCVTTSS2SI
	OpcodeVCVTTSS2SIQ
	OpcodeVCVTTSS2USIL
	OpcodeVCVTTSS2USIQ
	OpcodeVCVTUDQ2PD
	OpcodeVCVTUDQ2PS
	OpcodeVCVTUQQ2PD
	OpcodeVCVTUQQ2PS
	OpcodeVCVTUQQ2PSX
	OpcodeVCVTUQQ2PSY
	OpcodeVCVTUSI2SDL
	OpcodeVCVTUSI2SDQ
	OpcodeVCVTUSI2SSL
	OpcodeVCVTUSI2SSQ
	OpcodeVDBPSADBW
	OpcodeVDIVPD
	OpcodeVDIVPS
	OpcodeVDIVSD
	OpcodeVDIVSS
	OpcodeVDPPD
	OpcodeVDPPS
	OpcodeVEXP2PD
	OpcodeVEXP2PS
	OpcodeVEXPANDPD
	OpcodeVEXPANDPS
	OpcodeVEXTRACTF128
	OpcodeVEXTRACTF32X4
	OpcodeVEXTRACTF32X8
	OpcodeVEXTRACTF64X2
	OpcodeVEXTRACTF64X4
	OpcodeVEXTRACTI128
	OpcodeVEXTRACTI32X4
	OpcodeVEXTRACTI32X8
	OpcodeVEXTRACTI64X2
	OpcodeVEXTRACTI64X4
	OpcodeVEXTRACTPS
	OpcodeVFIXUPIMMPD
	OpcodeVFIXUPIMMPS
	OpcodeVFIXUPIMMSD
	OpcodeVFIXUPIMMSS
	OpcodeVFMADD132PD
	OpcodeVFMADD132PS
	OpcodeVFMADD132SD
	OpcodeVFMADD132SS
	OpcodeVFMADD213PD
	OpcodeVFMADD213PS
	OpcodeVFMADD213SD
	OpcodeVFMADD213SS
	OpcodeVFMADD231PD
	OpcodeVFMADD231PS
	OpcodeVFMADD231SD
	OpcodeVFMADD231SS
	OpcodeVFMADDSUB132PD
	OpcodeVFMADDSUB132PS
	OpcodeVFMADDSUB213PD
	OpcodeVFMADDSUB213PS
	OpcodeVFMADDSUB231PD
	OpcodeVFMADDSUB231PS
	OpcodeVFMSUB132PD
	OpcodeVFMSUB132PS
	OpcodeVFMSUB132SD
	OpcodeVFMSUB132SS
	OpcodeVFMSUB213PD
	OpcodeVFMSUB213PS
	OpcodeVFMSUB213SD
	OpcodeVFMSUB213SS
	OpcodeVFMSUB231PD
	OpcodeVFMSUB231PS
	OpcodeVFMSUB231SD
	OpcodeVFMSUB231SS
	OpcodeVFMSUBADD132PD
	OpcodeVFMSUBADD132PS
	OpcodeVFMSUBADD213PD
	OpcodeVFMSUBADD213PS
	OpcodeVFMSUBADD231PD
	OpcodeVFMSUBADD231PS
	OpcodeVFNMADD132PD
	OpcodeVFNMADD132PS
	OpcodeVFNMADD132SD
	OpcodeVFNMADD132SS
	OpcodeVFNMADD213PD
	OpcodeVFNMADD213PS
	OpcodeVFNMADD213SD
	OpcodeVFNMADD213SS
	OpcodeVFNMADD231PD
	OpcodeVFNMADD231PS
	OpcodeVFNMADD231SD
	OpcodeVFNMADD231SS
	OpcodeVFNMSUB132PD
	OpcodeVFNMSUB132PS
	OpcodeVFNMSUB132SD
	OpcodeVFNMSUB132SS
	OpcodeVFNMSUB213PD
	OpcodeVFNMSUB213PS
	OpcodeVFNMSUB213SD
	OpcodeVFNMSUB213SS
	OpcodeVFNMSUB231PD
	OpcodeVFNMSUB231PS
	OpcodeVFNMSUB231SD
	OpcodeVFNMSUB231SS
	OpcodeVFPCLASSPDX
	OpcodeVFPCLASSPDY
	OpcodeVFPCLASSPDZ
	OpcodeVFPCLASSPSX
	OpcodeVFPCLASSPSY
	OpcodeVFPCLASSPSZ
	OpcodeVFPCLASSSD
	OpcodeVFPCLASSSS
	OpcodeVGATHERDPD
	OpcodeVGATHERDPS
	OpcodeVGATHERQPD
	OpcodeVGATHERQPS
	OpcodeVGETEXPPD
	OpcodeVGETEXPPS
	OpcodeVGETEXPSD
	OpcodeVGETEXPSS
	OpcodeVGETMANTPD
	OpcodeVGETMANTPS
	OpcodeVGETMANTSD
	OpcodeVGETMANTSS
	OpcodeVHADDPD
	OpcodeVHADDPS
	OpcodeVHSUBPD
	OpcodeVHSUBPS
	OpcodeVINSERTF128
	OpcodeVINSERTF32X4
	OpcodeVINSERTF32X8
	OpcodeVINSERTF64X2
	OpcodeVINSERTF64X4
	OpcodeVINSERTI128
	OpcodeVINSERTI32X4
	OpcodeVINSERTI32X8
	OpcodeVINSERTI64X2
	OpcodeVINSERTI64X4
	OpcodeVINSERTPS
	OpcodeVLDDQU
	OpcodeVLDMXCSR
	OpcodeVMASKMOVDQU
	OpcodeVMASKMOVPD
	OpcodeVMASKMOVPS
	OpcodeVMAXPD
	OpcodeVMAXPS
	OpcodeVMAXSD
	OpcodeVMAXSS
	OpcodeVMINPD
	OpcodeVMINPS
	OpcodeVMINSD
	OpcodeVMINSS
	OpcodeVMOVAPD
	OpcodeVMOVAPS
	OpcodeVMOVD
	OpcodeVMOVDDUP
	OpcodeVMOVDQA
	OpcodeVMOVDQA32
	OpcodeVMOVDQA64
	OpcodeVMOVDQU
	OpcodeVMOVDQU16
	OpcodeVMOVDQU32
	OpcodeVMOVDQU64
	OpcodeVMOVDQU8
	OpcodeVMOVHLPS
	OpcodeVMOVHPD
	OpcodeVMOVHPS
	OpcodeVMOVLHPS
	OpcodeVMOVLPD
	OpcodeVMOVLPS
	OpcodeVMOVMSKPD
	OpcodeVMOVMSKPS
	OpcodeVMOVNTDQ
	OpcodeVMOVNTDQA
	OpcodeVMOVNTPD
	OpcodeVMOVNTPS
	OpcodeVMOVQ
	OpcodeVMOVSD
	OpcodeVMOVSHDUP
	OpcodeVMOVSLDUP
	OpcodeVMOVSS
	OpcodeVMOVUPD
	OpcodeVMOVUPS
	OpcodeVMPSADBW
	OpcodeVMULPD
	OpcodeVMULPS
	OpcodeVMULSD
	OpcodeVMULSS
	OpcodeVORPD
	OpcodeVORPS
	OpcodeVPABSB
	OpcodeVPABSD
	OpcodeVPABSQ
	OpcodeVPABSW
	OpcodeVPACKSSDW
	OpcodeVPACKSSWB
	OpcodeVPACKUSDW
	OpcodeVPACKUSWB
	OpcodeVPADDB
	OpcodeVPADDD
	OpcodeVPADDQ
	OpcodeVPADDSB
	OpcodeVPADDSW
	OpcodeVPADDUSB
	OpcodeVPADDUSW
	OpcodeVPADDW
	OpcodeVPALIGNR
	OpcodeVPAND
	OpcodeVPANDD
	OpcodeVPANDN
	OpcodeVPANDND
	OpcodeVPANDNQ
	OpcodeVPANDQ
	OpcodeVPAVGB
	OpcodeVPAVGW
	OpcodeVPBLENDD
	OpcodeVPBLENDMB
	OpcodeVPBLENDMD
	OpcodeVPBLENDMQ
	OpcodeVPBLENDMW
	OpcodeVPBLENDVB
	OpcodeVPBLENDW
	OpcodeVPBROADCASTB
	OpcodeVPBROADCASTD
	OpcodeVPBROADCASTMB2Q
	OpcodeVPBROADCASTMW2D
	OpcodeVPBROADCASTQ
	OpcodeVPBROADCASTW
	OpcodeVPCLMULQDQ
	OpcodeVPCMPB
	OpcodeVPCMPD
	OpcodeVPCMPEQB
	OpcodeVPCMPEQD
	OpcodeVPCMPEQQ
	OpcodeVPCMPEQW
	OpcodeVPCMPESTRI
	OpcodeVPCMPESTRM
	OpcodeVPCMPGTB
	OpcodeVPCMPGTD
	OpcodeVPCMPGTQ
	OpcodeVPCMPGTW
	OpcodeVPCMPISTRI
	OpcodeVPCMPISTRM
	OpcodeVPCMPQ
	OpcodeVPCMPUB
	OpcodeVPCMPUD
	OpcodeVPCMPUQ
	OpcodeVPCMPUW
	OpcodeVPCMPW
	OpcodeVPCOMPRESSD
	OpcodeVPCOMPRESSQ
	OpcodeVPCONFLICTD
	OpcodeVPCONFLICTQ
	OpcodeVPERM2F128
	OpcodeVPERM2I128
	OpcodeVPERMB
	OpcodeVPERMD
	OpcodeVPERMI2B
	OpcodeVPERMI2D
	OpcodeVPERMI2PD
	OpcodeVPERMI2PS
	OpcodeVPERMI2Q
	OpcodeVPERMI2W
	OpcodeVPERMILPD
	OpcodeVPERMILPS
	OpcodeVPERMPD
	OpcodeVPERMPS
	OpcodeVPERMQ
	OpcodeVPERMT2B
	OpcodeVPERMT2D
	OpcodeVPERMT2PD
	OpcodeVPERMT2PS
	OpcodeVPERMT2Q
	OpcodeVPERMT2W
	OpcodeVPERMW
	OpcodeVPEXPANDD
	OpcodeVPEXPANDQ
	OpcodeVPEXTRB
	OpcodeVPEXTRD
	OpcodeVPEXTRQ
	OpcodeVPEXTRW
	OpcodeVPGATHERDD
	OpcodeVPGATHERDQ
	OpcodeVPGATHERQD
	OpcodeVPGATHERQQ
	OpcodeVPHADDD
	OpcodeVPHADDSW
	OpcodeVPHADDW
	OpcodeVPHMINPOSUW
	OpcodeVPHSUBD
	OpcodeVPHSUBSW
	OpcodeVPHSUBW
	OpcodeVPINSRB
	OpcodeVPINSRD
	OpcodeVPINSRQ
	OpcodeVPINSRW
	OpcodeVPLZCNTD
	OpcodeVPLZCNTQ
	OpcodeVPMADD52HUQ
	OpcodeVPMADD52LUQ
	OpcodeVPMADDUBSW
	OpcodeVPMADDWD
	OpcodeVPMASKMOVD
	OpcodeVPMASKMOVQ
	OpcodeVPMAXSB
	OpcodeVPMAXSD
	OpcodeVPMAXSQ
	OpcodeVPMAXSW
	OpcodeVPMAXUB
	OpcodeVPMAXUD
	OpcodeVPMAXUQ
	OpcodeVPMAXUW
	OpcodeVPMINSB
	OpcodeVPMINSD
	OpcodeVPMINSQ
	OpcodeVPMINSW
	OpcodeVPMINUB
	OpcodeVPMINUD
	OpcodeVPMINUQ
	OpcodeVPMINUW
	OpcodeVPMOVB2M
	OpcodeVPMOVD2M
	OpcodeVPMOVDB
	OpcodeVPMOVDW
	OpcodeVPMOVM2B
	OpcodeVPMOVM2D
	OpcodeVPMOVM2Q
	OpcodeVPMOVM2W
	OpcodeVPMOVMSKB
	OpcodeVPMOVQ2M
	OpcodeVPMOVQB
	OpcodeVPMOVQD
	OpcodeVPMOVQW
	OpcodeVPMOVSDB
	OpcodeVPMOVSDW
	OpcodeVPMOVSQB
	OpcodeVPMOVSQD
	OpcodeVPMOVSQW
	OpcodeVPMOVSWB
	OpcodeVPMOVSXBD
	OpcodeVPMOVSXBQ
	OpcodeVPMOVSXBW
	OpcodeVPMOVSXDQ
	OpcodeVPMOVSXWD
	OpcodeVPMOVSXWQ
	OpcodeVPMOVUSDB
	OpcodeVPMOVUSDW
	OpcodeVPMOVUSQB
	OpcodeVPMOVUSQD
	OpcodeVPMOVUSQW
	OpcodeVPMOVUSWB
	OpcodeVPMOVW2M
	OpcodeVPMOVWB
	OpcodeVPMOVZXBD
	OpcodeVPMOVZXBQ
	OpcodeVPMOVZXBW
	OpcodeVPMOVZXDQ
	OpcodeVPMOVZXWD
	OpcodeVPMOVZXWQ
	OpcodeVPMULDQ
	OpcodeVPMULHRSW
	OpcodeVPMULHUW
	OpcodeVPMULHW
	OpcodeVPMULLD
	OpcodeVPMULLQ
	OpcodeVPMULLW
	OpcodeVPMULTISHIFTQB
	OpcodeVPMULUDQ
	OpcodeVPOPCNTD
	OpcodeVPOPCNTQ
	OpcodeVPOR
	OpcodeVPORD
	OpcodeVPORQ
	OpcodeVPROLD
	OpcodeVPROLQ
	OpcodeVPROLVD
	OpcodeVPROLVQ
	OpcodeVPRORD
	OpcodeVPRORQ
	OpcodeVPRORVD
	OpcodeVPRORVQ
	OpcodeVPSADBW
	OpcodeVPSCATTERDD
	OpcodeVPSCATTERDQ
	OpcodeVPSCATTERQD
	OpcodeVPSCATTERQQ
	OpcodeVPSHUFB
	OpcodeVPSHUFD
	OpcodeVPSHUFHW
	OpcodeVPSHUFLW
	OpcodeVPSIGNB
	OpcodeVPSIGND
	OpcodeVPSIGNW
	OpcodeVPSLLD
	OpcodeVPSLLDQ
	OpcodeVPSLLQ
	OpcodeVPSLLVD
	OpcodeVPSLLVQ
	OpcodeVPSLLVW
	OpcodeVPSLLW
	OpcodeVPSRAD
	OpcodeVPSRAQ
	OpcodeVPSRAVD
	OpcodeVPSRAVQ
	OpcodeVPSRAVW
	OpcodeVPSRAW
	OpcodeVPSRLD
	OpcodeVPSRLDQ
	OpcodeVPSRLQ
	OpcodeVPSRLVD
	OpcodeVPSRLVQ
	OpcodeVPSRLVW
	OpcodeVPSRLW
	OpcodeVPSUBB
	OpcodeVPSUBD
	OpcodeVPSUBQ
	OpcodeVPSUBSB
	OpcodeVPSUBSW
	OpcodeVPSUBUSB
	OpcodeVPSUBUSW
	OpcodeVPSUBW
	OpcodeVPTERNLOGD
	OpcodeVPTERNLOGQ
	OpcodeVPTEST
	OpcodeVPTESTMB
	OpcodeVPTESTMD
	OpcodeVPTESTMQ
	OpcodeVPTESTMW
	OpcodeVPTESTNMB
	OpcodeVPTESTNMD
	OpcodeVPTESTNMQ
	OpcodeVPTESTNMW
	OpcodeVPUNPCKHBW
	OpcodeVPUNPCKHDQ
	OpcodeVPUNPCKHQDQ
	OpcodeVPUNPCKHWD
	OpcodeVPUNPCKLBW
	OpcodeVPUNPCKLDQ
	OpcodeVPUNPCKLQDQ
	OpcodeVPUNPCKLWD
	OpcodeVPXOR
	OpcodeVPXORD
	OpcodeVPXORQ
	OpcodeVRANGEPD
	OpcodeVRANGEPS
	OpcodeVRANGESD
	OpcodeVRANGESS
	OpcodeVRCP14PD
	OpcodeVRCP14PS
	OpcodeVRCP14SD
	OpcodeVRCP14SS
	OpcodeVRCP28PD
	OpcodeVRCP28PS
	OpcodeVRCP28SD
	OpcodeVRCP28SS
	OpcodeVRCPPS
	OpcodeVRCPSS
	OpcodeVREDUCEPD
	OpcodeVREDUCEPS
	OpcodeVREDUCESD
	OpcodeVREDUCESS
	OpcodeVRNDSCALEPD
	OpcodeVRNDSCALEPS
	OpcodeVRNDSCALESD
	OpcodeVRNDSCALESS
	OpcodeVROUNDPD
	OpcodeVROUNDPS
	OpcodeVROUNDSD
	OpcodeVROUNDSS
	OpcodeVRSQRT14PD
	OpcodeVRSQRT14PS
	OpcodeVRSQRT14SD
	OpcodeVRSQRT14SS
	OpcodeVRSQRT28PD
	OpcodeVRSQRT28PS
	OpcodeVRSQRT28SD
	OpcodeVRSQRT28SS
	OpcodeVRSQRTPS
	OpcodeVRSQRTSS
	OpcodeVSCALEFPD
	OpcodeVSCALEFPS
	OpcodeVSCALEFSD
	OpcodeVSCALEFSS
	OpcodeVSCATTERDPD
	OpcodeVSCATTERDPS
	OpcodeVSCATTERQPD
	OpcodeVSCATTERQPS
	OpcodeVSHUFF32X4
	OpcodeVSHUFF64X2
	OpcodeVSHUFI32X4
	OpcodeVSHUFI64X2
	OpcodeVSHUFPD
	OpcodeVSHUFPS
	OpcodeVSQRTPD
	OpcodeVSQRTPS
	OpcodeVSQRTSD
	OpcodeVSQRTSS
	OpcodeVSTMXCSR
	OpcodeVSUBPD
	OpcodeVSUBPS
	OpcodeVSUBSD
	OpcodeVSUBSS
	OpcodeVTESTPD
	OpcodeVTESTPS
	OpcodeVUCOMISD
	OpcodeVUCOMISS
	OpcodeVUNPCKHPD
	OpcodeVUNPCKHPS
	OpcodeVUNPCKLPD
	OpcodeVUNPCKLPS
	OpcodeVXORPD
	OpcodeVXORPS
	OpcodeVZEROALL
	OpcodeVZEROUPPER
	OpcodeXADDB
	OpcodeXADDL
	OpcodeXADDQ
	OpcodeXADDW
	OpcodeXCHGB
	OpcodeXCHGL
	OpcodeXCHGQ
	OpcodeXCHGW
	OpcodeXGETBV
	OpcodeXLAT
	OpcodeXORB
	OpcodeXORL
	OpcodeXORPD
	OpcodeXORPS
	OpcodeXORQ
	OpcodeXORW
	opcodemax
)

func (o Opcode) String() string {
	if OpcodeNone < o && o < opcodemax {
		return opcodestringtable[o-1]
	}
	return ""
}

var opcodestringtable = []string{
	"ADCB",
	"ADCL",
	"ADCQ",
	"ADCW",
	"ADCXL",
	"ADCXQ",
	"ADDB",
	"ADDL",
	"ADDPD",
	"ADDPS",
	"ADDQ",
	"ADDSD",
	"ADDSS",
	"ADDSUBPD",
	"ADDSUBPS",
	"ADDW",
	"ADOXL",
	"ADOXQ",
	"AESDEC",
	"AESDECLAST",
	"AESENC",
	"AESENCLAST",
	"AESIMC",
	"AESKEYGENASSIST",
	"ANDB",
	"ANDL",
	"ANDNL",
	"ANDNPD",
	"ANDNPS",
	"ANDNQ",
	"ANDPD",
	"ANDPS",
	"ANDQ",
	"ANDW",
	"BEXTRL",
	"BEXTRQ",
	"BLENDPD",
	"BLENDPS",
	"BLENDVPD",
	"BLENDVPS",
	"BLSIL",
	"BLSIQ",
	"BLSMSKL",
	"BLSMSKQ",
	"BLSRL",
	"BLSRQ",
	"BSFL",
	"BSFQ",
	"BSFW",
	"BSRL",
	"BSRQ",
	"BSRW",
	"BSWAPL",
	"BSWAPQ",
	"BTCL",
	"BTCQ",
	"BTCW",
	"BTL",
	"BTQ",
	"BTRL",
	"BTRQ",
	"BTRW",
	"BTSL",
	"BTSQ",
	"BTSW",
	"BTW",
	"BZHIL",
	"BZHIQ",
	"CALL",
	"CBW",
	"CDQ",
	"CDQE",
	"CLC",
	"CLD",
	"CLFLUSH",
	"CLFLUSHOPT",
	"CMC",
	"CMOVLCC",
	"CMOVLCS",
	"CMOVLEQ",
	"CMOVLGE",
	"CMOVLGT",
	"CMOVLHI",
	"CMOVLLE",
	"CMOVLLS",
	"CMOVLLT",
	"CMOVLMI",
	"CMOVLNE",
	"CMOVLOC",
	"CMOVLOS",
	"CMOVLPC",
	"CMOVLPL",
	"CMOVLPS",
	"CMOVQCC",
	"CMOVQCS",
	"CMOVQEQ",
	"CMOVQGE",
	"CMOVQGT",
	"CMOVQHI",
	"CMOVQLE",
	"CMOVQLS",
	"CMOVQLT",
	"CMOVQMI",
	"CMOVQNE",
	"CMOVQOC",
	"CMOVQOS",
	"CMOVQPC",
	"CMOVQPL",
	"CMOVQPS",
	"CMOVWCC",
	"CMOVWCS",
	"CMOVWEQ",
	"CMOVWGE",
	"CMOVWGT",
	"CMOVWHI",
	"CMOVWLE",
	"CMOVWLS",
	"CMOVWLT",
	"CMOVWMI",
	"CMOVWNE",
	"CMOVWOC",
	"CMOVWOS",
	"CMOVWPC",
	"CMOVWPL",
	"CMOVWPS",
	"CMPB",
	"CMPL",
	"CMPPD",
	"CMPPS",
	"CMPQ",
	"CMPSD",
	"CMPSS",
	"CMPW",
	"CMPXCHG16B",
	"CMPXCHG8B",
	"CMPXCHGB",
	"CMPXCHGL",
	"CMPXCHGQ",
	"CMPXCHGW",
	"COMISD",
	"COMISS",
	"CPUID",
	"CQO",
	"CRC32B",
	"CRC32L",
	"CRC32Q",
	"CRC32W",
	"CVTPD2PL",
	"CVTPD2PS",
	"CVTPL2PD",
	"CVTPL2PS",
	"CVTPS2PD",
	"CVTPS2PL",
	"CVTSD2SL",
	"CVTSD2SS",
	"CVTSL2SD",
	"CVTSL2SS",
	"CVTSQ2SD",
	"CVTSQ2SS",
	"CVTSS2SD",
	"CVTSS2SL",
	"CVTTPD2PL",
	"CVTTPS2PL",
	"CVTTSD2SL",
	"CVTTSD2SQ",
	"CVTTSS2SL",
	"CWD",
	"CWDE",
	"DECB",
	"DECL",
	"DECQ",
	"DECW",
	"DIVB",
	"DIVL",
	"DIVPD",
	"DIVPS",
	"DIVQ",
	"DIVSD",
	"DIVSS",
	"DIVW",
	"DPPD",
	"DPPS",
	"EXTRACTPS",
	"HADDPD",
	"HADDPS",
	"HSUBPD",
	"HSUBPS",
	"IDIVB",
	"IDIVL",
	"IDIVQ",
	"IDIVW",
	"IMUL3L",
	"IMUL3Q",
	"IMUL3W",
	"IMULB",
	"IMULL",
	"IMULQ",
	"IMULW",
	"INCB",
	"INCL",
	"INCQ",
	"INCW",
	"INSERTPS",
	"INT",
	"JA",
	"JAE",
	"JB",
	"JBE",
	"JC",
	"JCC",
	"JCS",
	"JCXZL",
	"JCXZQ",
	"JE",
	"JEQ",
	"JG",
	"JGE",
	"JGT",
	"JHI",
	"JHS",
	"JL",
	"JLE",
	"JLO",
	"JLS",
	"JLT",
	"JMI",
	"JMP",
	"JNA",
	"JNAE",
	"JNB",
	"JNBE",
	"JNC",
	"JNE",
	"JNG",
	"JNGE",
	"JNL",
	"JNLE",
	"JNO",
	"JNP",
	"JNS",
	"JNZ",
	"JO",
	"JOC",
	"JOS",
	"JP",
	"JPC",
	"JPE",
	"JPL",
	"JPO",
	"JPS",
	"JS",
	"JZ",
	"KADDB",
	"KADDD",
	"KADDQ",
	"KADDW",
	"KANDB",
	"KANDD",
	"KANDNB",
	"KANDND",
	"KANDNQ",
	"KANDNW",
	"KANDQ",
	"KANDW",
	"KMOVB",
	"KMOVD",
	"KMOVQ",
	"KMOVW",
	"KNOTB",
	"KNOTD",
	"KNOTQ",
	"KNOTW",
	"KORB",
	"KORD",
	"KORQ",
	"KORTESTB",
	"KORTESTD",
	"KORTESTQ",
	"KORTESTW",
	"KORW",
	"KSHIFTLB",
	"KSHIFTLD",
	"KSHIFTLQ",
	"KSHIFTLW",
	"KSHIFTRB",
	"KSHIFTRD",
	"KSHIFTRQ",
	"KSHIFTRW",
	"KTESTB",
	"KTESTD",
	"KTESTQ",
	"KTESTW",
	"KUNPCKBW",
	"KUNPCKDQ",
	"KUNPCKWD",
	"KXNORB",
	"KXNORD",
	"KXNORQ",
	"KXNORW",
	"KXORB",
	"KXORD",
	"KXORQ",
	"KXORW",
	"LDDQU",
	"LDMXCSR",
	"LEAL",
	"LEAQ",
	"LEAW",
	"LFENCE",
	"LZCNTL",
	"LZCNTQ",
	"LZCNTW",
	"MASKMOVDQU",
	"MASKMOVOU",
	"MAXPD",
	"MAXPS",
	"MAXSD",
	"MAXSS",
	"MFENCE",
	"MINPD",
	"MINPS",
	"MINSD",
	"MINSS",
	"MONITOR",
	"MOVAPD",
	"MOVAPS",
	"MOVB",
	"MOVBELL",
	"MOVBEQQ",
	"MOVBEWW",
	"MOVBLSX",
	"MOVBLZX",
	"MOVBQSX",
	"MOVBQZX",
	"MOVBWSX",
	"MOVBWZX",
	"MOVD",
	"MOVDDUP",
	"MOVDQ2Q",
	"MOVHLPS",
	"MOVHPD",
	"MOVHPS",
	"MOVL",
	"MOVLHPS",
	"MOVLPD",
	"MOVLPS",
	"MOVLQSX",
	"MOVLQZX",
	"MOVMSKPD",
	"MOVMSKPS",
	"MOVNTDQ",
	"MOVNTDQA",
	"MOVNTIL",
	"MOVNTIQ",
	"MOVNTO",
	"MOVNTPD",
	"MOVNTPS",
	"MOVO",
	"MOVOA",
	"MOVOU",
	"MOVQ",
	"MOVSD",
	"MOVSHDUP",
	"MOVSLDUP",
	"MOVSS",
	"MOVUPD",
	"MOVUPS",
	"MOVW",
	"MOVWLSX",
	"MOVWLZX",
	"MOVWQSX",
	"MOVWQZX",
	"MPSADBW",
	"MULB",
	"MULL",
	"MULPD",
	"MULPS",
	"MULQ",
	"MULSD",
	"MULSS",
	"MULW",
	"MULXL",
	"MULXQ",
	"MWAIT",
	"NEGB",
	"NEGL",
	"NEGQ",
	"NEGW",
	"NOP",
	"NOTB",
	"NOTL",
	"NOTQ",
	"NOTW",
	"ORB",
	"ORL",
	"ORPD",
	"ORPS",
	"ORQ",
	"ORW",
	"PABSB",
	"PABSD",
	"PABSW",
	"PACKSSLW",
	"PACKSSWB",
	"PACKUSDW",
	"PACKUSWB",
	"PADDB",
	"PADDD",
	"PADDL",
	"PADDQ",
	"PADDSB",
	"PADDSW",
	"PADDUSB",
	"PADDUSW",
	"PADDW",
	"PALIGNR",
	"PAND",
	"PANDN",
	"PAUSE",
	"PAVGB",
	"PAVGW",
	"PBLENDVB",
	"PBLENDW",
	"PCLMULQDQ",
	"PCMPEQB",
	"PCMPEQL",
	"PCMPEQQ",
	"PCMPEQW",
	"PCMPESTRI",
	"PCMPESTRM",
	"PCMPGTB",
	"PCMPGTL",
	"PCMPGTQ",
	"PCMPGTW",
	"PCMPISTRI",
	"PCMPISTRM",
	"PDEPL",
	"PDEPQ",
	"PEXTL",
	"PEXTQ",
	"PEXTRB",
	"PEXTRD",
	"PEXTRQ",
	"PEXTRW",
	"PHADDD",
	"PHADDSW",
	"PHADDW",
	"PHMINPOSUW",
	"PHSUBD",
	"PHSUBSW",
	"PHSUBW",
	"PINSRB",
	"PINSRD",
	"PINSRQ",
	"PINSRW",
	"PMADDUBSW",
	"PMADDWL",
	"PMAXSB",
	"PMAXSD",
	"PMAXSW",
	"PMAXUB",
	"PMAXUD",
	"PMAXUW",
	"PMINSB",
	"PMINSD",
	"PMINSW",
	"PMINUB",
	"PMINUD",
	"PMINUW",
	"PMOVMSKB",
	"PMOVSXBD",
	"PMOVSXBQ",
	"PMOVSXBW",
	"PMOVSXDQ",
	"PMOVSXWD",
	"PMOVSXWQ",
	"PMOVZXBD",
	"PMOVZXBQ",
	"PMOVZXBW",
	"PMOVZXDQ",
	"PMOVZXWD",
	"PMOVZXWQ",
	"PMULDQ",
	"PMULHRSW",
	"PMULHUW",
	"PMULHW",
	"PMULLD",
	"PMULLW",
	"PMULULQ",
	"POPCNTL",
	"POPCNTQ",
	"POPCNTW",
	"POPQ",
	"POPW",
	"POR",
	"PREFETCHNTA",
	"PREFETCHT0",
	"PREFETCHT1",
	"PREFETCHT2",
	"PSADBW",
	"PSHUFB",
	"PSHUFD",
	"PSHUFHW",
	"PSHUFL",
	"PSHUFLW",
	"PSIGNB",
	"PSIGND",
	"PSIGNW",
	"PSLLDQ",
	"PSLLL",
	"PSLLO",
	"PSLLQ",
	"PSLLW",
	"PSRAL",
	"PSRAW",
	"PSRLDQ",
	"PSRLL",
	"PSRLO",
	"PSRLQ",
	"PSRLW",
	"PSUBB",
	"PSUBL",
	"PSUBQ",
	"PSUBSB",
	"PSUBSW",
	"PSUBUSB",
	"PSUBUSW",
	"PSUBW",
	"PTEST",
	"PUNPCKHBW",
	"PUNPCKHLQ",
	"PUNPCKHQDQ",
	"PUNPCKHWL",
	"PUNPCKLBW",
	"PUNPCKLLQ",
	"PUNPCKLQDQ",
	"PUNPCKLWL",
	"PUSHQ",
	"PUSHW",
	"PXOR",
	"RCLB",
	"RCLL",
	"RCLQ",
	"RCLW",
	"RCPPS",
	"RCPSS",
	"RCRB",
	"RCRL",
	"RCRQ",
	"RCRW",
	"RDRANDL",
	"RDSEEDL",
	"RDTSC",
	"RDTSCP",
	"RET",
	"RETFL",
	"RETFQ",
	"RETFW",
	"ROLB",
	"ROLL",
	"ROLQ",
	"ROLW",
	"RORB",
	"RORL",
	"RORQ",
	"RORW",
	"RORXL",
	"RORXQ",
	"ROUNDPD",
	"ROUNDPS",
	"ROUNDSD",
	"ROUNDSS",
	"RSQRTPS",
	"RSQRTSS",
	"SALB",
	"SALL",
	"SALQ",
	"SALW",
	"SARB",
	"SARL",
	"SARQ",
	"SARW",
	"SARXL",
	"SARXQ",
	"SBBB",
	"SBBL",
	"SBBQ",
	"SBBW",
	"SETCC",
	"SETCS",
	"SETEQ",
	"SETGE",
	"SETGT",
	"SETHI",
	"SETLE",
	"SETLS",
	"SETLT",
	"SETMI",
	"SETNE",
	"SETOC",
	"SETOS",
	"SETPC",
	"SETPL",
	"SETPS",
	"SFENCE",
	"SHA1MSG1",
	"SHA1MSG2",
	"SHA1NEXTE",
	"SHA1RNDS4",
	"SHA256MSG1",
	"SHA256MSG2",
	"SHA256RNDS2",
	"SHLB",
	"SHLL",
	"SHLQ",
	"SHLW",
	"SHLXL",
	"SHLXQ",
	"SHRB",
	"SHRL",
	"SHRQ",
	"SHRW",
	"SHRXL",
	"SHRXQ",
	"SHUFPD",
	"SHUFPS",
	"SQRTPD",
	"SQRTPS",
	"SQRTSD",
	"SQRTSS",
	"STC",
	"STD",
	"STMXCSR",
	"SUBB",
	"SUBL",
	"SUBPD",
	"SUBPS",
	"SUBQ",
	"SUBSD",
	"SUBSS",
	"SUBW",
	"SYSCALL",
	"TESTB",
	"TESTL",
	"TESTQ",
	"TESTW",
	"TZCNTL",
	"TZCNTQ",
	"TZCNTW",
	"UCOMISD",
	"UCOMISS",
	"UD2",
	"UNPCKHPD",
	"UNPCKHPS",
	"UNPCKLPD",
	"UNPCKLPS",
	"VADDPD",
	"VADDPS",
	"VADDSD",
	"VADDSS",
	"VADDSUBPD",
	"VADDSUBPS",
	"VAESDEC",
	"VAESDECLAST",
	"VAESENC",
	"VAESENCLAST",
	"VAESIMC",
	"VAESKEYGENASSIST",
	"VALIGND",
	"VALIGNQ",
	"VANDNPD",
	"VANDNPS",
	"VANDPD",
	"VANDPS",
	"VBLENDMPD",
	"VBLENDMPS",
	"VBLENDPD",
	"VBLENDPS",
	"VBLENDVPD",
	"VBLENDVPS",
	"VBROADCASTF128",
	"VBROADCASTF32X2",
	"VBROADCASTF32X4",
	"VBROADCASTF32X8",
	"VBROADCASTF64X2",
	"VBROADCASTF64X4",
	"VBROADCASTI128",
	"VBROADCASTI32X2",
	"VBROADCASTI32X4",
	"VBROADCASTI32X8",
	"VBROADCASTI64X2",
	"VBROADCASTI64X4",
	"VBROADCASTSD",
	"VBROADCASTSS",
	"VCMPPD",
	"VCMPPS",
	"VCMPSD",
	"VCMPSS",
	"VCOMISD",
	"VCOMISS",
	"VCOMPRESSPD",
	"VCOMPRESSPS",
	"VCVTDQ2PD",
	"VCVTDQ2PS",
	"VCVTPD2DQ",
	"VCVTPD2DQX",
	"VCVTPD2DQY",
	"VCVTPD2PS",
	"VCVTPD2PSX",
	"VCVTPD2PSY",
	"VCVTPD2QQ",
	"VCVTPD2UDQ",
	"VCVTPD2UDQX",
	"VCVTPD2UDQY",
	"VCVTPD2UQQ",
	"VCVTPH2PS",
	"VCVTPS2DQ",
	"VCVTPS2PD",
	"VCVTPS2PH",
	"VCVTPS2QQ",
	"VCVTPS2UDQ",
	"VCVTPS2UQQ",
	"VCVTQQ2PD",
	"VCVTQQ2PS",
	"VCVTQQ2PSX",
	"VCVTQQ2PSY",
	"VCVTSD2SI",
	"VCVTSD2SIQ",
	"VCVTSD2SS",
	"VCVTSD2USIL",
	"VCVTSD2USIQ",
	"VCVTSI2SDL",
	"VCVTSI2SDQ",
	"VCVTSI2SSL",
	"VCVTSI2SSQ",
	"VCVTSS2SD",
	"VCVTSS2SI",
	"VCVTSS2SIQ",
	"VCVTSS2USIL",
	"VCVTSS2USIQ",
	"VCVTTPD2DQ",
	"VCVTTPD2DQX",
	"VCVTTPD2DQY",
	"VCVTTPD2QQ",
	"VCVTTPD2UDQ",
	"VCVTTPD2UDQX",
	"VCVTTPD2UDQY",
	"VCVTTPD2UQQ",
	"VCVTTPS2DQ",
	"VCVTTPS2QQ",
	"VCVTTPS2UDQ",
	"VCVTTPS2UQQ",
	"VCVTTSD2SI",
	"VCVTTSD2SIQ",
	"VCVTTSD2USIL",
	"VCVTTSD2USIQ",
	"VCVTTSS2SI",
	"VCVTTSS2SIQ",
	"VCVTTSS2USIL",
	"VCVTTSS2USIQ",
	"VCVTUDQ2PD",
	"VCVTUDQ2PS",
	"VCVTUQQ2PD",
	"VCVTUQQ2PS",
	"VCVTUQQ2PSX",
	"VCVTUQQ2PSY",
	"VCVTUSI2SDL",
	"VCVTUSI2SDQ",
	"VCVTUSI2SSL",
	"VCVTUSI2SSQ",
	"VDBPSADBW",
	"VDIVPD",
	"VDIVPS",
	"VDIVSD",
	"VDIVSS",
	"VDPPD",
	"VDPPS",
	"VEXP2PD",
	"VEXP2PS",
	"VEXPANDPD",
	"VEXPANDPS",
	"VEXTRACTF128",
	"VEXTRACTF32X4",
	"VEXTRACTF32X8",
	"VEXTRACTF64X2",
	"VEXTRACTF64X4",
	"VEXTRACTI128",
	"VEXTRACTI32X4",
	"VEXTRACTI32X8",
	"VEXTRACTI64X2",
	"VEXTRACTI64X4",
	"VEXTRACTPS",
	"VFIXUPIMMPD",
	"VFIXUPIMMPS",
	"VFIXUPIMMSD",
	"VFIXUPIMMSS",
	"VFMADD132PD",
	"VFMADD132PS",
	"VFMADD132SD",
	"VFMADD132SS",
	"VFMADD213PD",
	"VFMADD213PS",
	"VFMADD213SD",
	"VFMADD213SS",
	"VFMADD231PD",
	"VFMADD231PS",
	"VFMADD231SD",
	"VFMADD231SS",
	"VFMADDSUB132PD",
	"VFMADDSUB132PS",
	"VFMADDSUB213PD",
	"VFMADDSUB213PS",
	"VFMADDSUB231PD",
	"VFMADDSUB231PS",
	"VFMSUB132PD",
	"VFMSUB132PS",
	"VFMSUB132SD",
	"VFMSUB132SS",
	"VFMSUB213PD",
	"VFMSUB213PS",
	"VFMSUB213SD",
	"VFMSUB213SS",
	"VFMSUB231PD",
	"VFMSUB231PS",
	"VFMSUB231SD",
	"VFMSUB231SS",
	"VFMSUBADD132PD",
	"VFMSUBADD132PS",
	"VFMSUBADD213PD",
	"VFMSUBADD213PS",
	"VFMSUBADD231PD",
	"VFMSUBADD231PS",
	"VFNMADD132PD",
	"VFNMADD132PS",
	"VFNMADD132SD",
	"VFNMADD132SS",
	"VFNMADD213PD",
	"VFNMADD213PS",
	"VFNMADD213SD",
	"VFNMADD213SS",
	"VFNMADD231PD",
	"VFNMADD231PS",
	"VFNMADD231SD",
	"VFNMADD231SS",
	"VFNMSUB132PD",
	"VFNMSUB132PS",
	"VFNMSUB132SD",
	"VFNMSUB132SS",
	"VFNMSUB213PD",
	"VFNMSUB213PS",
	"VFNMSUB213SD",
	"VFNMSUB213SS",
	"VFNMSUB231PD",
	"VFNMSUB231PS",
	"VFNMSUB231SD",
	"VFNMSUB231SS",
	"VFPCLASSPDX",
	"VFPCLASSPDY",
	"VFPCLASSPDZ",
	"VFPCLASSPSX",
	"VFPCLASSPSY",
	"VFPCLASSPSZ",
	"VFPCLASSSD",
	"VFPCLASSSS",
	"VGATHERDPD",
	"VGATHERDPS",
	"VGATHERQPD",
	"VGATHERQPS",
	"VGETEXPPD",
	"VGETEXPPS",
	"VGETEXPSD",
	"VGETEXPSS",
	"VGETMANTPD",
	"VGETMANTPS",
	"VGETMANTSD",
	"VGETMANTSS",
	"VHADDPD",
	"VHADDPS",
	"VHSUBPD",
	"VHSUBPS",
	"VINSERTF128",
	"VINSERTF32X4",
	"VINSERTF32X8",
	"VINSERTF64X2",
	"VINSERTF64X4",
	"VINSERTI128",
	"VINSERTI32X4",
	"VINSERTI32X8",
	"VINSERTI64X2",
	"VINSERTI64X4",
	"VINSERTPS",
	"VLDDQU",
	"VLDMXCSR",
	"VMASKMOVDQU",
	"VMASKMOVPD",
	"VMASKMOVPS",
	"VMAXPD",
	"VMAXPS",
	"VMAXSD",
	"VMAXSS",
	"VMINPD",
	"VMINPS",
	"VMINSD",
	"VMINSS",
	"VMOVAPD",
	"VMOVAPS",
	"VMOVD",
	"VMOVDDUP",
	"VMOVDQA",
	"VMOVDQA32",
	"VMOVDQA64",
	"VMOVDQU",
	"VMOVDQU16",
	"VMOVDQU32",
	"VMOVDQU64",
	"VMOVDQU8",
	"VMOVHLPS",
	"VMOVHPD",
	"VMOVHPS",
	"VMOVLHPS",
	"VMOVLPD",
	"VMOVLPS",
	"VMOVMSKPD",
	"VMOVMSKPS",
	"VMOVNTDQ",
	"VMOVNTDQA",
	"VMOVNTPD",
	"VMOVNTPS",
	"VMOVQ",
	"VMOVSD",
	"VMOVSHDUP",
	"VMOVSLDUP",
	"VMOVSS",
	"VMOVUPD",
	"VMOVUPS",
	"VMPSADBW",
	"VMULPD",
	"VMULPS",
	"VMULSD",
	"VMULSS",
	"VORPD",
	"VORPS",
	"VPABSB",
	"VPABSD",
	"VPABSQ",
	"VPABSW",
	"VPACKSSDW",
	"VPACKSSWB",
	"VPACKUSDW",
	"VPACKUSWB",
	"VPADDB",
	"VPADDD",
	"VPADDQ",
	"VPADDSB",
	"VPADDSW",
	"VPADDUSB",
	"VPADDUSW",
	"VPADDW",
	"VPALIGNR",
	"VPAND",
	"VPANDD",
	"VPANDN",
	"VPANDND",
	"VPANDNQ",
	"VPANDQ",
	"VPAVGB",
	"VPAVGW",
	"VPBLENDD",
	"VPBLENDMB",
	"VPBLENDMD",
	"VPBLENDMQ",
	"VPBLENDMW",
	"VPBLENDVB",
	"VPBLENDW",
	"VPBROADCASTB",
	"VPBROADCASTD",
	"VPBROADCASTMB2Q",
	"VPBROADCASTMW2D",
	"VPBROADCASTQ",
	"VPBROADCASTW",
	"VPCLMULQDQ",
	"VPCMPB",
	"VPCMPD",
	"VPCMPEQB",
	"VPCMPEQD",
	"VPCMPEQQ",
	"VPCMPEQW",
	"VPCMPESTRI",
	"VPCMPESTRM",
	"VPCMPGTB",
	"VPCMPGTD",
	"VPCMPGTQ",
	"VPCMPGTW",
	"VPCMPISTRI",
	"VPCMPISTRM",
	"VPCMPQ",
	"VPCMPUB",
	"VPCMPUD",
	"VPCMPUQ",
	"VPCMPUW",
	"VPCMPW",
	"VPCOMPRESSD",
	"VPCOMPRESSQ",
	"VPCONFLICTD",
	"VPCONFLICTQ",
	"VPERM2F128",
	"VPERM2I128",
	"VPERMB",
	"VPERMD",
	"VPERMI2B",
	"VPERMI2D",
	"VPERMI2PD",
	"VPERMI2PS",
	"VPERMI2Q",
	"VPERMI2W",
	"VPERMILPD",
	"VPERMILPS",
	"VPERMPD",
	"VPERMPS",
	"VPERMQ",
	"VPERMT2B",
	"VPERMT2D",
	"VPERMT2PD",
	"VPERMT2PS",
	"VPERMT2Q",
	"VPERMT2W",
	"VPERMW",
	"VPEXPANDD",
	"VPEXPANDQ",
	"VPEXTRB",
	"VPEXTRD",
	"VPEXTRQ",
	"VPEXTRW",
	"VPGATHERDD",
	"VPGATHERDQ",
	"VPGATHERQD",
	"VPGATHERQQ",
	"VPHADDD",
	"VPHADDSW",
	"VPHADDW",
	"VPHMINPOSUW",
	"VPHSUBD",
	"VPHSUBSW",
	"VPHSUBW",
	"VPINSRB",
	"VPINSRD",
	"VPINSRQ",
	"VPINSRW",
	"VPLZCNTD",
	"VPLZCNTQ",
	"VPMADD52HUQ",
	"VPMADD52LUQ",
	"VPMADDUBSW",
	"VPMADDWD",
	"VPMASKMOVD",
	"VPMASKMOVQ",
	"VPMAXSB",
	"VPMAXSD",
	"VPMAXSQ",
	"VPMAXSW",
	"VPMAXUB",
	"VPMAXUD",
	"VPMAXUQ",
	"VPMAXUW",
	"VPMINSB",
	"VPMINSD",
	"VPMINSQ",
	"VPMINSW",
	"VPMINUB",
	"VPMINUD",
	"VPMINUQ",
	"VPMINUW",
	"VPMOVB2M",
	"VPMOVD2M",
	"VPMOVDB",
	"VPMOVDW",
	"VPMOVM2B",
	"VPMOVM2D",
	"VPMOVM2Q",
	"VPMOVM2W",
	"VPMOVMSKB",
	"VPMOVQ2M",
	"VPMOVQB",
	"VPMOVQD",
	"VPMOVQW",
	"VPMOVSDB",
	"VPMOVSDW",
	"VPMOVSQB",
	"VPMOVSQD",
	"VPMOVSQW",
	"VPMOVSWB",
	"VPMOVSXBD",
	"VPMOVSXBQ",
	"VPMOVSXBW",
	"VPMOVSXDQ",
	"VPMOVSXWD",
	"VPMOVSXWQ",
	"VPMOVUSDB",
	"VPMOVUSDW",
	"VPMOVUSQB",
	"VPMOVUSQD",
	"VPMOVUSQW",
	"VPMOVUSWB",
	"VPMOVW2M",
	"VPMOVWB",
	"VPMOVZXBD",
	"VPMOVZXBQ",
	"VPMOVZXBW",
	"VPMOVZXDQ",
	"VPMOVZXWD",
	"VPMOVZXWQ",
	"VPMULDQ",
	"VPMULHRSW",
	"VPMULHUW",
	"VPMULHW",
	"VPMULLD",
	"VPMULLQ",
	"VPMULLW",
	"VPMULTISHIFTQB",
	"VPMULUDQ",
	"VPOPCNTD",
	"VPOPCNTQ",
	"VPOR",
	"VPORD",
	"VPORQ",
	"VPROLD",
	"VPROLQ",
	"VPROLVD",
	"VPROLVQ",
	"VPRORD",
	"VPRORQ",
	"VPRORVD",
	"VPRORVQ",
	"VPSADBW",
	"VPSCATTERDD",
	"VPSCATTERDQ",
	"VPSCATTERQD",
	"VPSCATTERQQ",
	"VPSHUFB",
	"VPSHUFD",
	"VPSHUFHW",
	"VPSHUFLW",
	"VPSIGNB",
	"VPSIGND",
	"VPSIGNW",
	"VPSLLD",
	"VPSLLDQ",
	"VPSLLQ",
	"VPSLLVD",
	"VPSLLVQ",
	"VPSLLVW",
	"VPSLLW",
	"VPSRAD",
	"VPSRAQ",
	"VPSRAVD",
	"VPSRAVQ",
	"VPSRAVW",
	"VPSRAW",
	"VPSRLD",
	"VPSRLDQ",
	"VPSRLQ",
	"VPSRLVD",
	"VPSRLVQ",
	"VPSRLVW",
	"VPSRLW",
	"VPSUBB",
	"VPSUBD",
	"VPSUBQ",
	"VPSUBSB",
	"VPSUBSW",
	"VPSUBUSB",
	"VPSUBUSW",
	"VPSUBW",
	"VPTERNLOGD",
	"VPTERNLOGQ",
	"VPTEST",
	"VPTESTMB",
	"VPTESTMD",
	"VPTESTMQ",
	"VPTESTMW",
	"VPTESTNMB",
	"VPTESTNMD",
	"VPTESTNMQ",
	"VPTESTNMW",
	"VPUNPCKHBW",
	"VPUNPCKHDQ",
	"VPUNPCKHQDQ",
	"VPUNPCKHWD",
	"VPUNPCKLBW",
	"VPUNPCKLDQ",
	"VPUNPCKLQDQ",
	"VPUNPCKLWD",
	"VPXOR",
	"VPXORD",
	"VPXORQ",
	"VRANGEPD",
	"VRANGEPS",
	"VRANGESD",
	"VRANGESS",
	"VRCP14PD",
	"VRCP14PS",
	"VRCP14SD",
	"VRCP14SS",
	"VRCP28PD",
	"VRCP28PS",
	"VRCP28SD",
	"VRCP28SS",
	"VRCPPS",
	"VRCPSS",
	"VREDUCEPD",
	"VREDUCEPS",
	"VREDUCESD",
	"VREDUCESS",
	"VRNDSCALEPD",
	"VRNDSCALEPS",
	"VRNDSCALESD",
	"VRNDSCALESS",
	"VROUNDPD",
	"VROUNDPS",
	"VROUNDSD",
	"VROUNDSS",
	"VRSQRT14PD",
	"VRSQRT14PS",
	"VRSQRT14SD",
	"VRSQRT14SS",
	"VRSQRT28PD",
	"VRSQRT28PS",
	"VRSQRT28SD",
	"VRSQRT28SS",
	"VRSQRTPS",
	"VRSQRTSS",
	"VSCALEFPD",
	"VSCALEFPS",
	"VSCALEFSD",
	"VSCALEFSS",
	"VSCATTERDPD",
	"VSCATTERDPS",
	"VSCATTERQPD",
	"VSCATTERQPS",
	"VSHUFF32X4",
	"VSHUFF64X2",
	"VSHUFI32X4",
	"VSHUFI64X2",
	"VSHUFPD",
	"VSHUFPS",
	"VSQRTPD",
	"VSQRTPS",
	"VSQRTSD",
	"VSQRTSS",
	"VSTMXCSR",
	"VSUBPD",
	"VSUBPS",
	"VSUBSD",
	"VSUBSS",
	"VTESTPD",
	"VTESTPS",
	"VUCOMISD",
	"VUCOMISS",
	"VUNPCKHPD",
	"VUNPCKHPS",
	"VUNPCKLPD",
	"VUNPCKLPS",
	"VXORPD",
	"VXORPS",
	"VZEROALL",
	"VZEROUPPER",
	"XADDB",
	"XADDL",
	"XADDQ",
	"XADDW",
	"XCHGB",
	"XCHGL",
	"XCHGQ",
	"XCHGW",
	"XGETBV",
	"XLAT",
	"XORB",
	"XORL",
	"XORPD",
	"XORPS",
	"XORQ",
	"XORW",
}

var forms = []Form{
	{OpcodeADCB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionRW}}},
	{OpcodeADCB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeADCB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeADCB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeADCB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeADCB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeADCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeADCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeADCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADCXL, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADCXL, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADCXQ, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADCXQ, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionRW}}},
	{OpcodeADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADDPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADDSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDSUBPD, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDSUBPD, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDSUBPS, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDSUBPS, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeADOXL, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADOXL, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeADOXQ, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeADOXQ, SuffixesClassNIL, 0, ISAsADX, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeAESDEC, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeAESDEC, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeAESDECLAST, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeAESDECLAST, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeAESENC, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeAESENC, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeAESENCLAST, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeAESENCLAST, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeAESIMC, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeAESIMC, SuffixesClassNIL, 0, ISAsAES, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeAESKEYGENASSIST, SuffixesClassNIL, 0, ISAsAES, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeAESKEYGENASSIST, SuffixesClassNIL, 0, ISAsAES, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeANDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionRW}}},
	{OpcodeANDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeANDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeANDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeANDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeANDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeANDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeANDNL, SuffixesClassNIL, 0, ISAsBMI, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeANDNL, SuffixesClassNIL, FeatureCancellingInputs, ISAsBMI, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeANDNPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDNPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDNPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDNPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDNQ, SuffixesClassNIL, 0, ISAsBMI, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeANDNQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsBMI, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeANDPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeANDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeANDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBEXTRL, SuffixesClassNIL, 0, ISAsBMI, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBEXTRL, SuffixesClassNIL, 0, ISAsBMI, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBEXTRQ, SuffixesClassNIL, 0, ISAsBMI, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBEXTRQ, SuffixesClassNIL, 0, ISAsBMI, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBLENDPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLENDPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLENDPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLENDPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLENDVPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLENDVPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLENDVPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLENDVPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeBLSIL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBLSIL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBLSIQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBLSIQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBLSMSKL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBLSMSKL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBLSMSKQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBLSMSKQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBLSRL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBLSRL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBLSRQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBLSRQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBSFL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBSFL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBSFQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBSFQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBSFW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBSFW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBSRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBSRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBSRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBSRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBSRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBSRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBSWAPL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBSWAPQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBTCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeBTCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBTCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeBTCL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBTCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeBTCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBTCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeBTCQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBTCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeBTCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBTCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeBTCW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}}},
	{OpcodeBTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}}},
	{OpcodeBTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}}},
	{OpcodeBTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}}},
	{OpcodeBTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}}},
	{OpcodeBTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}}},
	{OpcodeBTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}}},
	{OpcodeBTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}}},
	{OpcodeBTRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeBTRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBTRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeBTRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBTRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeBTRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBTRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeBTRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBTRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeBTRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBTRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeBTRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBTSL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeBTSL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBTSL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeBTSL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeBTSQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeBTSQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBTSQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeBTSQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeBTSW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeBTSW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBTSW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeBTSW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeBTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionR}}},
	{OpcodeBTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}}},
	{OpcodeBTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionR}}},
	{OpcodeBTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}}},
	{OpcodeBZHIL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBZHIL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeBZHIQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeBZHIQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCALL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeCBW, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterAX), true, ActionW}, {uint8(ImplicitRegisterAL), true, ActionR}}},
	{OpcodeCDQ, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeCDQE, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionW}}},
	{OpcodeCLC, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodeCLD, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodeCLFLUSH, SuffixesClassNIL, 0, ISAsCLFLUSH, 1, Operands{{uint8(OperandTypeM8), false, ActionR}}},
	{OpcodeCLFLUSHOPT, SuffixesClassNIL, 0, ISAsCLFLUSHOPT, 1, Operands{{uint8(OperandTypeM8), false, ActionR}}},
	{OpcodeCMC, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodeCMOVLCC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLCC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLCS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLCS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLEQ, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLEQ, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLGE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLGE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLGT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLGT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLHI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLHI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLLE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLLE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLLS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLLS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLLT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLLT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLMI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLMI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLNE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLNE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLOC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLOC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLOS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLOS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLPC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLPC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLPL, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLPL, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLPS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVLPS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMOVQCC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQCC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQCS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQCS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQEQ, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQEQ, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQGE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQGE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQGT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQGT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQHI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQHI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQLE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQLE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQLS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQLS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQLT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQLT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQMI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQMI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQNE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQNE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQOC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQOC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQOS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQOS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQPC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQPC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQPL, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQPL, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQPS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVQPS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMOVWCC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWCC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWCS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWCS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWEQ, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWEQ, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWGE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWGE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWGT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWGT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWHI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWHI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWLE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWLE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWLS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWLS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWLT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWLT, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWMI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWMI, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWNE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWNE, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWOC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWOC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWOS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWOS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWPC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWPC, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWPL, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWPL, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWPS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMOVWPS, SuffixesClassNIL, 0, ISAsCMOV, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCMPB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeAL), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionR}}},
	{OpcodeCMPB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionR}}},
	{OpcodeCMPB, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionR}}},
	{OpcodeCMPL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeEAX), false, ActionR}, {uint8(OperandTypeIMM32), false, ActionNone}}},
	{OpcodeCMPL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeIMM32), false, ActionNone}}},
	{OpcodeCMPL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}}},
	{OpcodeCMPL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeIMM32), false, ActionNone}}},
	{OpcodeCMPL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}}},
	{OpcodeCMPL, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}}},
	{OpcodeCMPPD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPPD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPPS, SuffixesClassNIL, 0, ISAsSSE, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPPS, SuffixesClassNIL, 0, ISAsSSE, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeIMM32), false, ActionNone}}},
	{OpcodeCMPQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}}},
	{OpcodeCMPQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeIMM32), false, ActionNone}}},
	{OpcodeCMPQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}}},
	{OpcodeCMPQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}}},
	{OpcodeCMPQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeRAX), false, ActionR}, {uint8(OperandTypeIMM32), false, ActionNone}}},
	{OpcodeCMPSD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPSD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPSS, SuffixesClassNIL, 0, ISAsSSE, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPSS, SuffixesClassNIL, 0, ISAsSSE, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeAX), false, ActionR}, {uint8(OperandTypeIMM16), false, ActionNone}}},
	{OpcodeCMPW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeIMM16), false, ActionNone}}},
	{OpcodeCMPW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}}},
	{OpcodeCMPW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeIMM16), false, ActionNone}}},
	{OpcodeCMPW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeCMPW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionR}}},
	{OpcodeCMPW, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}}},
	{OpcodeCMPXCHG16B, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRBX), true, ActionR}, {uint8(ImplicitRegisterRCX), true, ActionR}, {uint8(ImplicitRegisterRDX), true, ActionRW}}},
	{OpcodeCMPXCHG8B, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEBX), true, ActionR}, {uint8(ImplicitRegisterECX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionRW}}},
	{OpcodeCMPXCHGB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeCMPXCHGB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeCMPXCHGL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeCMPXCHGL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCMPXCHGQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeCMPXCHGQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCMPXCHGW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeCMPXCHGW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeCOMISD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeCOMISD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeCOMISS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeCOMISS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeCPUID, SuffixesClassNIL, 0, ISAsCPUID, 0, Operands{{uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEBX), true, ActionW}, {uint8(ImplicitRegisterECX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeCQO, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterRAX), true, ActionR}, {uint8(ImplicitRegisterRDX), true, ActionW}}},
	{OpcodeCRC32B, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCRC32B, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCRC32B, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCRC32B, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCRC32L, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCRC32L, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCRC32Q, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCRC32Q, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeCRC32W, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCRC32W, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeCVTPD2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPD2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPD2PS, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPD2PS, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPL2PD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPL2PD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPL2PS, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPL2PS, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPS2PD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPS2PD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPS2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTPS2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTSD2SL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTSD2SL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCVTSD2SL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTSD2SL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCVTSD2SS, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSD2SS, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSL2SD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSL2SD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSL2SS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSL2SS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSQ2SD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSQ2SD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSQ2SS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSQ2SS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSS2SD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSS2SD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeCVTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCVTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCVTTPD2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTTPD2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTTPS2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTTPS2PL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeCVTTSD2SL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTTSD2SL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTTSD2SQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCVTTSD2SQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCVTTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCVTTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeCVTTSS2SL, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeCWD, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterAX), true, ActionR}, {uint8(ImplicitRegisterDX), true, ActionW}}},
	{OpcodeCWDE, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterAX), true, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionW}}},
	{OpcodeDECB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeDECB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeDECL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeDECL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeDECQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeDECQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeDECW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeDECW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeDIVB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}}},
	{OpcodeDIVB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}}},
	{OpcodeDIVL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionRW}}},
	{OpcodeDIVL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionRW}}},
	{OpcodeDIVPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionRW}}},
	{OpcodeDIVQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionRW}}},
	{OpcodeDIVSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDIVW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionRW}}},
	{OpcodeDIVW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionRW}}},
	{OpcodeDPPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDPPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDPPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeDPPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeEXTRACTPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM2U), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeEXTRACTPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM2U), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeHADDPD, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeHADDPD, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeHADDPS, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeHADDPS, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeHSUBPD, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeHSUBPD, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeHSUBPS, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeHSUBPS, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeIDIVB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}}},
	{OpcodeIDIVB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}}},
	{OpcodeIDIVL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionRW}}},
	{OpcodeIDIVL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionRW}}},
	{OpcodeIDIVQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionRW}}},
	{OpcodeIDIVQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionRW}}},
	{OpcodeIDIVW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionRW}}},
	{OpcodeIDIVW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionRW}}},
	{OpcodeIMUL3L, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeIMUL3L, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeIMUL3L, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeIMUL3L, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeIMUL3Q, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeIMUL3Q, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeIMUL3Q, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeIMUL3Q, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeIMUL3W, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeIMUL3W, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeIMUL3W, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeIMUL3W, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeIMULB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionW}, {uint8(ImplicitRegisterAL), true, ActionR}}},
	{OpcodeIMULB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionW}, {uint8(ImplicitRegisterAL), true, ActionR}}},
	{OpcodeIMULL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeIMULL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeIMULL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeIMULL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeIMULQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeIMULQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionW}}},
	{OpcodeIMULQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeIMULQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionW}}},
	{OpcodeIMULW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeIMULW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionW}}},
	{OpcodeIMULW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeIMULW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionW}}},
	{OpcodeINCB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeINCB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeINCL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeINCL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeINCQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeINCQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeINCW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeINCW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeINSERTPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeINSERTPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeINT, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandType3), false, ActionNone}}},
	{OpcodeINT, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodeJA, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJA, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJAE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJAE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJB, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJB, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJBE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJBE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJCC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJCC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJCS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJCS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJCXZL, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}, {uint8(ImplicitRegisterECX), true, ActionR}}},
	{OpcodeJCXZQ, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}, {uint8(ImplicitRegisterRCX), true, ActionR}}},
	{OpcodeJE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJEQ, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJEQ, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJG, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJG, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJGE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJGE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJGT, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJGT, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJHI, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJHI, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJHS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJHS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJL, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJL, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJLE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJLE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJLO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJLO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJLS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJLS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJLT, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJLT, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJMI, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJMI, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJMP, SuffixesClassNIL, FeatureBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJMP, SuffixesClassNIL, FeatureBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJMP, SuffixesClassNIL, FeatureBranch, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionR}}},
	{OpcodeJMP, SuffixesClassNIL, FeatureBranch, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionR}}},
	{OpcodeJNA, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNA, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNAE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNAE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNB, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNB, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNBE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNBE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNG, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNG, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNGE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNGE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNL, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNL, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNLE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNLE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNP, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNP, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJNZ, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJNZ, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJOC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJOC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJOS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJOS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJP, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJP, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJPC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJPC, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJPE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJPE, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJPL, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJPL, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJPO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJPO, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJPS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJPS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJS, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeJZ, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL32), false, ActionNone}}},
	{OpcodeJZ, SuffixesClassNIL, FeatureBranch | FeatureConditionalBranch, ISAsBase, 1, Operands{{uint8(OperandTypeREL8), false, ActionNone}}},
	{OpcodeKADDB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKADDD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKADDQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKADDW, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDNB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDND, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDNQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDNW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKANDW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeKMOVB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeKMOVB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeKMOVD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeKMOVD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeKMOVQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeKMOVQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeKMOVW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeKMOVW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKMOVW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKNOTB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKNOTD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKNOTQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKNOTW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKORB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKORD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKORQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKORTESTB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKORTESTD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKORTESTQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKORTESTW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKORW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTLB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTLD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTLQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTLW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTRB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTRD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTRQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKSHIFTRW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKTESTB, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKTESTD, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKTESTQ, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKTESTW, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}}},
	{OpcodeKUNPCKBW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKUNPCKDQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKUNPCKWD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXNORB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXNORD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXNORQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXNORW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXORB, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXORD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXORQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeKXORW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeLDDQU, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeLDMXCSR, SuffixesClassNIL, 0, ISAsSSE, 1, Operands{{uint8(OperandTypeM32), false, ActionR}}},
	{OpcodeLEAL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeLEAQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeLEAW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeLFENCE, SuffixesClassNIL, 0, ISAsSSE2, 0, Operands{}},
	{OpcodeLZCNTL, SuffixesClassNIL, 0, ISAsLZCNT, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeLZCNTL, SuffixesClassNIL, 0, ISAsLZCNT, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeLZCNTQ, SuffixesClassNIL, 0, ISAsLZCNT, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeLZCNTQ, SuffixesClassNIL, 0, ISAsLZCNT, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeLZCNTW, SuffixesClassNIL, 0, ISAsLZCNT, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeLZCNTW, SuffixesClassNIL, 0, ISAsLZCNT, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMASKMOVDQU, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterRDI), true, ActionR}}},
	{OpcodeMASKMOVOU, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterRDI), true, ActionR}}},
	{OpcodeMAXPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMAXPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMAXPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMAXPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMAXSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMAXSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMAXSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMAXSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMFENCE, SuffixesClassNIL, 0, ISAsSSE2, 0, Operands{}},
	{OpcodeMINPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMINPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMINPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMINPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMINSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMINSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMINSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMINSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMONITOR, SuffixesClassNIL, 0, ISAsMONITOR, 0, Operands{{uint8(ImplicitRegisterRAX), true, ActionR}, {uint8(ImplicitRegisterECX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionR}}},
	{OpcodeMOVAPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVAPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVAPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVAPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVAPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVAPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeMOVB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeMOVB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeMOVB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeMOVB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeMOVBELL, SuffixesClassNIL, 0, ISAsMOVBE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVBELL, SuffixesClassNIL, 0, ISAsMOVBE, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVBEQQ, SuffixesClassNIL, 0, ISAsMOVBE, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVBEQQ, SuffixesClassNIL, 0, ISAsMOVBE, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVBEWW, SuffixesClassNIL, 0, ISAsMOVBE, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVBEWW, SuffixesClassNIL, 0, ISAsMOVBE, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeMOVBLSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVBLSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVBLZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVBLZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVBQSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVBQSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVBQZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVBQZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVBWSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVBWSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVBWZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVBWZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM64), false, ActionNone}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVD, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVDDUP, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVDDUP, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM64), false, ActionNone}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVDQ2Q, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVHLPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVHPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVHPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVHPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVHPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVLHPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVLPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVLPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVLPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVLPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVLQSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVLQSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVLQZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVMSKPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVMSKPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVNTDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVNTDQA, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVNTIL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVNTIQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVNTO, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVNTPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVNTPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVO, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVO, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVO, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVOA, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVOA, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVOA, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVOU, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVOU, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVOU, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM64), false, ActionNone}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeMOVSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVSHDUP, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVSHDUP, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVSLDUP, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVSLDUP, SuffixesClassNIL, 0, ISAsSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeMOVSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMOVUPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVUPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVUPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVUPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVUPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeMOVUPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeMOVW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeMOVW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeMOVW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeMOVWLSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVWLSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVWLZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVWLZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeMOVWQSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVWQSX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVWQZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMOVWQZX, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeMPSADBW, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMPSADBW, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionW}, {uint8(ImplicitRegisterAL), true, ActionR}}},
	{OpcodeMULB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionW}, {uint8(ImplicitRegisterAL), true, ActionR}}},
	{OpcodeMULL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeMULL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionRW}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeMULPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionW}}},
	{OpcodeMULQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(ImplicitRegisterRAX), true, ActionRW}, {uint8(ImplicitRegisterRDX), true, ActionW}}},
	{OpcodeMULSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeMULW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionW}}},
	{OpcodeMULW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(ImplicitRegisterAX), true, ActionRW}, {uint8(ImplicitRegisterDX), true, ActionW}}},
	{OpcodeMULXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}, {uint8(OperandTypeR32), false, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionR}}},
	{OpcodeMULXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}, {uint8(OperandTypeR32), false, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionR}}},
	{OpcodeMULXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}, {uint8(OperandTypeR64), false, ActionW}, {uint8(ImplicitRegisterRDX), true, ActionR}}},
	{OpcodeMULXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}, {uint8(OperandTypeR64), false, ActionW}, {uint8(ImplicitRegisterRDX), true, ActionR}}},
	{OpcodeMWAIT, SuffixesClassNIL, 0, ISAsMONITOR, 0, Operands{{uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterECX), true, ActionR}}},
	{OpcodeNEGB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeNEGB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeNEGL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeNEGL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeNEGQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeNEGQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeNEGW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeNEGW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeNOP, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodeNOTB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeNOTB, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeNOTL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeNOTL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeNOTQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeNOTQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeNOTW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeNOTW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionRW}}},
	{OpcodeORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeORPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeORPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeORPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeORPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodePABSB, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePABSB, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePABSD, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePABSD, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePABSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePABSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePACKSSLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePACKSSLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePACKSSWB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePACKSSWB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePACKUSDW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePACKUSDW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePACKUSWB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePACKUSWB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDSB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDSB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDUSB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDUSB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDUSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDUSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePADDW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePALIGNR, SuffixesClassNIL, 0, ISAsSSSE3, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePALIGNR, SuffixesClassNIL, 0, ISAsSSSE3, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePAND, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePAND, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePANDN, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePANDN, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePAUSE, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodePAVGB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePAVGB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePAVGW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePAVGW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePBLENDVB, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePBLENDVB, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePBLENDW, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePBLENDW, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCLMULQDQ, SuffixesClassNIL, 0, ISAsPCLMULQDQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCLMULQDQ, SuffixesClassNIL, 0, ISAsPCLMULQDQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQL, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPESTRI, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionR}}},
	{OpcodePCMPESTRI, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionR}}},
	{OpcodePCMPESTRM, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodePCMPESTRM, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodePCMPGTB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPGTL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPGTL, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPGTQ, SuffixesClassNIL, 0, ISAsSSE42, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE42, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPGTW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePCMPISTRI, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}}},
	{OpcodePCMPISTRI, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}}},
	{OpcodePCMPISTRM, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodePCMPISTRM, SuffixesClassNIL, 0, ISAsSSE42, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodePDEPL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePDEPL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePDEPQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePDEPQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePEXTL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePEXTL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePEXTQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePEXTQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePEXTRB, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM8), false, ActionW}}},
	{OpcodePEXTRB, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePEXTRD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodePEXTRD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePEXTRQ, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodePEXTRQ, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePEXTRW, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodePEXTRW, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePHADDD, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHADDD, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHADDSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHADDSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHADDW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHADDW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHMINPOSUW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePHMINPOSUW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePHSUBD, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHSUBSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHSUBW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePHSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRB, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRB, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRQ, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRQ, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRW, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePINSRW, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMADDUBSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMADDUBSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMADDWL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMADDWL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXSB, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXSB, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXSD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXSD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXUB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXUB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXUD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXUD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXUW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMAXUW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINSB, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINSB, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINSD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINSD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINUB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINUB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINUD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINUD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINUW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMINUW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMOVMSKB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePMOVSXBD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXBD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXBQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXBQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXBW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXBW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXDQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXDQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXWD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXWD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXWQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVSXWQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXBD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXBD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXBQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXBQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXBW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXBW, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXDQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXDQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXWD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXWD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXWQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMOVZXWQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePMULDQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULDQ, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULHRSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULHRSW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULHUW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULHUW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULHW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULHW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULLD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULLD, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULULQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePMULULQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePOPCNTL, SuffixesClassNIL, 0, ISAsPOPCNT, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePOPCNTL, SuffixesClassNIL, 0, ISAsPOPCNT, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodePOPCNTQ, SuffixesClassNIL, 0, ISAsPOPCNT, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePOPCNTQ, SuffixesClassNIL, 0, ISAsPOPCNT, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePOPCNTW, SuffixesClassNIL, 0, ISAsPOPCNT, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodePOPCNTW, SuffixesClassNIL, 0, ISAsPOPCNT, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodePOPQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionW}}},
	{OpcodePOPQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionW}}},
	{OpcodePOPW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionW}}},
	{OpcodePOPW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionW}}},
	{OpcodePOR, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePOR, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePREFETCHNTA, SuffixesClassNIL, 0, ISAsMMX, 1, Operands{{uint8(OperandTypeM8), false, ActionR}}},
	{OpcodePREFETCHT0, SuffixesClassNIL, 0, ISAsMMX, 1, Operands{{uint8(OperandTypeM8), false, ActionR}}},
	{OpcodePREFETCHT1, SuffixesClassNIL, 0, ISAsMMX, 1, Operands{{uint8(OperandTypeM8), false, ActionR}}},
	{OpcodePREFETCHT2, SuffixesClassNIL, 0, ISAsMMX, 1, Operands{{uint8(OperandTypeM8), false, ActionR}}},
	{OpcodePSADBW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSADBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSHUFB, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSHUFB, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSHUFD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSHUFD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSHUFHW, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSHUFHW, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSHUFL, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSHUFL, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSHUFLW, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSHUFLW, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSIGNB, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSIGNB, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSIGND, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSIGND, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSIGNW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSIGNW, SuffixesClassNIL, 0, ISAsSSSE3, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodePSLLDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLO, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSLLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRAL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRAL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRAL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRAW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRAW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRAW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLO, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSRLW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBL, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBSB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBUSB, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBUSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBUSW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBUSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePTEST, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodePTEST, SuffixesClassNIL, 0, ISAsSSE41, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodePUNPCKHBW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKHBW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKHLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKHLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKHQDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKHQDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKHWL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKHWL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLBW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLBW, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLLQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLQDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLQDQ, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLWL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUNPCKLWL, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePUSHQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeIMM32), false, ActionNone}}},
	{OpcodePUSHQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeIMM8), false, ActionNone}}},
	{OpcodePUSHQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM64), false, ActionR}}},
	{OpcodePUSHQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR64), false, ActionR}}},
	{OpcodePUSHW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM16), false, ActionR}}},
	{OpcodePUSHW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR16), false, ActionR}}},
	{OpcodePXOR, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodePXOR, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeRCLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRCLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRCLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRCLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRCLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRCLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRCLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRCLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRCLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRCLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRCLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRCLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRCLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRCLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRCLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRCLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRCLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRCLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRCLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRCLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRCLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRCLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRCLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRCLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRCPPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeRCPPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeRCPSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeRCPSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeRCRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRCRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRCRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRCRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRCRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRCRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRCRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRCRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRCRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRCRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRCRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRCRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRCRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRCRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRCRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRCRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRCRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRCRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRCRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRCRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRCRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRCRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRCRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRCRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRDRANDL, SuffixesClassNIL, 0, ISAsRDRAND, 1, Operands{{uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeRDRANDL, SuffixesClassNIL, 0, ISAsRDRAND, 1, Operands{{uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeRDRANDL, SuffixesClassNIL, 0, ISAsRDRAND, 1, Operands{{uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeRDSEEDL, SuffixesClassNIL, 0, ISAsRDSEED, 1, Operands{{uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeRDSEEDL, SuffixesClassNIL, 0, ISAsRDSEED, 1, Operands{{uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeRDSEEDL, SuffixesClassNIL, 0, ISAsRDSEED, 1, Operands{{uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeRDTSC, SuffixesClassNIL, 0, ISAsRDTSC, 0, Operands{{uint8(ImplicitRegisterEAX), true, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeRDTSCP, SuffixesClassNIL, 0, ISAsRDTSCP, 0, Operands{{uint8(ImplicitRegisterEAX), true, ActionW}, {uint8(ImplicitRegisterECX), true, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeRET, SuffixesClassNIL, FeatureTerminal, ISAsBase, 0, Operands{}},
	{OpcodeRETFL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeIMM16), false, ActionNone}}},
	{OpcodeRETFQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeIMM16), false, ActionNone}}},
	{OpcodeRETFW, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeIMM16), false, ActionNone}}},
	{OpcodeROLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeROLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeROLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeROLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeROLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeROLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeROLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeROLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeROLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeROLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeROLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeROLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeROLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeROLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeROLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeROLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeROLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeROLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeROLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeROLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeROLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeROLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeROLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeROLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeRORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeRORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeRORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeRORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeRORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeRORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeRORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeRORXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeRORXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeRORXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeRORXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeROUNDPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeROUNDPD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeROUNDPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeROUNDPS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeROUNDSD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeROUNDSD, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeROUNDSS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeROUNDSS, SuffixesClassNIL, 0, ISAsSSE41, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeRSQRTPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeRSQRTPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeRSQRTSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeRSQRTSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSALB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSALB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSALB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSALB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSALB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSALB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSALL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSALL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSALL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSALL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSALL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSALL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSALQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSALQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSALQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSALQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSALQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSALQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSALW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSALW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSALW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSALW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSALW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSALW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSARB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSARB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSARB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSARB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSARB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSARB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSARL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSARL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSARL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSARL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSARL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSARL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSARQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSARQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSARQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSARQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSARQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSARQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSARW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSARW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSARW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSARW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSARW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSARW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSARXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeSARXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeSARXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeSARXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeSBBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionRW}}},
	{OpcodeSBBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSBBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSBBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSBBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSBBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSBBL, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSBBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSBBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSETCC, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETCC, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETCS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETCS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETEQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETEQ, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETGE, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETGE, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETGT, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETGT, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETHI, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETHI, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETLE, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETLE, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETLS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETLS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETLT, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETLT, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETMI, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETMI, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETNE, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETNE, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETOC, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETOC, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETOS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETOS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETPC, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETPC, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETPL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETPL, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSETPS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeSETPS, SuffixesClassNIL, 0, ISAsBase, 1, Operands{{uint8(OperandTypeR8), false, ActionW}}},
	{OpcodeSFENCE, SuffixesClassNIL, 0, ISAsMMX, 0, Operands{}},
	{OpcodeSHA1MSG1, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA1MSG1, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA1MSG2, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA1MSG2, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA1NEXTE, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA1NEXTE, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA1RNDS4, SuffixesClassNIL, 0, ISAsSHA, 3, Operands{{uint8(OperandTypeIMM2U), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA1RNDS4, SuffixesClassNIL, 0, ISAsSHA, 3, Operands{{uint8(OperandTypeIMM2U), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA256MSG1, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA256MSG1, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA256MSG2, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA256MSG2, SuffixesClassNIL, 0, ISAsSHA, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA256RNDS2, SuffixesClassNIL, 0, ISAsSHA, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHA256RNDS2, SuffixesClassNIL, 0, ISAsSHA, 3, Operands{{uint8(OperandTypeXMM0), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSHLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSHLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSHLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSHLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSHLB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHLL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHLQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHLW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHLXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeSHLXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeSHLXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeSHLXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeSHRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSHRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSHRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSHRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSHRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSHRB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSHRL, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSHRQ, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandType1), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeCL), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSHRW, SuffixesClassNIL, 0, ISAsBase, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSHRXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeSHRXL, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeSHRXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeSHRXQ, SuffixesClassNIL, 0, ISAsBMI2, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeSHUFPD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHUFPD, SuffixesClassNIL, 0, ISAsSSE2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHUFPS, SuffixesClassNIL, 0, ISAsSSE, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSHUFPS, SuffixesClassNIL, 0, ISAsSSE, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSQRTPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeSQRTPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeSQRTPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeSQRTPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeSQRTSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSQRTSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSQRTSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSQRTSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSTC, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodeSTD, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodeSTMXCSR, SuffixesClassNIL, 0, ISAsSSE, 1, Operands{{uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeSUBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionRW}}},
	{OpcodeSUBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSUBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSUBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSUBB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeSUBL, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeSUBPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeSUBSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBSD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBSS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeSYSCALL, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterR11), true, ActionW}, {uint8(ImplicitRegisterRCX), true, ActionW}}},
	{OpcodeTESTB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionR}}},
	{OpcodeTESTB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionR}}},
	{OpcodeTESTB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionR}}},
	{OpcodeTESTB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionR}}},
	{OpcodeTESTB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionR}}},
	{OpcodeTESTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionR}}},
	{OpcodeTESTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}}},
	{OpcodeTESTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}}},
	{OpcodeTESTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionR}}},
	{OpcodeTESTL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionR}}},
	{OpcodeTESTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}}},
	{OpcodeTESTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}}},
	{OpcodeTESTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionR}}},
	{OpcodeTESTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionR}}},
	{OpcodeTESTQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionR}}},
	{OpcodeTESTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionR}}},
	{OpcodeTESTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionR}}},
	{OpcodeTESTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionR}}},
	{OpcodeTESTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionR}}},
	{OpcodeTESTW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionR}}},
	{OpcodeTZCNTL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeTZCNTL, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeTZCNTQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeTZCNTQ, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeTZCNTW, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeTZCNTW, SuffixesClassNIL, 0, ISAsBMI, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionW}}},
	{OpcodeUCOMISD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeUCOMISD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeUCOMISS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeUCOMISS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeUD2, SuffixesClassNIL, 0, ISAsBase, 0, Operands{}},
	{OpcodeUNPCKHPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeUNPCKHPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeUNPCKHPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeUNPCKHPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeUNPCKLPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeUNPCKLPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeUNPCKLPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeUNPCKLPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVADDPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDPS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVADDSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDSD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDSS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVADDSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVADDSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVADDSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVAESDEC, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESDEC, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESDECLAST, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESDECLAST, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESENC, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESENC, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESENCLAST, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESENCLAST, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESIMC, SuffixesClassNIL, 0, ISAsAES_AVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESIMC, SuffixesClassNIL, 0, ISAsAES_AVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESKEYGENASSIST, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVAESKEYGENASSIST, SuffixesClassNIL, 0, ISAsAES_AVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVALIGND, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGND, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVALIGNQ, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVALIGNQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDNPD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDNPS, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDNPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVANDPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVANDPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBLENDMPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBLENDMPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDMPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBLENDPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDVPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDVPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDVPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDVPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDVPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDVPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBLENDVPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBLENDVPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF128, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTF32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTF32X4, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTF32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTF64X4, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI128, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X4, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTI32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTI64X4, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTSD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTSD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTSS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVBROADCASTSS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTSS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVBROADCASTSS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVBROADCASTSS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPPS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCMPSS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVCOMISD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVCOMISD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVCOMISD, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVCOMISS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVCOMISS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVCOMISS, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVCOMPRESSPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVCOMPRESSPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTDQ2PS, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2DQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PS, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2PSX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2PSY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2QQ, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPD2UQQ, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsF16C, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsF16C, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsF16C, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsF16C, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPH2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPH2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPH2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPH2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPH2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPH2PS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPH2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPH2PS, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2DQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassZ, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST_Z, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassBCST, 0, ISAsAVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PD, SuffixesClassNIL, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2PD, SuffixesClassZ, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsF16C, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsF16C, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsF16C, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsF16C, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVCVTPS2PH, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2PH, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVCVTPS2PH, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2PH, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVCVTPS2PH, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2PH, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2PH, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2PH, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2QQ, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UDQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTPS2UQQ, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PD, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PS, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSD2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSD2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSD2SI, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSD2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSD2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSD2SIQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSD2SS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSD2SS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSD2SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTSD2SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSD2SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTSD2SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTSD2SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSD2SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSD2SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSD2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSD2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSD2USIL, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSD2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSD2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSD2USIQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSI2SDL, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SDL, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SDQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SSL, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SSL, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SSL, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SSQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SSQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSI2SSQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSS2SD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSS2SD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSS2SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTSS2SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSS2SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTSS2SD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTSS2SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSS2SD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSS2SD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTSS2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSS2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSS2SI, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSS2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSS2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSS2SIQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSS2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSS2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSS2USIL, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTSS2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSS2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTSS2USIQ, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2DQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2QQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQX, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UDQY, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPD2UQQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2DQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2QQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UDQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTPS2UQQ, SuffixesClassSAE, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTTSD2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSD2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSD2SI, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSD2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSD2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSD2SIQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSD2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSD2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSD2USIL, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSD2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSD2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSD2USIQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSS2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSS2SI, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSS2SI, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSS2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSS2SIQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSS2SIQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSS2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSS2USIL, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSS2USIL, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVCVTTSS2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSS2USIQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTTSS2USIQ, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUDQ2PS, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PD, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassBCST, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassER, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassZ, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassER_Z, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PS, SuffixesClassER, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUQQ2PSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SDL, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SDL, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SDQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SSL, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SSL, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SSL, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVCVTUSI2SSQ, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDBPSADBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDBPSADBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDBPSADBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDBPSADBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDBPSADBW, SuffixesClassZ, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDBPSADBW, SuffixesClassZ, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDBPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVDIVPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVPS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVDIVSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVSD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVSS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVDIVSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDIVSS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDPPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDPPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVDPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVDPPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PD, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassBCST, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PD, SuffixesClassBCST_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassBCST, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PD, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PD, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PD, SuffixesClassSAE, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassBCST, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PS, SuffixesClassBCST_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassBCST, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PS, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PS, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXP2PS, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXP2PS, SuffixesClassSAE, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXPANDPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXPANDPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXPANDPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXPANDPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXPANDPD, SuffixesClassZ, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXPANDPD, SuffixesClassZ, 0, ISAsAVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPD, SuffixesClassNIL, 0, ISAsAVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXPANDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXPANDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXPANDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXPANDPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXPANDPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVEXPANDPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXPANDPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVEXTRACTF128, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF128, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVEXTRACTF32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXTRACTF32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVEXTRACTF64X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXTRACTF64X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTI128, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI128, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVEXTRACTI32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXTRACTI32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVEXTRACTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVEXTRACTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVEXTRACTI64X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVEXTRACTI64X4, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVEXTRACTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVEXTRACTPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVEXTRACTPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassZ, 0, ISAsAVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST, 0, ISAsAVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST_Z, 0, ISAsAVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassBCST, 0, ISAsAVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassZ, 0, ISAsAVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMPS, SuffixesClassNIL, 0, ISAsAVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFIXUPIMMSS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD132SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD213SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADD231SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB132PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB213PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMADDSUB231PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB132SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB213SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUB231SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD132PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD213PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFMSUBADD231PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD132SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD213SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMADD231SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB132SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB213SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231PS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassNIL, 0, ISAsFMA3, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFNMSUB231SS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVFPCLASSPDX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDZ, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDZ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPDZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSX, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSX, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSY, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSY, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSZ, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSZ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSPSZ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVFPCLASSSS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVGATHERDPD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERDPD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionRW}, {uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGATHERDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGATHERDPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM32Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGATHERDPS, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERDPS, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionRW}, {uint8(OperandTypeVM32Y), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGATHERDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGATHERDPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM32Z), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGATHERQPD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERQPD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionRW}, {uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGATHERQPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERQPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGATHERQPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM64Z), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGATHERQPS, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERQPS, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERQPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERQPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGATHERQPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM64Z), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPD, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETEXPPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPPS, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETEXPSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPSD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPSS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETEXPSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETEXPSS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVGETMANTPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTPS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVGETMANTSD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTSD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTSD, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTSD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTSS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTSS, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVGETMANTSS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVGETMANTSS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVHADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHADDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVHADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVHADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHADDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVHSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVHSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVHSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVHSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVHSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF128, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF128, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTF32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTF32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF64X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTF64X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTF64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI128, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI128, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTI32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTI32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI32X8, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI32X8, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVINSERTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI64X2, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X2, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI64X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVINSERTI64X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTI64X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVINSERTPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVINSERTPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVLDDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVLDDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVLDMXCSR, SuffixesClassNIL, 0, ISAsAVX, 1, Operands{{uint8(OperandTypeM32), false, ActionR}}},
	{OpcodeVMASKMOVDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterRDI), true, ActionR}}},
	{OpcodeVMASKMOVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMASKMOVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMASKMOVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMASKMOVPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMASKMOVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMASKMOVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMASKMOVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMASKMOVPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMAXPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXPS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMAXSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXSD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXSS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMAXSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMAXSS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMINPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINPS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMINSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINSD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINSS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMINSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMINSS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVAPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVAPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVAPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVAPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVMOVD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDDUP, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDDUP, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDDUP, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQA, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQA, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQA32, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQA32, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQA64, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQA64, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU16, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU16, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU32, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU32, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU64, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU64, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVDQU8, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVDQU8, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVHLPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVHPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVHPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVMOVHPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVHPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVMOVLHPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVLPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVLPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVMOVLPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVLPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVMOVMSKPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVMOVMSKPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVMOVMSKPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVMOVMSKPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVMOVNTDQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVNTDQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVNTDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVNTDQA, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVNTDQA, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVNTDQA, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVNTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVNTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVNTPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVNTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVNTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVNTPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVMOVQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVMOVQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVMOVSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVMOVSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSHDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVSHDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSHDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVSHDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVSHDUP, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVSHDUP, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSHDUP, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSLDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVSLDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSLDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVSLDUP, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVSLDUP, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVSLDUP, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSLDUP, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVSS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVMOVSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVMOVSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVUPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVUPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMOVUPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVMOVUPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMPSADBW, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMPSADBW, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMPSADBW, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMPSADBW, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVMULPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULPS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVMULSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULSD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULSS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVMULSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVMULSS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVORPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVORPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVORPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPABSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPABSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPABSW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPABSW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST_Z, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST_Z, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST_Z, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassBCST, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKSSDW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKSSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKSSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKSSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKSSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKSSWB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKSSWB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKSSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST_Z, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST_Z, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST_Z, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassBCST, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKUSDW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSDW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPACKUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPACKUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKUSWB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPACKUSWB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPACKUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDUSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDUSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDUSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDUSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDUSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDUSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDUSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDUSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDUSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDUSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDUSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDUSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDUSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPADDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPADDW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPADDW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPADDW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPALIGNR, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPALIGNR, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPALIGNR, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPALIGNR, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPALIGNR, SuffixesClassZ, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPALIGNR, SuffixesClassZ, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPALIGNR, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAND, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAND, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAND, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAND, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDN, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDN, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDN, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDN, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDND, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDND, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDNQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDNQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPANDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPAVGB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPAVGB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPAVGB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPAVGB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPAVGB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPAVGB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPAVGW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPAVGW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPAVGW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPAVGW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPAVGW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPAVGW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPAVGW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDD, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDD, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDD, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDD, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBLENDMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBLENDMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBLENDMW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDMW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBLENDVB, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDVB, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDVB, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDVB, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDW, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDW, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBLENDW, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBLENDW, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTMB2Q, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTMB2Q, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTMB2Q, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTMW2D, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTMW2D, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTMW2D, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPBROADCASTW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPBROADCASTW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCLMULQDQ, SuffixesClassNIL, 0, ISAsAVX_PCLMULQDQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCLMULQDQ, SuffixesClassNIL, 0, ISAsAVX_PCLMULQDQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPEQW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPESTRI, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionR}}},
	{OpcodeVPCMPESTRI, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}, {uint8(ImplicitRegisterEDX), true, ActionR}}},
	{OpcodeVPCMPESTRM, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodeVPCMPESTRM, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterEAX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPGTW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPISTRI, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}}},
	{OpcodeVPCMPISTRI, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterECX), true, ActionW}}},
	{OpcodeVPCMPISTRM, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodeVPCMPISTRM, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(ImplicitRegisterX0), true, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCMPW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVPCOMPRESSD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionRW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM512), false, ActionW}}},
	{OpcodeVPCOMPRESSQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST_Z, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassBCST, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCONFLICTD, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTD, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST_Z, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassBCST, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPCONFLICTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERM2F128, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERM2F128, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERM2I128, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERM2I128, SuffixesClassNIL, 0, ISAsAVX2, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMB, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMB, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2D, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2Q, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMI2W, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMILPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMILPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2B, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2D, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2Q, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMT2W, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPERMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPERMW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPERMW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPERMW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPEXPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPEXPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPEXPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPEXPANDD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPEXPANDD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPEXPANDD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPEXPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPEXPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPEXPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPEXPANDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPEXPANDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPEXPANDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXPANDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPEXTRB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM8), false, ActionW}}},
	{OpcodeVPEXTRB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVPEXTRD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPEXTRD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVPEXTRQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPEXTRQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR64), false, ActionW}}},
	{OpcodeVPEXTRW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeVPEXTRW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVPGATHERDD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERDD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionRW}, {uint8(OperandTypeVM32Y), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPGATHERDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPGATHERDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM32Z), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPGATHERDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionRW}, {uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPGATHERDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM32X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPGATHERDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM32Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPGATHERQD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERQD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM64Z), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPGATHERQQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionRW}, {uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERQQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionRW}, {uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPGATHERQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64X), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPGATHERQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeVM64Y), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPGATHERQQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeVM64Z), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPHADDD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHADDD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHADDD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHADDD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHADDSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHADDSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHADDSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHADDSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHADDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHADDW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHADDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHADDW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHMINPOSUW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHMINPOSUW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHSUBD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHSUBD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHSUBSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHSUBSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHSUBW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPHSUBW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPHSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRB, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRB, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRQ, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRQ, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRW, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPINSRW, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST_Z, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassBCST, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPLZCNTD, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTD, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST_Z, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassZ, 0, ISAsAVX512CD_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST_Z, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassBCST, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPLZCNTQ, SuffixesClassZ, 0, ISAsAVX512CD, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPLZCNTQ, SuffixesClassNIL, 0, ISAsAVX512CD, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST_Z, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST_Z, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassZ, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST_Z, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassZ, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52HUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST_Z, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST_Z, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassZ, 0, ISAsAVX512IFMA_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassZ, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST_Z, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassBCST, 0, ISAsAVX512IFMA, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassZ, 0, ISAsAVX512IFMA, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADD52LUQ, SuffixesClassNIL, 0, ISAsAVX512IFMA, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADDUBSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADDUBSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADDUBSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADDUBSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADDUBSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADDUBSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADDUBSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADDWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADDWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMADDWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMADDWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADDWD, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMADDWD, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMADDWD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMASKMOVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMASKMOVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMASKMOVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMASKMOVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMASKMOVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMASKMOVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMASKMOVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMASKMOVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMAXUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMAXUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMAXUW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMAXUW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMINUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMINUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMINUW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMINUW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVB2M, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVB2M, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVB2M, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVD2M, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVD2M, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVD2M, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVDB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVDB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVDB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVDW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVDW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVDW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVM2B, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVM2B, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVM2B, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVM2D, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVM2D, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVM2D, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVM2Q, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVM2Q, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVM2Q, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVM2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVM2W, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVM2W, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVMSKB, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVPMOVMSKB, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeR32), false, ActionW}}},
	{OpcodeVPMOVQ2M, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVQ2M, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVQ2M, SuffixesClassNIL, 0, ISAsAVX512DQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeVPMOVQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVQB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVQB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVQD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVQD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVQD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVQW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVQW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVQW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVSDB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSDB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSDB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVSDW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSDW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVSDW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeVPMOVSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVSQB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSQB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVSQD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSQD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVSQD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVSQW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSQW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSQW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVSWB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSWB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXBD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXBD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXBW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXBW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXWD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXWD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVSXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVUSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVUSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSDB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVUSDB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSDB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSDB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVUSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVUSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSDW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVUSDW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVUSDW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVUSDW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeVPMOVUSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM16), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVUSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQB, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVUSQB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQB, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSQB, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVUSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVUSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVUSQD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVUSQD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVUSQD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeVPMOVUSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVUSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQW, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVUSQW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSQW, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSQW, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVUSWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVUSWB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVUSWB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVUSWB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVW2M, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVW2M, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVW2M, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeVPMOVWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeM64), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionRW}}},
	{OpcodeVPMOVWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVWB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeM128), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionRW}}},
	{OpcodeVPMOVWB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVWB, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeM256), false, ActionW}}},
	{OpcodeVPMOVWB, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXBD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXBD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXBW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXBW, SuffixesClassZ, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXBW, SuffixesClassNIL, 0, ISAsAVX512BW, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXDQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXWD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXWD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXWD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMOVZXWQ, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULHRSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULHRSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULHRSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULHRSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULHRSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULHRSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHRSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULHUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULHUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULHUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULHUW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULHUW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULHUW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHUW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULHW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULHW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULHW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLQ, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLQ, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST_Z, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST_Z, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassZ, 0, ISAsAVX512VBMI_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST_Z, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassBCST, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassZ, 0, ISAsAVX512VBMI, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULTISHIFTQB, SuffixesClassNIL, 0, ISAsAVX512VBMI, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPMULUDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPMULUDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTD, SuffixesClassBCST, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPOPCNTD, SuffixesClassBCST_Z, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTD, SuffixesClassBCST, 0, ISAsAVX512VPOPCNTDQ, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTD, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPOPCNTD, SuffixesClassZ, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTD, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTD, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPOPCNTD, SuffixesClassZ, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTD, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTQ, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPOPCNTQ, SuffixesClassZ, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTQ, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTQ, SuffixesClassBCST, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPOPCNTQ, SuffixesClassBCST_Z, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTQ, SuffixesClassBCST, 0, ISAsAVX512VPOPCNTDQ, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTQ, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPOPCNTQ, SuffixesClassZ, 0, ISAsAVX512VPOPCNTDQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOPCNTQ, SuffixesClassNIL, 0, ISAsAVX512VPOPCNTDQ, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPOR, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPOR, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPOR, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPOR, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPORD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPORQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPORQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPROLVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPROLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPRORVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPRORVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSADBW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSADBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSADBW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSADBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSADBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSADBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSCATTERDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32X), false, ActionW}}},
	{OpcodeVPSCATTERDD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32Y), false, ActionW}}},
	{OpcodeVPSCATTERDD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32Z), false, ActionW}}},
	{OpcodeVPSCATTERDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32X), false, ActionW}}},
	{OpcodeVPSCATTERDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32X), false, ActionW}}},
	{OpcodeVPSCATTERDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32Y), false, ActionW}}},
	{OpcodeVPSCATTERQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64X), false, ActionW}}},
	{OpcodeVPSCATTERQD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Y), false, ActionW}}},
	{OpcodeVPSCATTERQD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Z), false, ActionW}}},
	{OpcodeVPSCATTERQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64X), false, ActionW}}},
	{OpcodeVPSCATTERQQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Y), false, ActionW}}},
	{OpcodeVPSCATTERQQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Z), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFHW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFHW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFHW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFHW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSHUFLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSHUFLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSHUFLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSHUFLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSIGNB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSIGNB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSIGNB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSIGNB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSIGND, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSIGND, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSIGND, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSIGND, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSIGNW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSIGNW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSIGNW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSIGNW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLDQ, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLDQ, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLDQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLDQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLVW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSLLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSLLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAVW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAVW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRAW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRAW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLDQ, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLDQ, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLDQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLDQ, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLVW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLVW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLVW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSRLW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSRLW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBQ, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBSB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBSB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBSB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBSW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBSW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBSW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBUSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBUSB, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBUSB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBUSB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBUSB, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBUSB, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSB, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBUSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBUSW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBUSW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBUSW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBUSW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBUSW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBUSW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPSUBW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPSUBW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPSUBW, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPSUBW, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTERNLOGQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPTEST, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVPTEST, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}}},
	{OpcodeVPTEST, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVPTEST, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMB, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTMW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMB, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPTESTNMW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKHWD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLBW, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLQDQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassZ, 0, ISAsAVX512BW_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassZ, 0, ISAsAVX512BW, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPUNPCKLWD, SuffixesClassNIL, 0, ISAsAVX512BW, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXOR, SuffixesClassNIL, 0, ISAsAVX2, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXOR, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX2, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXOR, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXOR, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPXORD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVPXORQ, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVPXORQ, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassSAE, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPD, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPD, SuffixesClassSAE, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassSAE, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRANGEPS, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGEPS, SuffixesClassSAE, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRANGESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGESD, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGESD, SuffixesClassSAE, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGESD, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESD, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESD, SuffixesClassSAE, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGESS, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGESS, SuffixesClassSAE, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRANGESS, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESS, SuffixesClassSAE_Z, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRANGESS, SuffixesClassSAE, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP14PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP14PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP14SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14SD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14SD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14SS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP14SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP14SS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PD, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassBCST, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PD, SuffixesClassBCST_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassBCST, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PD, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PD, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PD, SuffixesClassSAE, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassBCST, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PS, SuffixesClassBCST_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassBCST, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PS, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PS, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRCP28PS, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28PS, SuffixesClassSAE, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRCP28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP28SD, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP28SD, SuffixesClassSAE, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP28SD, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SD, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SD, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP28SS, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP28SS, SuffixesClassSAE, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRCP28SS, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SS, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCP28SS, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCPPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCPPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCPPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCPPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRCPSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRCPSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVREDUCEPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVREDUCEPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCEPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVREDUCESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCESD, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCESD, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCESD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCESS, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVREDUCESS, SuffixesClassZ, 0, ISAsAVX512DQ, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVREDUCESS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPD, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALEPS, SuffixesClassSAE, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRNDSCALESD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALESD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALESD, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALESD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESD, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESD, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALESS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALESS, SuffixesClassSAE, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRNDSCALESS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESS, SuffixesClassSAE_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRNDSCALESS, SuffixesClassSAE, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVROUNDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVROUNDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVROUNDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVROUNDSD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDSD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDSS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVROUNDSS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT14PD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT14PS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14PS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT14SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14SD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14SD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14SD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14SD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14SS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14SS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT14SS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT14SS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PD, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassBCST, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PD, SuffixesClassBCST_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassBCST, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PD, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PD, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PD, SuffixesClassSAE, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassBCST, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PS, SuffixesClassBCST_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassBCST, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PS, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PS, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVRSQRT28PS, SuffixesClassZ, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassNIL, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28PS, SuffixesClassSAE, 0, ISAsAVX512ER, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVRSQRT28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT28SD, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT28SD, SuffixesClassSAE, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT28SD, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SD, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SD, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SD, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT28SS, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT28SS, SuffixesClassSAE, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVRSQRT28SS, SuffixesClassZ, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SS, SuffixesClassSAE_Z, 0, ISAsAVX512ER, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SS, SuffixesClassNIL, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRT28SS, SuffixesClassSAE, 0, ISAsAVX512ER, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVRSQRTSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVRSQRTSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSCALEFPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFPS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSCALEFSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFSD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFSS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSCALEFSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCALEFSS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSCATTERDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32X), false, ActionW}}},
	{OpcodeVSCATTERDPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32X), false, ActionW}}},
	{OpcodeVSCATTERDPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32Y), false, ActionW}}},
	{OpcodeVSCATTERDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32X), false, ActionW}}},
	{OpcodeVSCATTERDPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32Y), false, ActionW}}},
	{OpcodeVSCATTERDPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM32Z), false, ActionW}}},
	{OpcodeVSCATTERQPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64X), false, ActionW}}},
	{OpcodeVSCATTERQPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Y), false, ActionW}}},
	{OpcodeVSCATTERQPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Z), false, ActionW}}},
	{OpcodeVSCATTERQPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64X), false, ActionW}}},
	{OpcodeVSCATTERQPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Y), false, ActionW}}},
	{OpcodeVSCATTERQPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeVM64Z), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFF32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFF32X4, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFF32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFF32X4, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFF32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFF32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFF64X2, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFF64X2, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFF64X2, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFF64X2, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFF64X2, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFF64X2, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFF64X2, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFI32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFI32X4, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFI32X4, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFI32X4, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFI32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFI32X4, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI32X4, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFI64X2, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFI64X2, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFI64X2, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFI64X2, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFI64X2, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFI64X2, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFI64X2, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFPD, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSHUFPS, SuffixesClassZ, 0, ISAsAVX512F, 5, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSHUFPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPD, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPD, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassBCST, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSQRTPS, SuffixesClassZ, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassER_Z, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassNIL, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTPS, SuffixesClassER, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSQRTSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTSD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTSS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSQRTSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSQRTSS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSTMXCSR, SuffixesClassNIL, 0, ISAsAVX, 1, Operands{{uint8(OperandTypeM32), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVSUBPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBPS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVSUBSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBSD, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBSD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSD, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSD, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBSS, SuffixesClassER, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVSUBSS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSS, SuffixesClassER_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVSUBSS, SuffixesClassER, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVTESTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVTESTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}}},
	{OpcodeVTESTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVTESTPD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}}},
	{OpcodeVTESTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVTESTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}}},
	{OpcodeVTESTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVTESTPS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}}},
	{OpcodeVUCOMISD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVUCOMISD, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVUCOMISD, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVUCOMISS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVUCOMISS, SuffixesClassNIL, 0, ISAsAVX, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVUCOMISS, SuffixesClassSAE, 0, ISAsAVX512F, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKHPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKHPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKHPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKLPD, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPD, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST_Z, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST, 0, ISAsAVX512F_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassZ, 0, ISAsAVX512F_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST_Z, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassBCST, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVUNPCKLPS, SuffixesClassZ, 0, ISAsAVX512F, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVUNPCKLPS, SuffixesClassNIL, 0, ISAsAVX512F, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVXORPD, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, 0, ISAsAVX, 3, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX, 3, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassZ, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM256), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassBCST, 0, ISAsAVX512DQ_AVX512VL, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeXMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ_AVX512VL, 4, Operands{{uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeYMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeYMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassBCST_Z, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassBCST, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassZ, 0, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, 0, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeM512), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionRW}}},
	{OpcodeVXORPS, SuffixesClassZ, FeatureCancellingInputs, ISAsAVX512DQ, 4, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeK), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVXORPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsAVX512DQ, 3, Operands{{uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionR}, {uint8(OperandTypeZMM), false, ActionW}}},
	{OpcodeVZEROALL, SuffixesClassNIL, 0, ISAsAVX, 0, Operands{}},
	{OpcodeVZEROUPPER, SuffixesClassNIL, 0, ISAsAVX, 0, Operands{}},
	{OpcodeXADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionRW}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeXADDB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionRW}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeXADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionRW}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeXADDL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionRW}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionRW}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeXADDQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionRW}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionRW}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeXADDW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionRW}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeXCHGB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionRW}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeXCHGB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionRW}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeXCHGB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionRW}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeXCHGL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeEAX), false, ActionRW}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXCHGL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionRW}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXCHGL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionRW}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeXCHGL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionRW}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeXCHGL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionRW}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXCHGQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionRW}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXCHGQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionRW}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeXCHGQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionRW}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXCHGQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionRW}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeXCHGQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeRAX), false, ActionRW}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXCHGW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeAX), false, ActionRW}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeXCHGW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionRW}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeXCHGW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionRW}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeXCHGW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionRW}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeXCHGW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionRW}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeXGETBV, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterEAX), true, ActionW}, {uint8(ImplicitRegisterECX), true, ActionR}, {uint8(ImplicitRegisterEDX), true, ActionW}}},
	{OpcodeXLAT, SuffixesClassNIL, 0, ISAsBase, 0, Operands{{uint8(ImplicitRegisterAL), true, ActionRW}, {uint8(ImplicitRegisterEBX), true, ActionR}}},
	{OpcodeXORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeAL), false, ActionRW}}},
	{OpcodeXORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeXORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeXORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeXORB, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeM8), false, ActionRW}}},
	{OpcodeXORB, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR8), false, ActionR}, {uint8(OperandTypeR8), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeEAX), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeM32), false, ActionRW}}},
	{OpcodeXORL, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR32), false, ActionR}, {uint8(OperandTypeR32), false, ActionRW}}},
	{OpcodeXORPD, SuffixesClassNIL, 0, ISAsSSE2, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeXORPD, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE2, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeXORPS, SuffixesClassNIL, 0, ISAsSSE, 2, Operands{{uint8(OperandTypeM128), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeXORPS, SuffixesClassNIL, FeatureCancellingInputs, ISAsSSE, 2, Operands{{uint8(OperandTypeXMM), false, ActionR}, {uint8(OperandTypeXMM), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM32), false, ActionNone}, {uint8(OperandTypeRAX), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeM64), false, ActionRW}}},
	{OpcodeXORQ, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR64), false, ActionR}, {uint8(OperandTypeR64), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeAX), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM16), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeIMM8), false, ActionNone}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeM16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, 0, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeM16), false, ActionRW}}},
	{OpcodeXORW, SuffixesClassNIL, FeatureCancellingInputs, ISAsBase, 2, Operands{{uint8(OperandTypeR16), false, ActionR}, {uint8(OperandTypeR16), false, ActionRW}}},
}

func (o Opcode) Forms() []Form {
	if OpcodeNone < o && o < opcodemax {
		return opcodeformstable[o-1]
	}
	return nil
}

var opcodeformstable = [][]Form{
	forms[0:6],
	forms[6:14],
	forms[14:22],
	forms[22:30],
	forms[30:32],
	forms[32:34],
	forms[34:40],
	forms[40:48],
	forms[48:50],
	forms[50:52],
	forms[52:60],
	forms[60:62],
	forms[62:64],
	forms[64:66],
	forms[66:68],
	forms[68:76],
	forms[76:78],
	forms[78:80],
	forms[80:82],
	forms[82:84],
	forms[84:86],
	forms[86:88],
	forms[88:90],
	forms[90:92],
	forms[92:98],
	forms[98:106],
	forms[106:108],
	forms[108:110],
	forms[110:112],
	forms[112:114],
	forms[114:116],
	forms[116:118],
	forms[118:126],
	forms[126:134],
	forms[134:136],
	forms[136:138],
	forms[138:140],
	forms[140:142],
	forms[142:144],
	forms[144:146],
	forms[146:148],
	forms[148:150],
	forms[150:152],
	forms[152:154],
	forms[154:156],
	forms[156:158],
	forms[158:160],
	forms[160:162],
	forms[162:164],
	forms[164:166],
	forms[166:168],
	forms[168:170],
	forms[170:171],
	forms[171:172],
	forms[172:176],
	forms[176:180],
	forms[180:184],
	forms[184:188],
	forms[188:192],
	forms[192:196],
	forms[196:200],
	forms[200:204],
	forms[204:208],
	forms[208:212],
	forms[212:216],
	forms[216:220],
	forms[220:222],
	forms[222:224],
	forms[224:225],
	forms[225:226],
	forms[226:227],
	forms[227:228],
	forms[228:229],
	forms[229:230],
	forms[230:231],
	forms[231:232],
	forms[232:233],
	forms[233:235],
	forms[235:237],
	forms[237:239],
	forms[239:241],
	forms[241:243],
	forms[243:245],
	forms[245:247],
	forms[247:249],
	forms[249:251],
	forms[251:253],
	forms[253:255],
	forms[255:257],
	forms[257:259],
	forms[259:261],
	forms[261:263],
	forms[263:265],
	forms[265:267],
	forms[267:269],
	forms[269:271],
	forms[271:273],
	forms[273:275],
	forms[275:277],
	forms[277:279],
	forms[279:281],
	forms[281:283],
	forms[283:285],
	forms[285:287],
	forms[287:289],
	forms[289:291],
	forms[291:293],
	forms[293:295],
	forms[295:297],
	forms[297:299],
	forms[299:301],
	forms[301:303],
	forms[303:305],
	forms[305:307],
	forms[307:309],
	forms[309:311],
	forms[311:313],
	forms[313:315],
	forms[315:317],
	forms[317:319],
	forms[319:321],
	forms[321:323],
	forms[323:325],
	forms[325:327],
	forms[327:329],
	forms[329:335],
	forms[335:343],
	forms[343:345],
	forms[345:347],
	forms[347:355],
	forms[355:357],
	forms[357:359],
	forms[359:367],
	forms[367:368],
	forms[368:369],
	forms[369:371],
	forms[371:373],
	forms[373:375],
	forms[375:377],
	forms[377:379],
	forms[379:381],
	forms[381:382],
	forms[382:383],
	forms[383:387],
	forms[387:389],
	forms[389:391],
	forms[391:393],
	forms[393:395],
	forms[395:397],
	forms[397:399],
	forms[399:401],
	forms[401:403],
	forms[403:405],
	forms[405:409],
	forms[409:411],
	forms[411:413],
	forms[413:415],
	forms[415:417],
	forms[417:419],
	forms[419:421],
	forms[421:425],
	forms[425:427],
	forms[427:429],
	forms[429:431],
	forms[431:433],
	forms[433:437],
	forms[437:438],
	forms[438:439],
	forms[439:441],
	forms[441:443],
	forms[443:445],
	forms[445:447],
	forms[447:449],
	forms[449:451],
	forms[451:453],
	forms[453:455],
	forms[455:457],
	forms[457:459],
	forms[459:461],
	forms[461:463],
	forms[463:465],
	forms[465:467],
	forms[467:469],
	forms[469:471],
	forms[471:473],
	forms[473:475],
	forms[475:477],
	forms[477:479],
	forms[479:481],
	forms[481:483],
	forms[483:485],
	forms[485:489],
	forms[489:493],
	forms[493:497],
	forms[497:499],
	forms[499:503],
	forms[503:507],
	forms[507:511],
	forms[511:513],
	forms[513:515],
	forms[515:517],
	forms[517:519],
	forms[519:521],
	forms[521:523],
	forms[523:525],
	forms[525:527],
	forms[527:529],
	forms[529:531],
	forms[531:533],
	forms[533:535],
	forms[535:537],
	forms[537:538],
	forms[538:539],
	forms[539:541],
	forms[541:543],
	forms[543:545],
	forms[545:547],
	forms[547:549],
	forms[549:551],
	forms[551:553],
	forms[553:555],
	forms[555:557],
	forms[557:559],
	forms[559:561],
	forms[561:563],
	forms[563:565],
	forms[565:569],
	forms[569:571],
	forms[571:573],
	forms[573:575],
	forms[575:577],
	forms[577:579],
	forms[579:581],
	forms[581:583],
	forms[583:585],
	forms[585:587],
	forms[587:589],
	forms[589:591],
	forms[591:593],
	forms[593:595],
	forms[595:597],
	forms[597:599],
	forms[599:601],
	forms[601:603],
	forms[603:605],
	forms[605:607],
	forms[607:609],
	forms[609:611],
	forms[611:613],
	forms[613:615],
	forms[615:617],
	forms[617:619],
	forms[619:620],
	forms[620:621],
	forms[621:622],
	forms[622:623],
	forms[623:624],
	forms[624:625],
	forms[625:626],
	forms[626:627],
	forms[627:628],
	forms[628:629],
	forms[629:630],
	forms[630:631],
	forms[631:636],
	forms[636:641],
	forms[641:646],
	forms[646:651],
	forms[651:652],
	forms[652:653],
	forms[653:654],
	forms[654:655],
	forms[655:656],
	forms[656:657],
	forms[657:658],
	forms[658:659],
	forms[659:660],
	forms[660:661],
	forms[661:662],
	forms[662:663],
	forms[663:664],
	forms[664:665],
	forms[665:666],
	forms[666:667],
	forms[667:668],
	forms[668:669],
	forms[669:670],
	forms[670:671],
	forms[671:672],
	forms[672:673],
	forms[673:674],
	forms[674:675],
	forms[675:676],
	forms[676:677],
	forms[677:678],
	forms[678:679],
	forms[679:680],
	forms[680:681],
	forms[681:682],
	forms[682:683],
	forms[683:684],
	forms[684:685],
	forms[685:686],
	forms[686:687],
	forms[687:688],
	forms[688:689],
	forms[689:690],
	forms[690:691],
	forms[691:692],
	forms[692:694],
	forms[694:696],
	forms[696:698],
	forms[698:699],
	forms[699:700],
	forms[700:702],
	forms[702:704],
	forms[704:706],
	forms[706:708],
	forms[708:709],
	forms[709:711],
	forms[711:713],
	forms[713:715],
	forms[715:717],
	forms[717:718],
	forms[718:721],
	forms[721:724],
	forms[724:729],
	forms[729:731],
	forms[731:733],
	forms[733:735],
	forms[735:737],
	forms[737:739],
	forms[739:741],
	forms[741:743],
	forms[743:745],
	forms[745:747],
	forms[747:762],
	forms[762:764],
	forms[764:779],
	forms[779:780],
	forms[780:782],
	forms[782:784],
	forms[784:789],
	forms[789:790],
	forms[790:792],
	forms[792:794],
	forms[794:796],
	forms[796:797],
	forms[797:798],
	forms[798:799],
	forms[799:800],
	forms[800:801],
	forms[801:802],
	forms[802:803],
	forms[803:804],
	forms[804:805],
	forms[805:806],
	forms[806:809],
	forms[809:812],
	forms[812:815],
	forms[815:830],
	forms[830:833],
	forms[833:835],
	forms[835:837],
	forms[837:840],
	forms[840:843],
	forms[843:846],
	forms[846:851],
	forms[851:853],
	forms[853:855],
	forms[855:857],
	forms[857:859],
	forms[859:861],
	forms[861:863],
	forms[863:865],
	forms[865:867],
	forms[867:869],
	forms[869:871],
	forms[871:873],
	forms[873:875],
	forms[875:877],
	forms[877:879],
	forms[879:881],
	forms[881:882],
	forms[882:884],
	forms[884:886],
	forms[886:888],
	forms[888:890],
	forms[890:891],
	forms[891:893],
	forms[893:895],
	forms[895:897],
	forms[897:899],
	forms[899:905],
	forms[905:913],
	forms[913:915],
	forms[915:917],
	forms[917:925],
	forms[925:933],
	forms[933:935],
	forms[935:937],
	forms[937:939],
	forms[939:941],
	forms[941:943],
	forms[943:945],
	forms[945:947],
	forms[947:949],
	forms[949:951],
	forms[951:953],
	forms[953:955],
	forms[955:957],
	forms[957:959],
	forms[959:961],
	forms[961:963],
	forms[963:965],
	forms[965:967],
	forms[967:969],
	forms[969:971],
	forms[971:972],
	forms[972:974],
	forms[974:976],
	forms[976:978],
	forms[978:980],
	forms[980:982],
	forms[982:984],
	forms[984:986],
	forms[986:988],
	forms[988:990],
	forms[990:992],
	forms[992:994],
	forms[994:996],
	forms[996:998],
	forms[998:1000],
	forms[1000:1002],
	forms[1002:1004],
	forms[1004:1006],
	forms[1006:1008],
	forms[1008:1010],
	forms[1010:1012],
	forms[1012:1014],
	forms[1014:1016],
	forms[1016:1018],
	forms[1018:1020],
	forms[1020:1022],
	forms[1022:1024],
	forms[1024:1026],
	forms[1026:1028],
	forms[1028:1030],
	forms[1030:1032],
	forms[1032:1034],
	forms[1034:1036],
	forms[1036:1038],
	forms[1038:1040],
	forms[1040:1042],
	forms[1042:1044],
	forms[1044:1046],
	forms[1046:1048],
	forms[1048:1050],
	forms[1050:1052],
	forms[1052:1054],
	forms[1054:1056],
	forms[1056:1058],
	forms[1058:1060],
	forms[1060:1062],
	forms[1062:1064],
	forms[1064:1066],
	forms[1066:1068],
	forms[1068:1070],
	forms[1070:1072],
	forms[1072:1073],
	forms[1073:1075],
	forms[1075:1077],
	forms[1077:1079],
	forms[1079:1081],
	forms[1081:1083],
	forms[1083:1085],
	forms[1085:1087],
	forms[1087:1089],
	forms[1089:1091],
	forms[1091:1093],
	forms[1093:1095],
	forms[1095:1097],
	forms[1097:1099],
	forms[1099:1101],
	forms[1101:1103],
	forms[1103:1105],
	forms[1105:1107],
	forms[1107:1109],
	forms[1109:1111],
	forms[1111:1113],
	forms[1113:1115],
	forms[1115:1117],
	forms[1117:1119],
	forms[1119:1121],
	forms[1121:1123],
	forms[1123:1124],
	forms[1124:1125],
	forms[1125:1126],
	forms[1126:1127],
	forms[1127:1129],
	forms[1129:1131],
	forms[1131:1133],
	forms[1133:1135],
	forms[1135:1137],
	forms[1137:1139],
	forms[1139:1141],
	forms[1141:1143],
	forms[1143:1145],
	forms[1145:1146],
	forms[1146:1149],
	forms[1149:1150],
	forms[1150:1153],
	forms[1153:1156],
	forms[1156:1159],
	forms[1159:1162],
	forms[1162:1163],
	forms[1163:1166],
	forms[1166:1167],
	forms[1167:1170],
	forms[1170:1173],
	forms[1173:1175],
	forms[1175:1177],
	forms[1177:1179],
	forms[1179:1181],
	forms[1181:1183],
	forms[1183:1185],
	forms[1185:1187],
	forms[1187:1189],
	forms[1189:1191],
	forms[1191:1193],
	forms[1193:1195],
	forms[1195:1197],
	forms[1197:1199],
	forms[1199:1201],
	forms[1201:1203],
	forms[1203:1205],
	forms[1205:1207],
	forms[1207:1211],
	forms[1211:1213],
	forms[1213:1215],
	forms[1215:1221],
	forms[1221:1227],
	forms[1227:1233],
	forms[1233:1239],
	forms[1239:1241],
	forms[1241:1243],
	forms[1243:1249],
	forms[1249:1255],
	forms[1255:1261],
	forms[1261:1267],
	forms[1267:1270],
	forms[1270:1273],
	forms[1273:1274],
	forms[1274:1275],
	forms[1275:1276],
	forms[1276:1277],
	forms[1277:1278],
	forms[1278:1279],
	forms[1279:1285],
	forms[1285:1291],
	forms[1291:1297],
	forms[1297:1303],
	forms[1303:1309],
	forms[1309:1315],
	forms[1315:1321],
	forms[1321:1327],
	forms[1327:1329],
	forms[1329:1331],
	forms[1331:1333],
	forms[1333:1335],
	forms[1335:1337],
	forms[1337:1339],
	forms[1339:1341],
	forms[1341:1343],
	forms[1343:1349],
	forms[1349:1355],
	forms[1355:1361],
	forms[1361:1367],
	forms[1367:1373],
	forms[1373:1379],
	forms[1379:1385],
	forms[1385:1391],
	forms[1391:1393],
	forms[1393:1395],
	forms[1395:1401],
	forms[1401:1409],
	forms[1409:1417],
	forms[1417:1425],
	forms[1425:1427],
	forms[1427:1429],
	forms[1429:1431],
	forms[1431:1433],
	forms[1433:1435],
	forms[1435:1437],
	forms[1437:1439],
	forms[1439:1441],
	forms[1441:1443],
	forms[1443:1445],
	forms[1445:1447],
	forms[1447:1449],
	forms[1449:1451],
	forms[1451:1453],
	forms[1453:1455],
	forms[1455:1457],
	forms[1457:1458],
	forms[1458:1460],
	forms[1460:1462],
	forms[1462:1464],
	forms[1464:1466],
	forms[1466:1468],
	forms[1468:1470],
	forms[1470:1472],
	forms[1472:1478],
	forms[1478:1488],
	forms[1488:1498],
	forms[1498:1508],
	forms[1508:1510],
	forms[1510:1512],
	forms[1512:1518],
	forms[1518:1528],
	forms[1528:1538],
	forms[1538:1548],
	forms[1548:1550],
	forms[1550:1552],
	forms[1552:1554],
	forms[1554:1556],
	forms[1556:1558],
	forms[1558:1560],
	forms[1560:1562],
	forms[1562:1564],
	forms[1564:1565],
	forms[1565:1566],
	forms[1566:1567],
	forms[1567:1573],
	forms[1573:1581],
	forms[1581:1583],
	forms[1583:1585],
	forms[1585:1593],
	forms[1593:1595],
	forms[1595:1597],
	forms[1597:1605],
	forms[1605:1606],
	forms[1606:1611],
	forms[1611:1616],
	forms[1616:1621],
	forms[1621:1626],
	forms[1626:1628],
	forms[1628:1630],
	forms[1630:1632],
	forms[1632:1634],
	forms[1634:1636],
	forms[1636:1637],
	forms[1637:1639],
	forms[1639:1641],
	forms[1641:1643],
	forms[1643:1645],
	forms[1645:1675],
	forms[1675:1705],
	forms[1705:1714],
	forms[1714:1723],
	forms[1723:1727],
	forms[1727:1731],
	forms[1731:1733],
	forms[1733:1735],
	forms[1735:1737],
	forms[1737:1739],
	forms[1739:1741],
	forms[1741:1743],
	forms[1743:1770],
	forms[1770:1797],
	forms[1797:1824],
	forms[1824:1851],
	forms[1851:1878],
	forms[1878:1905],
	forms[1905:1932],
	forms[1932:1959],
	forms[1959:1963],
	forms[1963:1967],
	forms[1967:1971],
	forms[1971:1975],
	forms[1975:1976],
	forms[1976:1988],
	forms[1988:1994],
	forms[1994:1997],
	forms[1997:2003],
	forms[2003:2006],
	forms[2006:2007],
	forms[2007:2025],
	forms[2025:2031],
	forms[2031:2034],
	forms[2034:2040],
	forms[2040:2043],
	forms[2043:2055],
	forms[2055:2069],
	forms[2069:2093],
	forms[2093:2117],
	forms[2117:2125],
	forms[2125:2133],
	forms[2133:2136],
	forms[2136:2139],
	forms[2139:2157],
	forms[2157:2175],
	forms[2175:2202],
	forms[2202:2232],
	forms[2232:2244],
	forms[2244:2253],
	forms[2253:2262],
	forms[2262:2274],
	forms[2274:2283],
	forms[2283:2292],
	forms[2292:2322],
	forms[2322:2334],
	forms[2334:2343],
	forms[2343:2352],
	forms[2352:2382],
	forms[2382:2403],
	forms[2403:2433],
	forms[2433:2463],
	forms[2463:2484],
	forms[2484:2514],
	forms[2514:2544],
	forms[2544:2574],
	forms[2574:2604],
	forms[2604:2616],
	forms[2616:2625],
	forms[2625:2634],
	forms[2634:2637],
	forms[2637:2640],
	forms[2640:2649],
	forms[2649:2652],
	forms[2652:2655],
	forms[2655:2657],
	forms[2657:2660],
	forms[2660:2663],
	forms[2663:2666],
	forms[2666:2675],
	forms[2675:2678],
	forms[2678:2681],
	forms[2681:2684],
	forms[2684:2687],
	forms[2687:2699],
	forms[2699:2708],
	forms[2708:2717],
	forms[2717:2747],
	forms[2747:2759],
	forms[2759:2768],
	forms[2768:2777],
	forms[2777:2807],
	forms[2807:2837],
	forms[2837:2867],
	forms[2867:2897],
	forms[2897:2927],
	forms[2927:2930],
	forms[2930:2933],
	forms[2933:2936],
	forms[2936:2939],
	forms[2939:2942],
	forms[2942:2945],
	forms[2945:2948],
	forms[2948:2951],
	forms[2951:2978],
	forms[2978:3008],
	forms[3008:3038],
	forms[3038:3050],
	forms[3050:3059],
	forms[3059:3068],
	forms[3068:3070],
	forms[3070:3073],
	forms[3073:3076],
	forms[3076:3079],
	forms[3079:3097],
	forms[3097:3127],
	forms[3127:3157],
	forms[3157:3166],
	forms[3166:3175],
	forms[3175:3177],
	forms[3177:3181],
	forms[3181:3193],
	forms[3193:3205],
	forms[3205:3223],
	forms[3223:3241],
	forms[3241:3243],
	forms[3243:3255],
	forms[3255:3261],
	forms[3261:3273],
	forms[3273:3279],
	forms[3279:3281],
	forms[3281:3293],
	forms[3293:3299],
	forms[3299:3311],
	forms[3311:3317],
	forms[3317:3319],
	forms[3319:3349],
	forms[3349:3379],
	forms[3379:3388],
	forms[3388:3397],
	forms[3397:3427],
	forms[3427:3457],
	forms[3457:3466],
	forms[3466:3475],
	forms[3475:3505],
	forms[3505:3535],
	forms[3535:3544],
	forms[3544:3553],
	forms[3553:3583],
	forms[3583:3613],
	forms[3613:3622],
	forms[3622:3631],
	forms[3631:3661],
	forms[3661:3691],
	forms[3691:3721],
	forms[3721:3751],
	forms[3751:3781],
	forms[3781:3811],
	forms[3811:3841],
	forms[3841:3871],
	forms[3871:3880],
	forms[3880:3889],
	forms[3889:3919],
	forms[3919:3949],
	forms[3949:3958],
	forms[3958:3967],
	forms[3967:3997],
	forms[3997:4027],
	forms[4027:4036],
	forms[4036:4045],
	forms[4045:4075],
	forms[4075:4105],
	forms[4105:4135],
	forms[4135:4165],
	forms[4165:4195],
	forms[4195:4225],
	forms[4225:4255],
	forms[4255:4285],
	forms[4285:4294],
	forms[4294:4303],
	forms[4303:4333],
	forms[4333:4363],
	forms[4363:4372],
	forms[4372:4381],
	forms[4381:4411],
	forms[4411:4441],
	forms[4441:4450],
	forms[4450:4459],
	forms[4459:4489],
	forms[4489:4519],
	forms[4519:4528],
	forms[4528:4537],
	forms[4537:4567],
	forms[4567:4597],
	forms[4597:4606],
	forms[4606:4615],
	forms[4615:4645],
	forms[4645:4675],
	forms[4675:4684],
	forms[4684:4693],
	forms[4693:4699],
	forms[4699:4705],
	forms[4705:4711],
	forms[4711:4717],
	forms[4717:4723],
	forms[4723:4729],
	forms[4729:4733],
	forms[4733:4737],
	forms[4737:4742],
	forms[4742:4747],
	forms[4747:4752],
	forms[4752:4757],
	forms[4757:4787],
	forms[4787:4817],
	forms[4817:4826],
	forms[4826:4835],
	forms[4835:4865],
	forms[4865:4895],
	forms[4895:4904],
	forms[4904:4913],
	forms[4913:4917],
	forms[4917:4921],
	forms[4921:4925],
	forms[4925:4929],
	forms[4929:4931],
	forms[4931:4943],
	forms[4943:4949],
	forms[4949:4961],
	forms[4961:4967],
	forms[4967:4969],
	forms[4969:4981],
	forms[4981:4987],
	forms[4987:4999],
	forms[4999:5005],
	forms[5005:5007],
	forms[5007:5009],
	forms[5009:5010],
	forms[5010:5011],
	forms[5011:5015],
	forms[5015:5019],
	forms[5019:5049],
	forms[5049:5079],
	forms[5079:5088],
	forms[5088:5097],
	forms[5097:5127],
	forms[5127:5157],
	forms[5157:5166],
	forms[5166:5175],
	forms[5175:5202],
	forms[5202:5229],
	forms[5229:5233],
	forms[5233:5251],
	forms[5251:5257],
	forms[5257:5284],
	forms[5284:5311],
	forms[5311:5317],
	forms[5317:5344],
	forms[5344:5371],
	forms[5371:5398],
	forms[5398:5425],
	forms[5425:5426],
	forms[5426:5428],
	forms[5428:5430],
	forms[5430:5431],
	forms[5431:5433],
	forms[5433:5435],
	forms[5435:5437],
	forms[5437:5439],
	forms[5439:5442],
	forms[5442:5445],
	forms[5445:5448],
	forms[5448:5451],
	forms[5451:5456],
	forms[5456:5464],
	forms[5464:5482],
	forms[5482:5500],
	forms[5500:5508],
	forms[5508:5535],
	forms[5535:5562],
	forms[5562:5566],
	forms[5566:5596],
	forms[5596:5626],
	forms[5626:5635],
	forms[5635:5644],
	forms[5644:5671],
	forms[5671:5698],
	forms[5698:5716],
	forms[5716:5743],
	forms[5743:5770],
	forms[5770:5788],
	forms[5788:5815],
	forms[5815:5833],
	forms[5833:5860],
	forms[5860:5878],
	forms[5878:5896],
	forms[5896:5923],
	forms[5923:5950],
	forms[5950:5968],
	forms[5968:5986],
	forms[5986:6004],
	forms[6004:6022],
	forms[6022:6040],
	forms[6040:6058],
	forms[6058:6062],
	forms[6062:6089],
	forms[6089:6093],
	forms[6093:6120],
	forms[6120:6147],
	forms[6147:6174],
	forms[6174:6192],
	forms[6192:6210],
	forms[6210:6214],
	forms[6214:6232],
	forms[6232:6259],
	forms[6259:6286],
	forms[6286:6304],
	forms[6304:6308],
	forms[6308:6312],
	forms[6312:6339],
	forms[6339:6366],
	forms[6366:6369],
	forms[6369:6372],
	forms[6372:6399],
	forms[6399:6426],
	forms[6426:6428],
	forms[6428:6440],
	forms[6440:6458],
	forms[6458:6474],
	forms[6474:6496],
	forms[6496:6518],
	forms[6518:6534],
	forms[6534:6536],
	forms[6536:6538],
	forms[6538:6554],
	forms[6554:6576],
	forms[6576:6598],
	forms[6598:6614],
	forms[6614:6616],
	forms[6616:6618],
	forms[6618:6636],
	forms[6636:6648],
	forms[6648:6666],
	forms[6666:6684],
	forms[6684:6696],
	forms[6696:6708],
	forms[6708:6726],
	forms[6726:6744],
	forms[6744:6771],
	forms[6771:6798],
	forms[6798:6800],
	forms[6800:6802],
	forms[6802:6820],
	forms[6820:6838],
	forms[6838:6856],
	forms[6856:6883],
	forms[6883:6910],
	forms[6910:6937],
	forms[6937:6964],
	forms[6964:6982],
	forms[6982:7036],
	forms[7036:7090],
	forms[7090:7126],
	forms[7126:7144],
	forms[7144:7180],
	forms[7180:7198],
	forms[7198:7225],
	forms[7225:7252],
	forms[7252:7279],
	forms[7279:7306],
	forms[7306:7324],
	forms[7324:7342],
	forms[7342:7360],
	forms[7360:7378],
	forms[7378:7380],
	forms[7380:7382],
	forms[7382:7384],
	forms[7384:7386],
	forms[7386:7391],
	forms[7391:7396],
	forms[7396:7401],
	forms[7401:7406],
	forms[7406:7410],
	forms[7410:7414],
	forms[7414:7418],
	forms[7418:7420],
	forms[7420:7424],
	forms[7424:7428],
	forms[7428:7432],
	forms[7432:7434],
	forms[7434:7436],
	forms[7436:7438],
	forms[7438:7440],
	forms[7440:7467],
	forms[7467:7494],
	forms[7494:7521],
	forms[7521:7548],
	forms[7548:7566],
	forms[7566:7584],
	forms[7584:7588],
	forms[7588:7592],
	forms[7592:7610],
	forms[7610:7637],
	forms[7637:7664],
	forms[7664:7682],
	forms[7682:7700],
	forms[7700:7727],
	forms[7727:7754],
	forms[7754:7772],
	forms[7772:7790],
	forms[7790:7817],
	forms[7817:7844],
	forms[7844:7862],
	forms[7862:7880],
	forms[7880:7907],
	forms[7907:7934],
	forms[7934:7952],
	forms[7952:7955],
	forms[7955:7958],
	forms[7958:7976],
	forms[7976:7994],
	forms[7994:7997],
	forms[7997:8000],
	forms[8000:8003],
	forms[8003:8006],
	forms[8006:8008],
	forms[8008:8011],
	forms[8011:8029],
	forms[8029:8047],
	forms[8047:8065],
	forms[8065:8083],
	forms[8083:8101],
	forms[8101:8119],
	forms[8119:8137],
	forms[8137:8155],
	forms[8155:8173],
	forms[8173:8191],
	forms[8191:8209],
	forms[8209:8227],
	forms[8227:8245],
	forms[8245:8263],
	forms[8263:8281],
	forms[8281:8299],
	forms[8299:8317],
	forms[8317:8335],
	forms[8335:8353],
	forms[8353:8371],
	forms[8371:8389],
	forms[8389:8392],
	forms[8392:8410],
	forms[8410:8428],
	forms[8428:8446],
	forms[8446:8464],
	forms[8464:8482],
	forms[8482:8500],
	forms[8500:8518],
	forms[8518:8545],
	forms[8545:8563],
	forms[8563:8581],
	forms[8581:8599],
	forms[8599:8626],
	forms[8626:8653],
	forms[8653:8671],
	forms[8671:8698],
	forms[8698:8725],
	forms[8725:8734],
	forms[8734:8743],
	forms[8743:8747],
	forms[8747:8774],
	forms[8774:8801],
	forms[8801:8828],
	forms[8828:8855],
	forms[8855:8882],
	forms[8882:8909],
	forms[8909:8936],
	forms[8936:8963],
	forms[8963:8990],
	forms[8990:9017],
	forms[9017:9023],
	forms[9023:9026],
	forms[9026:9029],
	forms[9029:9032],
	forms[9032:9035],
	forms[9035:9053],
	forms[9053:9080],
	forms[9080:9098],
	forms[9098:9116],
	forms[9116:9120],
	forms[9120:9124],
	forms[9124:9128],
	forms[9128:9173],
	forms[9173:9179],
	forms[9179:9224],
	forms[9224:9251],
	forms[9251:9278],
	forms[9278:9296],
	forms[9296:9332],
	forms[9332:9377],
	forms[9377:9422],
	forms[9422:9449],
	forms[9449:9476],
	forms[9476:9494],
	forms[9494:9530],
	forms[9530:9575],
	forms[9575:9581],
	forms[9581:9626],
	forms[9626:9653],
	forms[9653:9680],
	forms[9680:9698],
	forms[9698:9734],
	forms[9734:9752],
	forms[9752:9779],
	forms[9779:9806],
	forms[9806:9824],
	forms[9824:9842],
	forms[9842:9860],
	forms[9860:9878],
	forms[9878:9896],
	forms[9896:9923],
	forms[9923:9950],
	forms[9950:9954],
	forms[9954:9966],
	forms[9966:9984],
	forms[9984:10002],
	forms[10002:10014],
	forms[10014:10026],
	forms[10026:10044],
	forms[10044:10062],
	forms[10062:10074],
	forms[10074:10092],
	forms[10092:10119],
	forms[10119:10146],
	forms[10146:10164],
	forms[10164:10182],
	forms[10182:10209],
	forms[10209:10236],
	forms[10236:10254],
	forms[10254:10258],
	forms[10258:10285],
	forms[10285:10312],
	forms[10312:10342],
	forms[10342:10372],
	forms[10372:10381],
	forms[10381:10390],
	forms[10390:10417],
	forms[10417:10444],
	forms[10444:10450],
	forms[10450:10456],
	forms[10456:10468],
	forms[10468:10480],
	forms[10480:10489],
	forms[10489:10498],
	forms[10498:10502],
	forms[10502:10504],
	forms[10504:10531],
	forms[10531:10558],
	forms[10558:10564],
	forms[10564:10570],
	forms[10570:10600],
	forms[10600:10630],
	forms[10630:10639],
	forms[10639:10648],
	forms[10648:10652],
	forms[10652:10656],
	forms[10656:10658],
	forms[10658:10660],
	forms[10660:10687],
	forms[10687:10714],
	forms[10714:10720],
	forms[10720:10726],
	forms[10726:10738],
	forms[10738:10750],
	forms[10750:10759],
	forms[10759:10768],
	forms[10768:10772],
	forms[10772:10774],
	forms[10774:10804],
	forms[10804:10834],
	forms[10834:10843],
	forms[10843:10852],
	forms[10852:10855],
	forms[10855:10858],
	forms[10858:10861],
	forms[10861:10864],
	forms[10864:10882],
	forms[10882:10900],
	forms[10900:10918],
	forms[10918:10936],
	forms[10936:10963],
	forms[10963:10990],
	forms[10990:11020],
	forms[11020:11050],
	forms[11050:11059],
	forms[11059:11068],
	forms[11068:11069],
	forms[11069:11099],
	forms[11099:11129],
	forms[11129:11138],
	forms[11138:11147],
	forms[11147:11151],
	forms[11151:11155],
	forms[11155:11158],
	forms[11158:11161],
	forms[11161:11188],
	forms[11188:11215],
	forms[11215:11242],
	forms[11242:11269],
	forms[11269:11296],
	forms[11296:11323],
	forms[11323:11324],
	forms[11324:11325],
	forms[11325:11327],
	forms[11327:11329],
	forms[11329:11331],
	forms[11331:11333],
	forms[11333:11336],
	forms[11336:11341],
	forms[11341:11346],
	forms[11346:11351],
	forms[11351:11352],
	forms[11352:11353],
	forms[11353:11359],
	forms[11359:11367],
	forms[11367:11369],
	forms[11369:11371],
	forms[11371:11379],
	forms[11379:11387],
}
