****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:36 2023
****************************************


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[27]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/Q (DFFARX1_HVT)
                                                     0.0314   1.0000            0.0830 &   0.2493 r
  I_PCI_TOP/pad_out[27] (net)
                               2   6.7346 
  HFSBUF_11_228/A (NBUFFX16_RVT)           -0.0100   0.0314   1.0000  -0.0090  -0.0088 &   0.2405 r
  HFSBUF_11_228/Y (NBUFFX16_RVT)                     0.0223   1.0000            0.0231 &   0.2636 r
  pad_out[27] (net)            1  39.0779 
  pad_out[27] (out)                        -0.0013   0.0223   1.0000  -0.0002   0.0060 &   0.2696 r
  data arrival time                                                                        0.2696

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2696
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0804


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[25]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1665     0.1665
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1665 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/Q (DFFARX1_HVT)
                                                     0.0299   1.0000            0.0817 &   0.2483 r
  I_PCI_TOP/pad_out[25] (net)
                               2   6.2037 
  HFSBUF_11_227/A (NBUFFX16_RVT)           -0.0066   0.0299   1.0000  -0.0044  -0.0043 &   0.2440 r
  HFSBUF_11_227/Y (NBUFFX16_RVT)                     0.0209   1.0000            0.0228 &   0.2668 r
  pad_out[25] (net)            1  35.8558 
  pad_out[25] (out)                         0.0000   0.0209   1.0000   0.0000   0.0044 &   0.2713 r
  data arrival time                                                                        0.2713

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2713
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0787


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[29]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/Q (DFFARX1_HVT)
                                                     0.0309   1.0000            0.0826 &   0.2488 r
  I_PCI_TOP/n8847 (net)        2   6.5490 
  I_PCI_TOP/U3161/A (NBUFFX32_LVT)         -0.0036   0.0309   1.0000  -0.0007  -0.0006 &   0.2483 r
  I_PCI_TOP/U3161/Y (NBUFFX32_LVT)                   0.0193   1.0000            0.0208 &   0.2691 r
  I_PCI_TOP/pad_out[29] (net)
                               1  33.4935 
  pad_out[29] (out)                         0.0000   0.0193   1.0000   0.0000   0.0030 &   0.2721 r
  pad_out[29] (net)            1 
  data arrival time                                                                        0.2721

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0779


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[23]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1664     0.1664
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1664 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/Q (DFFARX1_HVT)
                                                     0.0270   1.0000            0.0794 &   0.2458 r
  I_PCI_TOP/pad_out[23] (net)
                               2   5.2105 
  ZBUF_4_inst_54760/A (NBUFFX16_LVT)       -0.0015   0.0270   1.0000  -0.0002  -0.0001 &   0.2457 r
  ZBUF_4_inst_54760/Y (NBUFFX16_LVT)                 0.0209   1.0000            0.0203 &   0.2660 r
  pad_out[23] (net)            1  36.6909 
  pad_out[23] (out)                         0.0000   0.0209   1.0000   0.0000   0.0062 &   0.2722 r
  data arrival time                                                                        0.2722

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0778


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[15]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1660     0.1660
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1660 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/Q (DFFARX1_HVT)
                                                     0.0256   1.0000            0.0782 &   0.2442 r
  I_PCI_TOP/pad_out[15] (net)
                               2   4.7177 
  HFSBUF_11_252/A (NBUFFX16_RVT)           -0.0040   0.0256   1.0000  -0.0007  -0.0006 &   0.2436 r
  HFSBUF_11_252/Y (NBUFFX16_RVT)                     0.0212   1.0000            0.0221 &   0.2657 r
  pad_out[15] (net)            1  38.0631 
  pad_out[15] (out)                         0.0000   0.0212   1.0000   0.0000   0.0066 &   0.2723 r
  data arrival time                                                                        0.2723

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2723
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0777


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[7] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1661     0.1661
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1661 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/Q (DFFARX1_HVT)
                                                     0.0312   1.0000            0.0829 &   0.2490 r
  I_PCI_TOP/pad_out[7] (net)   2   6.6790 
  HFSBUF_11_245/A (NBUFFX16_RVT)           -0.0079   0.0312   1.0000  -0.0050  -0.0048 &   0.2442 r
  HFSBUF_11_245/Y (NBUFFX16_RVT)                     0.0219   1.0000            0.0229 &   0.2671 r
  pad_out[7] (net)             1  36.7048 
  pad_out[7] (out)                          0.0000   0.0219   1.0000   0.0000   0.0058 &   0.2729 r
  data arrival time                                                                        0.2729

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0771


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[21]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1665     0.1665
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1665 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/Q (DFFARX1_HVT)
                                                     0.0276   1.0000            0.0798 &   0.2463 r
  I_PCI_TOP/pad_out[21] (net)
                               2   5.4080 
  HFSBUF_11_244/A (NBUFFX16_RVT)           -0.0034   0.0276   1.0000  -0.0006  -0.0005 &   0.2459 r
  HFSBUF_11_244/Y (NBUFFX16_RVT)                     0.0206   1.0000            0.0226 &   0.2685 r
  pad_out[21] (net)            1  36.4304 
  pad_out[21] (out)                         0.0000   0.0206   1.0000   0.0000   0.0045 &   0.2729 r
  data arrival time                                                                        0.2729

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0771


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[3] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/Q (DFFARX1_HVT)
                                                     0.0281   1.0000            0.0803 &   0.2466 r
  I_PCI_TOP/pad_out[3] (net)   2   5.6054 
  HFSBUF_11_246/A (NBUFFX16_RVT)           -0.0038   0.0281   1.0000  -0.0007  -0.0005 &   0.2460 r
  HFSBUF_11_246/Y (NBUFFX16_RVT)                     0.0212   1.0000            0.0226 &   0.2686 r
  pad_out[3] (net)             1  37.4734 
  pad_out[3] (out)                          0.0000   0.0212   1.0000   0.0000   0.0054 &   0.2740 r
  data arrival time                                                                        0.2740

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2740
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0760


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[11]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/Q (DFFARX1_HVT)
                                                     0.0276   1.0000            0.0798 &   0.2462 r
  I_PCI_TOP/pad_out[11] (net)
                               2   5.4091 
  HFSBUF_11_235/A (NBUFFX16_RVT)           -0.0029   0.0276   1.0000  -0.0005  -0.0004 &   0.2458 r
  HFSBUF_11_235/Y (NBUFFX16_RVT)                     0.0214   1.0000            0.0224 &   0.2682 r
  pad_out[11] (net)            1  37.8136 
  pad_out[11] (out)                         0.0000   0.0214   1.0000   0.0000   0.0061 &   0.2743 r
  data arrival time                                                                        0.2743

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2743
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0757


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[17]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/Q (DFFARX1_HVT)
                                                     0.0286   1.0000            0.0807 &   0.2469 r
  I_PCI_TOP/pad_out[17] (net)
                               2   5.7690 
  HFSBUF_11_254/A (NBUFFX16_RVT)           -0.0024   0.0286   1.0000  -0.0004  -0.0003 &   0.2466 r
  HFSBUF_11_254/Y (NBUFFX16_RVT)                     0.0212   1.0000            0.0227 &   0.2693 r
  pad_out[17] (net)            1  37.1427 
  pad_out[17] (out)                         0.0000   0.0212   1.0000   0.0000   0.0051 &   0.2745 r
  data arrival time                                                                        0.2745

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2745
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0755


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[26]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/Q (DFFARX1_HVT)
                                                     0.0300   1.0000            0.0819 &   0.2481 r
  I_PCI_TOP/pad_out[26] (net)
                               2   6.2511 
  ZBUF_4_inst_54759/A (NBUFFX16_LVT)       -0.0066   0.0300   1.0000  -0.0043  -0.0041 &   0.2440 r
  ZBUF_4_inst_54759/Y (NBUFFX16_LVT)                 0.0225   1.0000            0.0206 &   0.2646 r
  pad_out[26] (net)            1  42.5853 
  pad_out[26] (out)                        -0.0016   0.0225   1.0000  -0.0002   0.0103 &   0.2749 r
  data arrival time                                                                        0.2749

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2749
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0751


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[9] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/Q (DFFARX1_HVT)
                                                     0.0296   1.0000            0.0815 &   0.2477 r
  I_PCI_TOP/pad_out[9] (net)   2   6.1167 
  HFSBUF_11_253/A (NBUFFX16_RVT)           -0.0025   0.0296   1.0000  -0.0004  -0.0003 &   0.2474 r
  HFSBUF_11_253/Y (NBUFFX16_RVT)                     0.0214   1.0000            0.0228 &   0.2703 r
  pad_out[9] (net)             1  37.0650 
  pad_out[9] (out)                          0.0000   0.0214   1.0000   0.0000   0.0052 &   0.2755 r
  data arrival time                                                                        0.2755

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0745


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[1] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/Q (DFFARX1_HVT)
                                                     0.0296   1.0000            0.0815 &   0.2478 r
  I_PCI_TOP/pad_out[1] (net)   2   6.1072 
  HFSBUF_11_234/A (NBUFFX16_RVT)            0.0000   0.0296   1.0000   0.0000   0.0002 &   0.2479 r
  HFSBUF_11_234/Y (NBUFFX16_RVT)                     0.0213   1.0000            0.0229 &   0.2708 r
  pad_out[1] (net)             1  37.2537 
  pad_out[1] (out)                         -0.0009   0.0213   1.0000  -0.0001   0.0049 &   0.2757 r
  data arrival time                                                                        0.2757

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2757
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0743


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[18]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/Q (DFFARX1_HVT)
                                                     0.0244   1.0000            0.0772 &   0.2434 r
  I_PCI_TOP/pad_out[18] (net)
                               2   4.3074 
  HFSBUF_11_240/A (NBUFFX16_RVT)           -0.0037   0.0244   1.0000  -0.0007  -0.0006 &   0.2429 r
  HFSBUF_11_240/Y (NBUFFX16_RVT)                     0.0216   1.0000            0.0218 &   0.2646 r
  pad_out[18] (net)            1  43.7233 
  pad_out[18] (out)                         0.0000   0.0216   1.0000   0.0000   0.0112 &   0.2758 r
  data arrival time                                                                        0.2758

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2758
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0742


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[30]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/Q (DFFARX1_HVT)
                                                     0.0303   1.0000            0.0821 &   0.2484 r
  I_PCI_TOP/pad_out[30] (net)
                               2   6.3581 
  ZBUF_4_inst_23148/A (NBUFFX16_RVT)       -0.0060   0.0303   1.0000  -0.0029  -0.0027 &   0.2457 r
  ZBUF_4_inst_23148/Y (NBUFFX16_RVT)                 0.0233   1.0000            0.0228 &   0.2685 r
  pad_out[30] (net)            1  44.9250 
  pad_out[30] (out)                        -0.0048   0.0233   1.0000  -0.0037   0.0074 &   0.2758 r
  data arrival time                                                                        0.2758

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2758
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0742


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[22]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1665     0.1665
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1665 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/Q (DFFARX1_HVT)
                                                     0.0284   1.0000            0.0805 &   0.2470 r
  I_PCI_TOP/pad_out[22] (net)
                               2   5.6990 
  HFSBUF_11_249/A (NBUFFX16_RVT)           -0.0071   0.0284   1.0000  -0.0045  -0.0044 &   0.2426 r
  HFSBUF_11_249/Y (NBUFFX16_RVT)                     0.0226   1.0000            0.0224 &   0.2650 r
  pad_out[22] (net)            1  44.3101 
  pad_out[22] (out)                         0.0000   0.0226   1.0000   0.0000   0.0115 &   0.2765 r
  data arrival time                                                                        0.2765

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0735


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[28]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1665     0.1665
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1665 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/Q (DFFARX1_HVT)
                                                     0.0315   1.0000            0.0831 &   0.2497 r
  I_PCI_TOP/pad_out[28] (net)
                               2   6.7906 
  ZBUF_4_inst_53742/A (NBUFFX16_RVT)       -0.0082   0.0315   1.0000  -0.0060  -0.0058 &   0.2439 r
  ZBUF_4_inst_53742/Y (NBUFFX16_RVT)                 0.0234   1.0000            0.0229 &   0.2668 r
  pad_out[28] (net)            1  44.5176 
  pad_out[28] (out)                        -0.0025   0.0234   1.0000  -0.0008   0.0102 &   0.2770 r
  data arrival time                                                                        0.2770

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2770
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0730


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[5] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/Q (DFFARX1_HVT)
                                                     0.0315   1.0000            0.0831 &   0.2493 r
  I_PCI_TOP/pad_out[5] (net)   2   6.7613 
  HFSBUF_11_250/A (NBUFFX16_RVT)           -0.0009   0.0315   1.0000  -0.0001   0.0001 &   0.2493 r
  HFSBUF_11_250/Y (NBUFFX16_RVT)                     0.0214   1.0000            0.0229 &   0.2722 r
  pad_out[5] (net)             1  35.3007 
  pad_out[5] (out)                          0.0000   0.0214   1.0000   0.0000   0.0049 &   0.2771 r
  data arrival time                                                                        0.2771

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2771
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0729


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[0] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/Q (DFFARX1_HVT)
                                                     0.0300   1.0000            0.0818 &   0.2480 r
  I_PCI_TOP/n8849 (net)        2   6.2232 
  I_PCI_TOP/U3203/A (NBUFFX32_LVT)         -0.0043   0.0300   1.0000  -0.0008  -0.0006 &   0.2474 r
  I_PCI_TOP/U3203/Y (NBUFFX32_LVT)                   0.0212   1.0000            0.0204 &   0.2678 r
  I_PCI_TOP/pad_out[0] (net)   1  41.6535 
  pad_out[0] (out)                          0.0000   0.0212   1.0000   0.0000   0.0106 &   0.2784 r
  pad_out[0] (net)             1 
  data arrival time                                                                        0.2784

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2784
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0716


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[6] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1664     0.1664
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1664 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/Q (DFFARX1_HVT)
                                                     0.0270   1.0000            0.0793 &   0.2457 r
  I_PCI_TOP/pad_out[6] (net)   2   5.2032 
  ZBUF_4_inst_54758/A (NBUFFX16_LVT)        0.0000   0.0270   1.0000   0.0000   0.0001 &   0.2459 r
  ZBUF_4_inst_54758/Y (NBUFFX16_LVT)                 0.0219   1.0000            0.0202 &   0.2661 r
  pad_out[6] (net)             1  46.4003 
  pad_out[6] (out)                         -0.0020   0.0219   1.0000  -0.0003   0.0125 &   0.2786 r
  data arrival time                                                                        0.2786

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2786
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0714


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[4] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/Q (DFFARX1_HVT)
                                                     0.0274   1.0000            0.0797 &   0.2460 r
  I_PCI_TOP/pad_out[4] (net)   2   5.3519 
  HFSBUF_11_241/A (NBUFFX16_RVT)           -0.0019   0.0274   1.0000  -0.0003  -0.0002 &   0.2458 r
  HFSBUF_11_241/Y (NBUFFX16_RVT)                     0.0220   1.0000            0.0219 &   0.2677 r
  pad_out[4] (net)             1  41.9263 
  pad_out[4] (out)                          0.0000   0.0220   1.0000   0.0000   0.0117 &   0.2795 r
  data arrival time                                                                        0.2795

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2795
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0705


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[24]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1665     0.1665
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1665 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/Q (DFFARX1_HVT)
                                                     0.0308   1.0000            0.0825 &   0.2490 r
  I_PCI_TOP/pad_out[24] (net)
                               2   6.5156 
  HFSBUF_11_242/A (NBUFFX16_RVT)           -0.0065   0.0308   1.0000  -0.0043  -0.0041 &   0.2449 r
  HFSBUF_11_242/Y (NBUFFX16_RVT)                     0.0230   1.0000            0.0226 &   0.2675 r
  pad_out[24] (net)            1  43.9764 
  pad_out[24] (out)                        -0.0010   0.0230   1.0000  -0.0002   0.0120 &   0.2795 r
  data arrival time                                                                        0.2795

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2795
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0705


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[16]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/Q (DFFARX1_HVT)
                                                     0.0297   1.0000            0.0816 &   0.2479 r
  I_PCI_TOP/pad_out[16] (net)
                               2   6.1502 
  HFSBUF_11_233/A (NBUFFX16_RVT)           -0.0034   0.0297   1.0000  -0.0006  -0.0005 &   0.2474 r
  HFSBUF_11_233/Y (NBUFFX16_RVT)                     0.0231   1.0000            0.0227 &   0.2701 r
  pad_out[16] (net)            1  48.3037 
  pad_out[16] (out)                        -0.0044   0.0231   1.0000  -0.0032   0.0101 &   0.2803 r
  data arrival time                                                                        0.2803

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2803
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0697


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[14]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1660     0.1660
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1660 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/Q (DFFARX1_HVT)
                                                     0.0281   1.0000            0.0803 &   0.2463 r
  I_PCI_TOP/pad_out[14] (net)
                               2   5.6043 
  HFSBUF_11_236/A (NBUFFX16_RVT)           -0.0012   0.0281   1.0000  -0.0002  -0.0000 &   0.2463 r
  HFSBUF_11_236/Y (NBUFFX16_RVT)                     0.0223   1.0000            0.0221 &   0.2684 r
  pad_out[14] (net)            1  44.3948 
  pad_out[14] (out)                         0.0000   0.0223   1.0000   0.0000   0.0128 &   0.2812 r
  data arrival time                                                                        0.2812

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2812
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0688


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[8] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/Q (DFFARX1_HVT)
                                                     0.0299   1.0000            0.0818 &   0.2480 r
  I_PCI_TOP/n8844 (net)        2   6.2154 
  I_PCI_TOP/U3082/A (NBUFFX32_LVT)         -0.0011   0.0299   1.0000  -0.0002  -0.0000 &   0.2480 r
  I_PCI_TOP/U3082/Y (NBUFFX32_LVT)                   0.0207   1.0000            0.0204 &   0.2684 r
  I_PCI_TOP/pad_out[8] (net)   1  44.2643 
  pad_out[8] (out)                         -0.0007   0.0207   1.0000  -0.0001   0.0130 &   0.2814 r
  pad_out[8] (net)             1 
  data arrival time                                                                        0.2814

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2814
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0686


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[10]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/Q (DFFARX1_HVT)
                                                     0.0308   1.0000            0.0826 &   0.2488 r
  I_PCI_TOP/pad_out[10] (net)
                               2   6.5461 
  HFSBUF_11_243/A (NBUFFX16_RVT)           -0.0037   0.0308   1.0000  -0.0007  -0.0005 &   0.2483 r
  HFSBUF_11_243/Y (NBUFFX16_RVT)                     0.0232   1.0000            0.0227 &   0.2709 r
  pad_out[10] (net)            1  43.7721 
  pad_out[10] (out)                        -0.0011   0.0232   1.0000  -0.0002   0.0113 &   0.2822 r
  data arrival time                                                                        0.2822

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2822
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0678


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[20]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1665     0.1665
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1665 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/Q (DFFARX1_HVT)
                                                     0.0288   1.0000            0.0809 &   0.2474 r
  I_PCI_TOP/pad_out[20] (net)
                               2   5.8406 
  ZBUF_4_inst_53739/A (NBUFFX16_RVT)       -0.0032   0.0288   1.0000  -0.0006  -0.0005 &   0.2469 r
  ZBUF_4_inst_53739/Y (NBUFFX16_RVT)                 0.0226   1.0000            0.0223 &   0.2691 r
  pad_out[20] (net)            1  45.6999 
  pad_out[20] (out)                        -0.0009   0.0226   1.0000  -0.0001   0.0133 &   0.2824 r
  data arrival time                                                                        0.2824

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2824
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[2] (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/Q (DFFARX1_HVT)
                                                     0.0298   1.0000            0.0817 &   0.2480 r
  I_PCI_TOP/pad_out[2] (net)   2   6.1896 
  HFSBUF_11_232/A (NBUFFX16_RVT)           -0.0032   0.0298   1.0000  -0.0006  -0.0004 &   0.2476 r
  HFSBUF_11_232/Y (NBUFFX16_RVT)                     0.0228   1.0000            0.0225 &   0.2701 r
  pad_out[2] (net)             1  46.5429 
  pad_out[2] (out)                         -0.0008   0.0228   1.0000  -0.0001   0.0134 &   0.2835 r
  data arrival time                                                                        0.2835

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2835
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0665


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[13]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/Q (DFFARX1_HVT)
                                                     0.0166   1.0000            0.0697 &   0.2360 r
  I_PCI_TOP/pad_out[13] (net)
                               2   1.5950 
  ZBUF_22_inst_22828/A (NBUFFX2_HVT)        0.0000   0.0166   1.0000   0.0000   0.0000 &   0.2360 r
  ZBUF_22_inst_22828/Y (NBUFFX2_HVT)                 0.0173   1.0000            0.0251 &   0.2611 r
  ZBUF_22_28 (net)             1   6.0825 
  HFSBUF_11_248/A (NBUFFX16_RVT)           -0.0005   0.0173   1.0000  -0.0001   0.0003 &   0.2613 r
  HFSBUF_11_248/Y (NBUFFX16_RVT)                     0.0178   1.0000            0.0211 &   0.2825 r
  pad_out[13] (net)            1  34.0581 
  pad_out[13] (out)                         0.0000   0.0178   1.0000   0.0000   0.0032 &   0.2857 r
  data arrival time                                                                        0.2857

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2857
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0643


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[12]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1662     0.1662
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1662 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/Q (DFFARX1_HVT)
                                                     0.0314   1.0000            0.0831 &   0.2492 r
  I_PCI_TOP/pad_out[12] (net)
                               2   6.7551 
  ZBUF_4_inst_53741/A (NBUFFX16_RVT)       -0.0035   0.0314   1.0000  -0.0007  -0.0004 &   0.2488 r
  ZBUF_4_inst_53741/Y (NBUFFX16_RVT)                 0.0228   1.0000            0.0226 &   0.2714 r
  pad_out[12] (net)            1  47.6648 
  pad_out[12] (out)                         0.0000   0.0228   1.0000   0.0000   0.0153 &   0.2867 r
  data arrival time                                                                        0.2867

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2867
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0633


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[31]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1663     0.1663
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1663 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/Q (DFFARX1_HVT)
                                                     0.0215   1.0000            0.0745 &   0.2408 r
  I_PCI_TOP/n8850 (net)        2   3.2834 
  I_PCI_TOP/ZBUF_22_inst_23354/A (NBUFFX2_HVT)
                                           -0.0032   0.0215   1.0000  -0.0006  -0.0006 &   0.2402 r
  I_PCI_TOP/ZBUF_22_inst_23354/Y (NBUFFX2_HVT)       0.0172   1.0000            0.0253 &   0.2654 r
  I_PCI_TOP/ZBUF_22_74 (net)   1   5.5533 
  I_PCI_TOP/U3244/A (NBUFFX32_LVT)         -0.0012   0.0172   1.0000  -0.0002   0.0000 &   0.2654 r
  I_PCI_TOP/U3244/Y (NBUFFX32_LVT)                   0.0171   1.0000            0.0192 &   0.2846 r
  I_PCI_TOP/pad_out[31] (net)
                               1  35.7084 
  pad_out[31] (out)                         0.0000   0.0171   1.0000   0.0000   0.0041 &   0.2887 r
  pad_out[31] (net)            1 
  data arrival time                                                                        0.2887

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2887
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0613


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[19]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.1665     0.1665
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/CLK (DFFARX1_HVT)
                                                     0.0223                     0.0000     0.1665 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/Q (DFFARX1_HVT)
                                                     0.0360   1.0000            0.0839 &   0.2504 f
  I_PCI_TOP/n8824 (net)        2   6.0831 
  I_PCI_TOP/HFSBUF_8_251/A (NBUFFX2_HVT)   -0.0101   0.0360   1.0000  -0.0081  -0.0079 &   0.2425 f
  I_PCI_TOP/HFSBUF_8_251/Y (NBUFFX2_HVT)             0.0152   1.0000            0.0227 &   0.2652 f
  I_PCI_TOP/pad_out[19] (net)
                               1   2.1580 
  ZBUF_4_inst_53743/A (NBUFFX16_RVT)        0.0000   0.0152   1.0000   0.0000   0.0000 &   0.2652 f
  ZBUF_4_inst_53743/Y (NBUFFX16_RVT)                 0.0177   1.0000            0.0197 &   0.2849 f
  pad_out[19] (net)            1  36.0614 
  pad_out[19] (out)                         0.0000   0.0177   1.0000   0.0000   0.0049 &   0.2898 f
  data arrival time                                                                        0.2898

  clock v_PCI_CLK (rise edge)                        0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0500     0.0500
  clock reconvergence pessimism                                                 0.0000     0.0500
  output external delay                                                         0.3000     0.3500
  data required time                                                                       0.3500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       0.3500
  data arrival time                                                                       -0.2898
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0602


1
