Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Warning: Design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Mon May 23 19:36:21 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    180
    Shorted outputs (LINT-31)                                      84
    Constant outputs (LINT-52)                                     96
--------------------------------------------------------------------------------

Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Mon May 23 20:43:07 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    240
    Unconnected ports (LINT-28)                                    60
    Shorted outputs (LINT-31)                                      84
    Constant outputs (LINT-52)                                     96

Cells                                                             164
    Connected to power or ground (LINT-32)                        144
    Nets connected to multiple pins on same cell (LINT-33)         20
--------------------------------------------------------------------------------

Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[2]', 'MUX_XBAR_input_sel_in[1]'', 'MUX_XBAR_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[2]', 'MUX_XBAR_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[2]', 'MUX_XBAR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_XBAR_input_sel_in[1]', 'MUX_XBAR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[1]', 'MUX_XBAR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[2]', 'MUX_Arbiter_input_sel_in[1]'', 'MUX_Arbiter_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[2]', 'MUX_Arbiter_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[2]', 'MUX_Arbiter_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_Arbiter_input_sel_in[1]', 'MUX_Arbiter_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[1]', 'MUX_Arbiter_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[2]', 'MUX_LBDR_input_sel_in[1]'', 'MUX_LBDR_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[2]', 'MUX_LBDR_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[2]', 'MUX_LBDR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_LBDR_input_sel_in[1]', 'MUX_LBDR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[1]', 'MUX_LBDR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[2]', 'MUX_FIFO_input_sel_in[1]'', 'MUX_FIFO_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[2]', 'MUX_FIFO_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[2]', 'MUX_FIFO_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_FIFO_input_sel_in[1]', 'MUX_FIFO_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[1]', 'MUX_FIFO_input_sel_in[0]''.
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Tue May 24 01:01:08 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    240
    Unconnected ports (LINT-28)                                    60
    Shorted outputs (LINT-31)                                      84
    Constant outputs (LINT-52)                                     96

Cells                                                             164
    Connected to power or ground (LINT-32)                        144
    Nets connected to multiple pins on same cell (LINT-33)         20
--------------------------------------------------------------------------------

Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_XBAR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_Arbiter_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_LBDR_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_5x1_FIFO_input_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_input_sel_in[0]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[2]', 'MUX_XBAR_input_sel_in[1]'', 'MUX_XBAR_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[2]', 'MUX_XBAR_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[2]', 'MUX_XBAR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_XBAR_input_sel_in[1]', 'MUX_XBAR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_XBAR_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_XBAR_input_sel_in[1]', 'MUX_XBAR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[2]', 'MUX_Arbiter_input_sel_in[1]'', 'MUX_Arbiter_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[2]', 'MUX_Arbiter_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[2]', 'MUX_Arbiter_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_Arbiter_input_sel_in[1]', 'MUX_Arbiter_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_Arbiter_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_Arbiter_input_sel_in[1]', 'MUX_Arbiter_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[2]', 'MUX_LBDR_input_sel_in[1]'', 'MUX_LBDR_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[2]', 'MUX_LBDR_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[2]', 'MUX_LBDR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_LBDR_input_sel_in[1]', 'MUX_LBDR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_LBDR_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_input_sel_in[1]', 'MUX_LBDR_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[2]', 'MUX_FIFO_input_sel_in[1]'', 'MUX_FIFO_input_sel_in[0]'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[2]', 'MUX_FIFO_input_sel_in[1]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[2]', 'MUX_FIFO_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_S'. (LINT-33)
   Net '*Logic1*' is connected to pins 'MUX_FIFO_input_sel_in[1]', 'MUX_FIFO_input_sel_in[0]''.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_5x1_FIFO_input_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_FIFO_input_sel_in[1]', 'MUX_FIFO_input_sel_in[0]''.
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Tue May 24 02:15:01 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    190
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                      84
    Constant outputs (LINT-52)                                     96

Cells                                                              94
    Connected to power or ground (LINT-32)                         94
--------------------------------------------------------------------------------

Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_N' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_E' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_W' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_S' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_L' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_N' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_E' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_W' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_S' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_L' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_EW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_WW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_SW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_LW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[0]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[2]' is connected to logic 1. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Mon May 30 12:14:58 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    194
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                      92
    Constant outputs (LINT-52)                                     92

Cells                                                              66
    Cells do not drive (LINT-1)                                    16
    Connected to power or ground (LINT-32)                         50
--------------------------------------------------------------------------------

Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'FIFO_E' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'FIFO_W' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'FIFO_S' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'FIFO_L' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'LBDR_E' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'LBDR_W' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'LBDR_S' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'LBDR_L' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'Arbiter_E' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'Arbiter_W' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'Arbiter_S' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'Arbiter_L' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'XBAR_E' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'XBAR_W' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'XBAR_S' does not drive any nets. (LINT-1)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', cell 'XBAR_L' does not drive any nets. (LINT-1)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_6x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_N' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_E' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_W' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_S' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'FIFO_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'read_en_L' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_N' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_E' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_W' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_S' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'Arbiter_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_L' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_XBAR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_XBAR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_Arbiter_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_Arbiter_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_LBDR_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_NW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RN' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_LBDR_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Req_RW' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_N' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_E' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_W' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_S' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', a pin on submodule 'MUX_6x1_FIFO_output_L' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'MUX_FIFO_output_sel_in[1]' is connected to logic 0. 
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_6x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
1
