

================================================================
== Vitis HLS Report for 'matmul_optimized'
================================================================
* Date:           Sun Nov  3 23:06:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Matmul_op_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      862|      862|  8.620 us|  8.620 us|  863|  863|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308  |matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        |grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366  |matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4  |      325|      325|  3.250 us|  3.250 us|  325|  325|       no|
        |grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418                  |matmul_optimized_Pipeline_VITIS_LOOP_47_6                  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|    80|   11456|    8800|    0|
|Memory           |        0|     -|    1536|     384|    0|
|Multiplexer      |        -|     -|       -|    2581|    -|
|Register         |        -|     -|     209|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|    80|   13201|   11767|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     6|       5|      10|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |ctrl_s_axi_U                                                          |ctrl_s_axi                                                 |        0|   0|   246|   424|    0|
    |dataAB_m_axi_U                                                        |dataAB_m_axi                                               |        4|   0|   830|   694|    0|
    |dataA_m_axi_U                                                         |dataA_m_axi                                                |        4|   0|   830|   694|    0|
    |dataB_m_axi_U                                                         |dataB_m_axi                                                |        4|   0|   830|   694|    0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308  |matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |        0|   0|   125|   176|    0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366  |matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4  |        0|  80|  8058|  5834|    0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418                  |matmul_optimized_Pipeline_VITIS_LOOP_47_6                  |        0|   0|   537|   284|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                 |                                                           |       12|  80| 11456|  8800|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_local_U      |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_1_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_2_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_3_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_4_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_5_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_6_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_7_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_8_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_9_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_10_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_11_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_12_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_13_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_14_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_local_15_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_U      |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_1_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_2_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_3_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_4_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_5_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_6_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_7_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_8_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_9_U    |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_10_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_11_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_12_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_13_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_14_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_local_15_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_U     |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_1_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_2_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_3_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_4_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_5_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_6_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_7_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_8_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_9_U   |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_10_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_11_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_12_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_13_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_14_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |AB_local_15_U  |A_local_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                       |        0|1536| 384|    0|   768| 1536|    48|        24576|
    +---------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |AB_local_10_address0  |   20|          4|    4|         16|
    |AB_local_10_ce0       |   20|          4|    1|          4|
    |AB_local_10_d0        |   14|          3|   32|         96|
    |AB_local_10_we0       |   14|          3|    1|          3|
    |AB_local_11_address0  |   20|          4|    4|         16|
    |AB_local_11_ce0       |   20|          4|    1|          4|
    |AB_local_11_d0        |   14|          3|   32|         96|
    |AB_local_11_we0       |   14|          3|    1|          3|
    |AB_local_12_address0  |   20|          4|    4|         16|
    |AB_local_12_ce0       |   20|          4|    1|          4|
    |AB_local_12_d0        |   14|          3|   32|         96|
    |AB_local_12_we0       |   14|          3|    1|          3|
    |AB_local_13_address0  |   20|          4|    4|         16|
    |AB_local_13_ce0       |   20|          4|    1|          4|
    |AB_local_13_d0        |   14|          3|   32|         96|
    |AB_local_13_we0       |   14|          3|    1|          3|
    |AB_local_14_address0  |   20|          4|    4|         16|
    |AB_local_14_ce0       |   20|          4|    1|          4|
    |AB_local_14_d0        |   14|          3|   32|         96|
    |AB_local_14_we0       |   14|          3|    1|          3|
    |AB_local_15_address0  |   20|          4|    4|         16|
    |AB_local_15_ce0       |   20|          4|    1|          4|
    |AB_local_15_d0        |   14|          3|   32|         96|
    |AB_local_15_we0       |   14|          3|    1|          3|
    |AB_local_1_address0   |   20|          4|    4|         16|
    |AB_local_1_ce0        |   20|          4|    1|          4|
    |AB_local_1_d0         |   14|          3|   32|         96|
    |AB_local_1_we0        |   14|          3|    1|          3|
    |AB_local_2_address0   |   20|          4|    4|         16|
    |AB_local_2_ce0        |   20|          4|    1|          4|
    |AB_local_2_d0         |   14|          3|   32|         96|
    |AB_local_2_we0        |   14|          3|    1|          3|
    |AB_local_3_address0   |   20|          4|    4|         16|
    |AB_local_3_ce0        |   20|          4|    1|          4|
    |AB_local_3_d0         |   14|          3|   32|         96|
    |AB_local_3_we0        |   14|          3|    1|          3|
    |AB_local_4_address0   |   20|          4|    4|         16|
    |AB_local_4_ce0        |   20|          4|    1|          4|
    |AB_local_4_d0         |   14|          3|   32|         96|
    |AB_local_4_we0        |   14|          3|    1|          3|
    |AB_local_5_address0   |   20|          4|    4|         16|
    |AB_local_5_ce0        |   20|          4|    1|          4|
    |AB_local_5_d0         |   14|          3|   32|         96|
    |AB_local_5_we0        |   14|          3|    1|          3|
    |AB_local_6_address0   |   20|          4|    4|         16|
    |AB_local_6_ce0        |   20|          4|    1|          4|
    |AB_local_6_d0         |   14|          3|   32|         96|
    |AB_local_6_we0        |   14|          3|    1|          3|
    |AB_local_7_address0   |   20|          4|    4|         16|
    |AB_local_7_ce0        |   20|          4|    1|          4|
    |AB_local_7_d0         |   14|          3|   32|         96|
    |AB_local_7_we0        |   14|          3|    1|          3|
    |AB_local_8_address0   |   20|          4|    4|         16|
    |AB_local_8_ce0        |   20|          4|    1|          4|
    |AB_local_8_d0         |   14|          3|   32|         96|
    |AB_local_8_we0        |   14|          3|    1|          3|
    |AB_local_9_address0   |   20|          4|    4|         16|
    |AB_local_9_ce0        |   20|          4|    1|          4|
    |AB_local_9_d0         |   14|          3|   32|         96|
    |AB_local_9_we0        |   14|          3|    1|          3|
    |AB_local_address0     |   20|          4|    4|         16|
    |AB_local_ce0          |   20|          4|    1|          4|
    |AB_local_d0           |   14|          3|   32|         96|
    |AB_local_we0          |   14|          3|    1|          3|
    |A_local_10_address0   |   14|          3|    4|         12|
    |A_local_10_ce0        |   14|          3|    1|          3|
    |A_local_10_we0        |    9|          2|    1|          2|
    |A_local_11_address0   |   14|          3|    4|         12|
    |A_local_11_ce0        |   14|          3|    1|          3|
    |A_local_11_we0        |    9|          2|    1|          2|
    |A_local_12_address0   |   14|          3|    4|         12|
    |A_local_12_ce0        |   14|          3|    1|          3|
    |A_local_12_we0        |    9|          2|    1|          2|
    |A_local_13_address0   |   14|          3|    4|         12|
    |A_local_13_ce0        |   14|          3|    1|          3|
    |A_local_13_we0        |    9|          2|    1|          2|
    |A_local_14_address0   |   14|          3|    4|         12|
    |A_local_14_ce0        |   14|          3|    1|          3|
    |A_local_14_we0        |    9|          2|    1|          2|
    |A_local_15_address0   |   14|          3|    4|         12|
    |A_local_15_ce0        |   14|          3|    1|          3|
    |A_local_15_we0        |    9|          2|    1|          2|
    |A_local_1_address0    |   14|          3|    4|         12|
    |A_local_1_ce0         |   14|          3|    1|          3|
    |A_local_1_we0         |    9|          2|    1|          2|
    |A_local_2_address0    |   14|          3|    4|         12|
    |A_local_2_ce0         |   14|          3|    1|          3|
    |A_local_2_we0         |    9|          2|    1|          2|
    |A_local_3_address0    |   14|          3|    4|         12|
    |A_local_3_ce0         |   14|          3|    1|          3|
    |A_local_3_we0         |    9|          2|    1|          2|
    |A_local_4_address0    |   14|          3|    4|         12|
    |A_local_4_ce0         |   14|          3|    1|          3|
    |A_local_4_we0         |    9|          2|    1|          2|
    |A_local_5_address0    |   14|          3|    4|         12|
    |A_local_5_ce0         |   14|          3|    1|          3|
    |A_local_5_we0         |    9|          2|    1|          2|
    |A_local_6_address0    |   14|          3|    4|         12|
    |A_local_6_ce0         |   14|          3|    1|          3|
    |A_local_6_we0         |    9|          2|    1|          2|
    |A_local_7_address0    |   14|          3|    4|         12|
    |A_local_7_ce0         |   14|          3|    1|          3|
    |A_local_7_we0         |    9|          2|    1|          2|
    |A_local_8_address0    |   14|          3|    4|         12|
    |A_local_8_ce0         |   14|          3|    1|          3|
    |A_local_8_we0         |    9|          2|    1|          2|
    |A_local_9_address0    |   14|          3|    4|         12|
    |A_local_9_ce0         |   14|          3|    1|          3|
    |A_local_9_we0         |    9|          2|    1|          2|
    |A_local_address0      |   14|          3|    4|         12|
    |A_local_ce0           |   14|          3|    1|          3|
    |A_local_we0           |    9|          2|    1|          2|
    |B_local_10_address0   |   14|          3|    4|         12|
    |B_local_10_ce0        |   14|          3|    1|          3|
    |B_local_10_we0        |    9|          2|    1|          2|
    |B_local_11_address0   |   14|          3|    4|         12|
    |B_local_11_ce0        |   14|          3|    1|          3|
    |B_local_11_we0        |    9|          2|    1|          2|
    |B_local_12_address0   |   14|          3|    4|         12|
    |B_local_12_ce0        |   14|          3|    1|          3|
    |B_local_12_we0        |    9|          2|    1|          2|
    |B_local_13_address0   |   14|          3|    4|         12|
    |B_local_13_ce0        |   14|          3|    1|          3|
    |B_local_13_we0        |    9|          2|    1|          2|
    |B_local_14_address0   |   14|          3|    4|         12|
    |B_local_14_ce0        |   14|          3|    1|          3|
    |B_local_14_we0        |    9|          2|    1|          2|
    |B_local_15_address0   |   14|          3|    4|         12|
    |B_local_15_ce0        |   14|          3|    1|          3|
    |B_local_15_we0        |    9|          2|    1|          2|
    |B_local_1_address0    |   14|          3|    4|         12|
    |B_local_1_ce0         |   14|          3|    1|          3|
    |B_local_1_we0         |    9|          2|    1|          2|
    |B_local_2_address0    |   14|          3|    4|         12|
    |B_local_2_ce0         |   14|          3|    1|          3|
    |B_local_2_we0         |    9|          2|    1|          2|
    |B_local_3_address0    |   14|          3|    4|         12|
    |B_local_3_ce0         |   14|          3|    1|          3|
    |B_local_3_we0         |    9|          2|    1|          2|
    |B_local_4_address0    |   14|          3|    4|         12|
    |B_local_4_ce0         |   14|          3|    1|          3|
    |B_local_4_we0         |    9|          2|    1|          2|
    |B_local_5_address0    |   14|          3|    4|         12|
    |B_local_5_ce0         |   14|          3|    1|          3|
    |B_local_5_we0         |    9|          2|    1|          2|
    |B_local_6_address0    |   14|          3|    4|         12|
    |B_local_6_ce0         |   14|          3|    1|          3|
    |B_local_6_we0         |    9|          2|    1|          2|
    |B_local_7_address0    |   14|          3|    4|         12|
    |B_local_7_ce0         |   14|          3|    1|          3|
    |B_local_7_we0         |    9|          2|    1|          2|
    |B_local_8_address0    |   14|          3|    4|         12|
    |B_local_8_ce0         |   14|          3|    1|          3|
    |B_local_8_we0         |    9|          2|    1|          2|
    |B_local_9_address0    |   14|          3|    4|         12|
    |B_local_9_ce0         |   14|          3|    1|          3|
    |B_local_9_we0         |    9|          2|    1|          2|
    |B_local_address0      |   14|          3|    4|         12|
    |B_local_ce0           |   14|          3|    1|          3|
    |B_local_we0           |    9|          2|    1|          2|
    |ap_NS_fsm             |  106|         21|    1|         21|
    |dataAB_AWADDR         |   14|          3|   64|        192|
    |dataAB_AWLEN          |   14|          3|   32|         96|
    |dataAB_AWVALID        |   14|          3|    1|          3|
    |dataAB_BREADY         |   14|          3|    1|          3|
    |dataAB_WVALID         |    9|          2|    1|          2|
    |dataAB_blk_n_AW       |    9|          2|    1|          2|
    |dataAB_blk_n_B        |    9|          2|    1|          2|
    |dataA_ARADDR          |   14|          3|   64|        192|
    |dataA_ARLEN           |   14|          3|   32|         96|
    |dataA_ARVALID         |   14|          3|    1|          3|
    |dataA_RREADY          |    9|          2|    1|          2|
    |dataA_blk_n_AR        |    9|          2|    1|          2|
    |dataB_ARADDR          |   14|          3|   64|        192|
    |dataB_ARLEN           |   14|          3|   32|         96|
    |dataB_ARVALID         |   14|          3|    1|          3|
    |dataB_RREADY          |    9|          2|    1|          2|
    |dataB_blk_n_AR        |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 2581|        545| 1100|       3359|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  20|   0|   20|          0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418_ap_start_reg                  |   1|   0|    1|          0|
    |trunc_ln1_reg_513                                                                  |  62|   0|   62|          0|
    |trunc_ln25_1_reg_501                                                               |  62|   0|   62|          0|
    |trunc_ln25_2_reg_507                                                               |  62|   0|   62|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 209|   0|  209|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_ctrl_AWVALID     |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_AWREADY     |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_AWADDR      |   in|    6|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WVALID      |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WREADY      |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WDATA       |   in|   32|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_WSTRB       |   in|    4|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_ARVALID     |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_ARREADY     |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_ARADDR      |   in|    6|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RVALID      |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RREADY      |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RDATA       |  out|   32|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_RRESP       |  out|    2|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_BVALID      |  out|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_BREADY      |   in|    1|       s_axi|              ctrl|        scalar|
|s_axi_ctrl_BRESP       |  out|    2|       s_axi|              ctrl|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul_optimized|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  matmul_optimized|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  matmul_optimized|  return value|
|m_axi_dataA_AWVALID    |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWREADY    |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWADDR     |  out|   64|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWID       |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWLEN      |  out|    8|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWSIZE     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWBURST    |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWLOCK     |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWCACHE    |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWPROT     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWQOS      |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWREGION   |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_AWUSER     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WVALID     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WREADY     |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WDATA      |  out|   32|       m_axi|             dataA|       pointer|
|m_axi_dataA_WSTRB      |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_WLAST      |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WID        |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_WUSER      |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARVALID    |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARREADY    |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARADDR     |  out|   64|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARID       |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARLEN      |  out|    8|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARSIZE     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARBURST    |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARLOCK     |  out|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARCACHE    |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARPROT     |  out|    3|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARQOS      |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARREGION   |  out|    4|       m_axi|             dataA|       pointer|
|m_axi_dataA_ARUSER     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RVALID     |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RREADY     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RDATA      |   in|   32|       m_axi|             dataA|       pointer|
|m_axi_dataA_RLAST      |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RID        |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RUSER      |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_RRESP      |   in|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_BVALID     |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_BREADY     |  out|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_BRESP      |   in|    2|       m_axi|             dataA|       pointer|
|m_axi_dataA_BID        |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataA_BUSER      |   in|    1|       m_axi|             dataA|       pointer|
|m_axi_dataB_AWVALID    |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWREADY    |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWADDR     |  out|   64|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWID       |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWLEN      |  out|    8|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWSIZE     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWBURST    |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWLOCK     |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWCACHE    |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWPROT     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWQOS      |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWREGION   |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_AWUSER     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WVALID     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WREADY     |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WDATA      |  out|   32|       m_axi|             dataB|       pointer|
|m_axi_dataB_WSTRB      |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_WLAST      |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WID        |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_WUSER      |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARVALID    |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARREADY    |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARADDR     |  out|   64|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARID       |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARLEN      |  out|    8|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARSIZE     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARBURST    |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARLOCK     |  out|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARCACHE    |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARPROT     |  out|    3|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARQOS      |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARREGION   |  out|    4|       m_axi|             dataB|       pointer|
|m_axi_dataB_ARUSER     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RVALID     |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RREADY     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RDATA      |   in|   32|       m_axi|             dataB|       pointer|
|m_axi_dataB_RLAST      |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RID        |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RUSER      |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_RRESP      |   in|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_BVALID     |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_BREADY     |  out|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_BRESP      |   in|    2|       m_axi|             dataB|       pointer|
|m_axi_dataB_BID        |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataB_BUSER      |   in|    1|       m_axi|             dataB|       pointer|
|m_axi_dataAB_AWVALID   |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWREADY   |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWADDR    |  out|   64|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWID      |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWLEN     |  out|    8|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWSIZE    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWBURST   |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWLOCK    |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWCACHE   |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWPROT    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWQOS     |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWREGION  |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_AWUSER    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WVALID    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WREADY    |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WDATA     |  out|   32|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WSTRB     |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WLAST     |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WID       |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_WUSER     |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARVALID   |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARREADY   |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARADDR    |  out|   64|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARID      |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARLEN     |  out|    8|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARSIZE    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARBURST   |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARLOCK    |  out|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARCACHE   |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARPROT    |  out|    3|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARQOS     |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARREGION  |  out|    4|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_ARUSER    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RVALID    |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RREADY    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RDATA     |   in|   32|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RLAST     |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RID       |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RUSER     |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_RRESP     |   in|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BVALID    |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BREADY    |  out|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BRESP     |   in|    2|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BID       |   in|    1|       m_axi|            dataAB|       pointer|
|m_axi_dataAB_BUSER     |   in|    1|       m_axi|            dataAB|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%AB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %AB"   --->   Operation 21 'read' 'AB_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 22 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 23 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%A_local = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 24 'alloca' 'A_local' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%A_local_1 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 25 'alloca' 'A_local_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%A_local_2 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 26 'alloca' 'A_local_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%A_local_3 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 27 'alloca' 'A_local_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%A_local_4 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 28 'alloca' 'A_local_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%A_local_5 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 29 'alloca' 'A_local_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%A_local_6 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 30 'alloca' 'A_local_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%A_local_7 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 31 'alloca' 'A_local_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%A_local_8 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 32 'alloca' 'A_local_8' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%A_local_9 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 33 'alloca' 'A_local_9' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%A_local_10 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 34 'alloca' 'A_local_10' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%A_local_11 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 35 'alloca' 'A_local_11' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%A_local_12 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 36 'alloca' 'A_local_12' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%A_local_13 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 37 'alloca' 'A_local_13' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%A_local_14 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 38 'alloca' 'A_local_14' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%A_local_15 = alloca i64 1" [Matmul_op.cpp:16]   --->   Operation 39 'alloca' 'A_local_15' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%B_local = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 40 'alloca' 'B_local' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%B_local_1 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 41 'alloca' 'B_local_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%B_local_2 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 42 'alloca' 'B_local_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%B_local_3 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 43 'alloca' 'B_local_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%B_local_4 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 44 'alloca' 'B_local_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%B_local_5 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 45 'alloca' 'B_local_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%B_local_6 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 46 'alloca' 'B_local_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%B_local_7 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 47 'alloca' 'B_local_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%B_local_8 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 48 'alloca' 'B_local_8' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%B_local_9 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 49 'alloca' 'B_local_9' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%B_local_10 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 50 'alloca' 'B_local_10' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "%B_local_11 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 51 'alloca' 'B_local_11' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%B_local_12 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 52 'alloca' 'B_local_12' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%B_local_13 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 53 'alloca' 'B_local_13' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%B_local_14 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 54 'alloca' 'B_local_14' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 55 [1/1] (0.67ns)   --->   "%B_local_15 = alloca i64 1" [Matmul_op.cpp:17]   --->   Operation 55 'alloca' 'B_local_15' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 56 [1/1] (0.67ns)   --->   "%AB_local = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 56 'alloca' 'AB_local' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%AB_local_1 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 57 'alloca' 'AB_local_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 58 [1/1] (0.67ns)   --->   "%AB_local_2 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 58 'alloca' 'AB_local_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%AB_local_3 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 59 'alloca' 'AB_local_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "%AB_local_4 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 60 'alloca' 'AB_local_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 61 [1/1] (0.67ns)   --->   "%AB_local_5 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 61 'alloca' 'AB_local_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%AB_local_6 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 62 'alloca' 'AB_local_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 63 [1/1] (0.67ns)   --->   "%AB_local_7 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 63 'alloca' 'AB_local_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 64 [1/1] (0.67ns)   --->   "%AB_local_8 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 64 'alloca' 'AB_local_8' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 65 [1/1] (0.67ns)   --->   "%AB_local_9 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 65 'alloca' 'AB_local_9' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%AB_local_10 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 66 'alloca' 'AB_local_10' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 67 [1/1] (0.67ns)   --->   "%AB_local_11 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 67 'alloca' 'AB_local_11' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 68 [1/1] (0.67ns)   --->   "%AB_local_12 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 68 'alloca' 'AB_local_12' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%AB_local_13 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 69 'alloca' 'AB_local_13' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%AB_local_14 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 70 'alloca' 'AB_local_14' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%AB_local_15 = alloca i64 1" [Matmul_op.cpp:18]   --->   Operation 71 'alloca' 'AB_local_15' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_read, i32 2, i32 63" [Matmul_op.cpp:25]   --->   Operation 72 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %B_read, i32 2, i32 63" [Matmul_op.cpp:25]   --->   Operation 73 'partselect' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %AB_read, i32 2, i32 63" [Matmul_op.cpp:47]   --->   Operation 74 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [Matmul_op.cpp:25]   --->   Operation 75 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%dataA_addr = getelementptr i32 %dataA, i64 %sext_ln25" [Matmul_op.cpp:25]   --->   Operation 76 'getelementptr' 'dataA_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i62 %trunc_ln25_2" [Matmul_op.cpp:25]   --->   Operation 78 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%dataB_addr = getelementptr i32 %dataB, i64 %sext_ln25_1" [Matmul_op.cpp:25]   --->   Operation 79 'getelementptr' 'dataB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [8/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 80 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 81 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 82 [7/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 82 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 84 [6/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 84 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 85 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 86 [5/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 86 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 87 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 88 [4/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 88 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 89 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 90 [3/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 90 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [2/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 92 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataA_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 94 [1/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %dataB_addr, i32 256" [Matmul_op.cpp:25]   --->   Operation 94 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln25 = call void @matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, i32 %dataB, i32 %dataA, i62 %trunc_ln25_1, i62 %trunc_ln25_2, i32 %AB_local, i32 %B_local, i32 %B_local_1, i32 %B_local_2, i32 %B_local_3, i32 %B_local_4, i32 %B_local_5, i32 %B_local_6, i32 %B_local_7, i32 %B_local_8, i32 %B_local_9, i32 %B_local_10, i32 %B_local_11, i32 %B_local_12, i32 %B_local_13, i32 %B_local_14, i32 %B_local_15, i32 %A_local, i32 %A_local_1, i32 %A_local_2, i32 %A_local_3, i32 %A_local_4, i32 %A_local_5, i32 %A_local_6, i32 %A_local_7, i32 %A_local_8, i32 %A_local_9, i32 %A_local_10, i32 %A_local_11, i32 %A_local_12, i32 %A_local_13, i32 %A_local_14, i32 %A_local_15, i32 %AB_local_1, i32 %AB_local_2, i32 %AB_local_3, i32 %AB_local_4, i32 %AB_local_5, i32 %AB_local_6, i32 %AB_local_7, i32 %AB_local_8, i32 %AB_local_9, i32 %AB_local_10, i32 %AB_local_11, i32 %AB_local_12, i32 %AB_local_13, i32 %AB_local_14, i32 %AB_local_15" [Matmul_op.cpp:25]   --->   Operation 95 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln25 = call void @matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, i32 %dataB, i32 %dataA, i62 %trunc_ln25_1, i62 %trunc_ln25_2, i32 %AB_local, i32 %B_local, i32 %B_local_1, i32 %B_local_2, i32 %B_local_3, i32 %B_local_4, i32 %B_local_5, i32 %B_local_6, i32 %B_local_7, i32 %B_local_8, i32 %B_local_9, i32 %B_local_10, i32 %B_local_11, i32 %B_local_12, i32 %B_local_13, i32 %B_local_14, i32 %B_local_15, i32 %A_local, i32 %A_local_1, i32 %A_local_2, i32 %A_local_3, i32 %A_local_4, i32 %A_local_5, i32 %A_local_6, i32 %A_local_7, i32 %A_local_8, i32 %A_local_9, i32 %A_local_10, i32 %A_local_11, i32 %A_local_12, i32 %A_local_13, i32 %A_local_14, i32 %A_local_15, i32 %AB_local_1, i32 %AB_local_2, i32 %AB_local_3, i32 %AB_local_4, i32 %AB_local_5, i32 %AB_local_6, i32 %AB_local_7, i32 %AB_local_8, i32 %AB_local_9, i32 %AB_local_10, i32 %AB_local_11, i32 %AB_local_12, i32 %AB_local_13, i32 %AB_local_14, i32 %AB_local_15" [Matmul_op.cpp:25]   --->   Operation 96 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4, i32 %AB_local, i32 %A_local, i32 %A_local_1, i32 %A_local_2, i32 %A_local_3, i32 %A_local_4, i32 %A_local_5, i32 %A_local_6, i32 %A_local_7, i32 %A_local_8, i32 %A_local_9, i32 %A_local_10, i32 %A_local_11, i32 %A_local_12, i32 %A_local_13, i32 %A_local_14, i32 %A_local_15, i32 %AB_local_15, i32 %AB_local_14, i32 %AB_local_13, i32 %AB_local_12, i32 %AB_local_11, i32 %AB_local_10, i32 %AB_local_9, i32 %AB_local_8, i32 %AB_local_7, i32 %AB_local_6, i32 %AB_local_5, i32 %AB_local_4, i32 %AB_local_3, i32 %AB_local_2, i32 %AB_local_1, i32 %B_local, i32 %B_local_1, i32 %B_local_2, i32 %B_local_3, i32 %B_local_4, i32 %B_local_5, i32 %B_local_6, i32 %B_local_7, i32 %B_local_8, i32 %B_local_9, i32 %B_local_10, i32 %B_local_11, i32 %B_local_12, i32 %B_local_13, i32 %B_local_14, i32 %B_local_15"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4, i32 %AB_local, i32 %A_local, i32 %A_local_1, i32 %A_local_2, i32 %A_local_3, i32 %A_local_4, i32 %A_local_5, i32 %A_local_6, i32 %A_local_7, i32 %A_local_8, i32 %A_local_9, i32 %A_local_10, i32 %A_local_11, i32 %A_local_12, i32 %A_local_13, i32 %A_local_14, i32 %A_local_15, i32 %AB_local_15, i32 %AB_local_14, i32 %AB_local_13, i32 %AB_local_12, i32 %AB_local_11, i32 %AB_local_10, i32 %AB_local_9, i32 %AB_local_8, i32 %AB_local_7, i32 %AB_local_6, i32 %AB_local_5, i32 %AB_local_4, i32 %AB_local_3, i32 %AB_local_2, i32 %AB_local_1, i32 %B_local, i32 %B_local_1, i32 %B_local_2, i32 %B_local_3, i32 %B_local_4, i32 %B_local_5, i32 %B_local_6, i32 %B_local_7, i32 %B_local_8, i32 %B_local_9, i32 %B_local_10, i32 %B_local_11, i32 %B_local_12, i32 %B_local_13, i32 %B_local_14, i32 %B_local_15"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i62 %trunc_ln1" [Matmul_op.cpp:47]   --->   Operation 99 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%dataAB_addr = getelementptr i32 %dataAB, i64 %sext_ln47" [Matmul_op.cpp:47]   --->   Operation 100 'getelementptr' 'dataAB_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (7.30ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %dataAB_addr, i32 256" [Matmul_op.cpp:47]   --->   Operation 101 'writereq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln47 = call void @matmul_optimized_Pipeline_VITIS_LOOP_47_6, i32 %dataAB, i62 %trunc_ln1, i32 %AB_local, i32 %AB_local_1, i32 %AB_local_2, i32 %AB_local_3, i32 %AB_local_4, i32 %AB_local_5, i32 %AB_local_6, i32 %AB_local_7, i32 %AB_local_8, i32 %AB_local_9, i32 %AB_local_10, i32 %AB_local_11, i32 %AB_local_12, i32 %AB_local_13, i32 %AB_local_14, i32 %AB_local_15" [Matmul_op.cpp:47]   --->   Operation 102 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln47 = call void @matmul_optimized_Pipeline_VITIS_LOOP_47_6, i32 %dataAB, i62 %trunc_ln1, i32 %AB_local, i32 %AB_local_1, i32 %AB_local_2, i32 %AB_local_3, i32 %AB_local_4, i32 %AB_local_5, i32 %AB_local_6, i32 %AB_local_7, i32 %AB_local_8, i32 %AB_local_9, i32 %AB_local_10, i32 %AB_local_11, i32 %AB_local_12, i32 %AB_local_13, i32 %AB_local_14, i32 %AB_local_15" [Matmul_op.cpp:47]   --->   Operation 103 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 104 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %dataAB_addr" [Matmul_op.cpp:52]   --->   Operation 104 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 105 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %dataAB_addr" [Matmul_op.cpp:52]   --->   Operation 105 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 106 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %dataAB_addr" [Matmul_op.cpp:52]   --->   Operation 106 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 107 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %dataAB_addr" [Matmul_op.cpp:52]   --->   Operation 107 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [Matmul_op.cpp:6]   --->   Operation 108 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataA, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 256, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataA"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataB, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 256, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataB"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataAB, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 256, void @empty_7, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataAB"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %dataAB_addr" [Matmul_op.cpp:52]   --->   Operation 122 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [Matmul_op.cpp:52]   --->   Operation 123 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dataB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dataAB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
AB_read           (read         ) [ 000000000000000000000]
B_read            (read         ) [ 000000000000000000000]
A_read            (read         ) [ 000000000000000000000]
A_local           (alloca       ) [ 001111111111110000000]
A_local_1         (alloca       ) [ 001111111111110000000]
A_local_2         (alloca       ) [ 001111111111110000000]
A_local_3         (alloca       ) [ 001111111111110000000]
A_local_4         (alloca       ) [ 001111111111110000000]
A_local_5         (alloca       ) [ 001111111111110000000]
A_local_6         (alloca       ) [ 001111111111110000000]
A_local_7         (alloca       ) [ 001111111111110000000]
A_local_8         (alloca       ) [ 001111111111110000000]
A_local_9         (alloca       ) [ 001111111111110000000]
A_local_10        (alloca       ) [ 001111111111110000000]
A_local_11        (alloca       ) [ 001111111111110000000]
A_local_12        (alloca       ) [ 001111111111110000000]
A_local_13        (alloca       ) [ 001111111111110000000]
A_local_14        (alloca       ) [ 001111111111110000000]
A_local_15        (alloca       ) [ 001111111111110000000]
B_local           (alloca       ) [ 001111111111110000000]
B_local_1         (alloca       ) [ 001111111111110000000]
B_local_2         (alloca       ) [ 001111111111110000000]
B_local_3         (alloca       ) [ 001111111111110000000]
B_local_4         (alloca       ) [ 001111111111110000000]
B_local_5         (alloca       ) [ 001111111111110000000]
B_local_6         (alloca       ) [ 001111111111110000000]
B_local_7         (alloca       ) [ 001111111111110000000]
B_local_8         (alloca       ) [ 001111111111110000000]
B_local_9         (alloca       ) [ 001111111111110000000]
B_local_10        (alloca       ) [ 001111111111110000000]
B_local_11        (alloca       ) [ 001111111111110000000]
B_local_12        (alloca       ) [ 001111111111110000000]
B_local_13        (alloca       ) [ 001111111111110000000]
B_local_14        (alloca       ) [ 001111111111110000000]
B_local_15        (alloca       ) [ 001111111111110000000]
AB_local          (alloca       ) [ 001111111111111100000]
AB_local_1        (alloca       ) [ 001111111111111100000]
AB_local_2        (alloca       ) [ 001111111111111100000]
AB_local_3        (alloca       ) [ 001111111111111100000]
AB_local_4        (alloca       ) [ 001111111111111100000]
AB_local_5        (alloca       ) [ 001111111111111100000]
AB_local_6        (alloca       ) [ 001111111111111100000]
AB_local_7        (alloca       ) [ 001111111111111100000]
AB_local_8        (alloca       ) [ 001111111111111100000]
AB_local_9        (alloca       ) [ 001111111111111100000]
AB_local_10       (alloca       ) [ 001111111111111100000]
AB_local_11       (alloca       ) [ 001111111111111100000]
AB_local_12       (alloca       ) [ 001111111111111100000]
AB_local_13       (alloca       ) [ 001111111111111100000]
AB_local_14       (alloca       ) [ 001111111111111100000]
AB_local_15       (alloca       ) [ 001111111111111100000]
trunc_ln25_1      (partselect   ) [ 001111111111000000000]
trunc_ln25_2      (partselect   ) [ 001111111111000000000]
trunc_ln1         (partselect   ) [ 001111111111111100000]
sext_ln25         (sext         ) [ 000000000000000000000]
dataA_addr        (getelementptr) [ 000111111100000000000]
sext_ln25_1       (sext         ) [ 000000000000000000000]
dataB_addr        (getelementptr) [ 000111111100000000000]
empty             (readreq      ) [ 000000000000000000000]
empty_21          (readreq      ) [ 000000000000000000000]
call_ln25         (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
sext_ln47         (sext         ) [ 000000000000000000000]
dataAB_addr       (getelementptr) [ 000000000000001111111]
empty_22          (writereq     ) [ 000000000000000000000]
call_ln47         (call         ) [ 000000000000000000000]
spectopmodule_ln6 (spectopmodule) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
empty_23          (writeresp    ) [ 000000000000000000000]
ret_ln52          (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataB"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataAB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataAB"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_optimized_Pipeline_VITIS_LOOP_47_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="A_local_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_local_1_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="A_local_2_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_local_3_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="A_local_4_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_local_5_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_local_6_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_local_7_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="A_local_8_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="A_local_9_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_local_10_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_10/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="A_local_11_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_11/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_local_12_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_12/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="A_local_13_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_13/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_local_14_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_14/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="A_local_15_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_15/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="B_local_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="B_local_1_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="B_local_2_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="B_local_3_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="B_local_4_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="B_local_5_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="B_local_6_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_6/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="B_local_7_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_7/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="B_local_8_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_8/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_local_9_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_9/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_local_10_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_10/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_local_11_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_11/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="B_local_12_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_12/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="B_local_13_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_13/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="B_local_14_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_14/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="B_local_15_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_15/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="AB_local_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="AB_local_1_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="AB_local_2_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="AB_local_3_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="AB_local_4_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_4/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="AB_local_5_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_5/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="AB_local_6_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_6/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="AB_local_7_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_7/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="AB_local_8_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_8/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="AB_local_9_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_9/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="AB_local_10_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_10/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="AB_local_11_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_11/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="AB_local_12_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_12/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="AB_local_13_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_13/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="AB_local_14_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_14/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="AB_local_15_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_local_15/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="AB_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="AB_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="B_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="A_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_readreq_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="10" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_readreq_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="10" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_writeresp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="10" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_22/13 empty_23/16 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="62" slack="9"/>
<pin id="313" dir="0" index="4" bw="62" slack="9"/>
<pin id="314" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="53" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/10 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="416" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="62" slack="13"/>
<pin id="422" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="438" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln25_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="62" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="0" index="2" bw="3" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln25_1/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln25_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="62" slack="0"/>
<pin id="453" dir="0" index="1" bw="64" slack="0"/>
<pin id="454" dir="0" index="2" bw="3" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln25_2/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="62" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="0" index="2" bw="3" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="1" index="4" bw="62" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln25_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="62" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="dataA_addr_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA_addr/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln25_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="62" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="dataB_addr_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataB_addr/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln47_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="62" slack="12"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/13 "/>
</bind>
</comp>

<comp id="494" class="1004" name="dataAB_addr_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataAB_addr/13 "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln25_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="62" slack="1"/>
<pin id="503" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="trunc_ln25_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="62" slack="1"/>
<pin id="509" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25_2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="trunc_ln1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="62" slack="12"/>
<pin id="515" dir="1" index="1" bw="62" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="dataA_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dataA_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="dataB_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dataB_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="dataAB_addr_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="3"/>
<pin id="531" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dataAB_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="364"><net_src comp="2" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="439"><net_src comp="32" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="440"><net_src comp="4" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="447"><net_src comp="16" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="280" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="18" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="20" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="457"><net_src comp="16" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="274" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="18" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="20" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="467"><net_src comp="16" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="268" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="20" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="478"><net_src comp="0" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="488"><net_src comp="2" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="484" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="498"><net_src comp="4" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="504"><net_src comp="441" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="510"><net_src comp="451" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="516"><net_src comp="461" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="522"><net_src comp="474" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="527"><net_src comp="484" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="532"><net_src comp="494" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataAB | {13 14 15 16 17 18 19 20 }
 - Input state : 
	Port: matmul_optimized : dataA | {2 3 4 5 6 7 8 9 10 11 }
	Port: matmul_optimized : dataB | {2 3 4 5 6 7 8 9 10 11 }
	Port: matmul_optimized : A | {1 }
	Port: matmul_optimized : B | {1 }
	Port: matmul_optimized : AB | {1 }
  - Chain level:
	State 1
	State 2
		dataA_addr : 1
		empty : 2
		dataB_addr : 1
		empty_21 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		dataAB_addr : 1
		empty_22 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308 |    0    |    0    |   289   |    78   |
|   call   | grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366 |    80   |  13.664 |   7976  |   5950  |
|          |         grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418         |    0    |  6.832  |   614   |   168   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          AB_read_read_fu_268                         |    0    |    0    |    0    |    0    |
|   read   |                          B_read_read_fu_274                          |    0    |    0    |    0    |    0    |
|          |                          A_read_read_fu_280                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                          grp_readreq_fu_286                          |    0    |    0    |    0    |    0    |
|          |                          grp_readreq_fu_293                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                         grp_writeresp_fu_300                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln25_1_fu_441                         |    0    |    0    |    0    |    0    |
|partselect|                          trunc_ln25_2_fu_451                         |    0    |    0    |    0    |    0    |
|          |                           trunc_ln1_fu_461                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           sext_ln25_fu_471                           |    0    |    0    |    0    |    0    |
|   sext   |                          sext_ln25_1_fu_481                          |    0    |    0    |    0    |    0    |
|          |                           sext_ln47_fu_491                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    80   |  20.496 |   8879  |   6196  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  AB_local |    0   |   32   |    8   |    0   |
| AB_local_1|    0   |   32   |    8   |    0   |
|AB_local_10|    0   |   32   |    8   |    0   |
|AB_local_11|    0   |   32   |    8   |    0   |
|AB_local_12|    0   |   32   |    8   |    0   |
|AB_local_13|    0   |   32   |    8   |    0   |
|AB_local_14|    0   |   32   |    8   |    0   |
|AB_local_15|    0   |   32   |    8   |    0   |
| AB_local_2|    0   |   32   |    8   |    0   |
| AB_local_3|    0   |   32   |    8   |    0   |
| AB_local_4|    0   |   32   |    8   |    0   |
| AB_local_5|    0   |   32   |    8   |    0   |
| AB_local_6|    0   |   32   |    8   |    0   |
| AB_local_7|    0   |   32   |    8   |    0   |
| AB_local_8|    0   |   32   |    8   |    0   |
| AB_local_9|    0   |   32   |    8   |    0   |
|  A_local  |    0   |   32   |    8   |    0   |
| A_local_1 |    0   |   32   |    8   |    0   |
| A_local_10|    0   |   32   |    8   |    0   |
| A_local_11|    0   |   32   |    8   |    0   |
| A_local_12|    0   |   32   |    8   |    0   |
| A_local_13|    0   |   32   |    8   |    0   |
| A_local_14|    0   |   32   |    8   |    0   |
| A_local_15|    0   |   32   |    8   |    0   |
| A_local_2 |    0   |   32   |    8   |    0   |
| A_local_3 |    0   |   32   |    8   |    0   |
| A_local_4 |    0   |   32   |    8   |    0   |
| A_local_5 |    0   |   32   |    8   |    0   |
| A_local_6 |    0   |   32   |    8   |    0   |
| A_local_7 |    0   |   32   |    8   |    0   |
| A_local_8 |    0   |   32   |    8   |    0   |
| A_local_9 |    0   |   32   |    8   |    0   |
|  B_local  |    0   |   32   |    8   |    0   |
| B_local_1 |    0   |   32   |    8   |    0   |
| B_local_10|    0   |   32   |    8   |    0   |
| B_local_11|    0   |   32   |    8   |    0   |
| B_local_12|    0   |   32   |    8   |    0   |
| B_local_13|    0   |   32   |    8   |    0   |
| B_local_14|    0   |   32   |    8   |    0   |
| B_local_15|    0   |   32   |    8   |    0   |
| B_local_2 |    0   |   32   |    8   |    0   |
| B_local_3 |    0   |   32   |    8   |    0   |
| B_local_4 |    0   |   32   |    8   |    0   |
| B_local_5 |    0   |   32   |    8   |    0   |
| B_local_6 |    0   |   32   |    8   |    0   |
| B_local_7 |    0   |   32   |    8   |    0   |
| B_local_8 |    0   |   32   |    8   |    0   |
| B_local_9 |    0   |   32   |    8   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |  1536  |   384  |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| dataAB_addr_reg_529|   32   |
| dataA_addr_reg_519 |   32   |
| dataB_addr_reg_524 |   32   |
|  trunc_ln1_reg_513 |   62   |
|trunc_ln25_1_reg_501|   62   |
|trunc_ln25_2_reg_507|   62   |
+--------------------+--------+
|        Total       |   282  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_286  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_293  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_300 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_300 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   194  ||  1.708  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   80   |   20   |  8879  |  6196  |    -   |
|   Memory  |    0   |    -   |    -   |  1536  |   384  |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   282  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   80   |   22   |  10697 |  6607  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
