{
    "add": 29760,
    "addcc": 29760,
    "sub": 29760,
    "subcc": 29760,
    "smul": 29760,
    "smulcc": 29760,
    "umul": 29760,
    "umulcc": 29760,
    "udiv": 29760,
    "udivcc": 29760,
    "sdiv": 29760,
    "sdivcc": 29760,
    "and": 29760,
    "andcc": 29760,
    "andn": 29760,
    "andncc": 29760,
    "or": 29760,
    "orcc": 29760,
    "orn": 29760,
    "orncc": 29760,
    "xor": 29760,
    "xorcc": 29760,
    "xnor": 29760,
    "xnorcc": 29760,
    "addx": 29760,
    "addxcc": 29760,
    "taddcc": 29760,
    "taddcctv": 29760,
    "subx": 29760,
    "subxcc": 29760,
    "tsubcc": 29760,
    "tsubcctv": 29760,
    "sra": 30752,
    "srl": 30752,
    "sll": 30752, 

    "g0": 75516,
    "g1": 75516,
    "g2": 75516,
    "g3": 75516,
    "g4": 75516,
    "g5": 75516,
    "g6": 75516,
    "g7": 75516,

    "o0": 75516,
    "o1": 75516,
    "o2": 75516,
    "o3": 75516,
    "o4": 75516,
    "o5": 75516,
    "sp": 75516,
    "o7": 75516,

    "l0": 75516,
    "l1": 75516,
    "l2": 75516,
    "l3": 75516,
    "l4": 75516,
    "l5": 75516,
    "l6": 75516,
    "l7": 75516,

    "i0": 75516,
    "i1": 75516,
    "i2": 75516,
    "i3": 75516,
    "i4": 75516,
    "i5": 75516,
    "fp": 75516,
    "i7": 75516
}
