<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">top_hw</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>top_hw</className>
    <version>1.0</version>
    <name>top_hw</name>
    <uniqueName>top_hw</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">DUT</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_RXM_IRQ_INTERRUPTS_USED</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>base_device</name>
            <value>NIGHTFURY5</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;app_nreset_status&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_nreset_status&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;coreclkout_hip&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;coreclkout_hip&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;dma_rd_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_write_data_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_burst_count_o&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dma_byte_enable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;dma_wr_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_read_data_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_burst_count_o&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dma_read_data_valid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hip_ctrl&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;test_in&lt;/name&gt;
                        &lt;role&gt;test_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;simu_mode_pipe&lt;/name&gt;
                        &lt;role&gt;simu_mode_pipe&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hip_pipe&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;sim_pipe_pclk_in&lt;/name&gt;
                        &lt;role&gt;sim_pipe_pclk_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;sim_pipe_rate&lt;/name&gt;
                        &lt;role&gt;sim_pipe_rate&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;sim_ltssmstate&lt;/name&gt;
                        &lt;role&gt;sim_ltssmstate&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel0&lt;/name&gt;
                        &lt;role&gt;eidleinfersel0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel1&lt;/name&gt;
                        &lt;role&gt;eidleinfersel1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel2&lt;/name&gt;
                        &lt;role&gt;eidleinfersel2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel3&lt;/name&gt;
                        &lt;role&gt;eidleinfersel3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel4&lt;/name&gt;
                        &lt;role&gt;eidleinfersel4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel5&lt;/name&gt;
                        &lt;role&gt;eidleinfersel5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel6&lt;/name&gt;
                        &lt;role&gt;eidleinfersel6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;eidleinfersel7&lt;/name&gt;
                        &lt;role&gt;eidleinfersel7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown0&lt;/name&gt;
                        &lt;role&gt;powerdown0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown1&lt;/name&gt;
                        &lt;role&gt;powerdown1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown2&lt;/name&gt;
                        &lt;role&gt;powerdown2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown3&lt;/name&gt;
                        &lt;role&gt;powerdown3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown4&lt;/name&gt;
                        &lt;role&gt;powerdown4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown5&lt;/name&gt;
                        &lt;role&gt;powerdown5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown6&lt;/name&gt;
                        &lt;role&gt;powerdown6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;powerdown7&lt;/name&gt;
                        &lt;role&gt;powerdown7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity0&lt;/name&gt;
                        &lt;role&gt;rxpolarity0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity1&lt;/name&gt;
                        &lt;role&gt;rxpolarity1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity2&lt;/name&gt;
                        &lt;role&gt;rxpolarity2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity3&lt;/name&gt;
                        &lt;role&gt;rxpolarity3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity4&lt;/name&gt;
                        &lt;role&gt;rxpolarity4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity5&lt;/name&gt;
                        &lt;role&gt;rxpolarity5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity6&lt;/name&gt;
                        &lt;role&gt;rxpolarity6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxpolarity7&lt;/name&gt;
                        &lt;role&gt;rxpolarity7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl0&lt;/name&gt;
                        &lt;role&gt;txcompl0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl1&lt;/name&gt;
                        &lt;role&gt;txcompl1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl2&lt;/name&gt;
                        &lt;role&gt;txcompl2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl3&lt;/name&gt;
                        &lt;role&gt;txcompl3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl4&lt;/name&gt;
                        &lt;role&gt;txcompl4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl5&lt;/name&gt;
                        &lt;role&gt;txcompl5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl6&lt;/name&gt;
                        &lt;role&gt;txcompl6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txcompl7&lt;/name&gt;
                        &lt;role&gt;txcompl7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata0&lt;/name&gt;
                        &lt;role&gt;txdata0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata1&lt;/name&gt;
                        &lt;role&gt;txdata1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata2&lt;/name&gt;
                        &lt;role&gt;txdata2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata3&lt;/name&gt;
                        &lt;role&gt;txdata3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata4&lt;/name&gt;
                        &lt;role&gt;txdata4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata5&lt;/name&gt;
                        &lt;role&gt;txdata5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata6&lt;/name&gt;
                        &lt;role&gt;txdata6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdata7&lt;/name&gt;
                        &lt;role&gt;txdata7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak0&lt;/name&gt;
                        &lt;role&gt;txdatak0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak1&lt;/name&gt;
                        &lt;role&gt;txdatak1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak2&lt;/name&gt;
                        &lt;role&gt;txdatak2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak3&lt;/name&gt;
                        &lt;role&gt;txdatak3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak4&lt;/name&gt;
                        &lt;role&gt;txdatak4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak5&lt;/name&gt;
                        &lt;role&gt;txdatak5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak6&lt;/name&gt;
                        &lt;role&gt;txdatak6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdatak7&lt;/name&gt;
                        &lt;role&gt;txdatak7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx0&lt;/name&gt;
                        &lt;role&gt;txdetectrx0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx1&lt;/name&gt;
                        &lt;role&gt;txdetectrx1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx2&lt;/name&gt;
                        &lt;role&gt;txdetectrx2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx3&lt;/name&gt;
                        &lt;role&gt;txdetectrx3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx4&lt;/name&gt;
                        &lt;role&gt;txdetectrx4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx5&lt;/name&gt;
                        &lt;role&gt;txdetectrx5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx6&lt;/name&gt;
                        &lt;role&gt;txdetectrx6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdetectrx7&lt;/name&gt;
                        &lt;role&gt;txdetectrx7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle0&lt;/name&gt;
                        &lt;role&gt;txelecidle0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle1&lt;/name&gt;
                        &lt;role&gt;txelecidle1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle2&lt;/name&gt;
                        &lt;role&gt;txelecidle2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle3&lt;/name&gt;
                        &lt;role&gt;txelecidle3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle4&lt;/name&gt;
                        &lt;role&gt;txelecidle4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle5&lt;/name&gt;
                        &lt;role&gt;txelecidle5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle6&lt;/name&gt;
                        &lt;role&gt;txelecidle6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txelecidle7&lt;/name&gt;
                        &lt;role&gt;txelecidle7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph0&lt;/name&gt;
                        &lt;role&gt;txdeemph0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph1&lt;/name&gt;
                        &lt;role&gt;txdeemph1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph2&lt;/name&gt;
                        &lt;role&gt;txdeemph2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph3&lt;/name&gt;
                        &lt;role&gt;txdeemph3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph4&lt;/name&gt;
                        &lt;role&gt;txdeemph4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph5&lt;/name&gt;
                        &lt;role&gt;txdeemph5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph6&lt;/name&gt;
                        &lt;role&gt;txdeemph6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdeemph7&lt;/name&gt;
                        &lt;role&gt;txdeemph7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin0&lt;/name&gt;
                        &lt;role&gt;txmargin0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin1&lt;/name&gt;
                        &lt;role&gt;txmargin1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin2&lt;/name&gt;
                        &lt;role&gt;txmargin2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin3&lt;/name&gt;
                        &lt;role&gt;txmargin3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin4&lt;/name&gt;
                        &lt;role&gt;txmargin4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin5&lt;/name&gt;
                        &lt;role&gt;txmargin5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin6&lt;/name&gt;
                        &lt;role&gt;txmargin6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txmargin7&lt;/name&gt;
                        &lt;role&gt;txmargin7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing0&lt;/name&gt;
                        &lt;role&gt;txswing0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing1&lt;/name&gt;
                        &lt;role&gt;txswing1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing2&lt;/name&gt;
                        &lt;role&gt;txswing2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing3&lt;/name&gt;
                        &lt;role&gt;txswing3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing4&lt;/name&gt;
                        &lt;role&gt;txswing4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing5&lt;/name&gt;
                        &lt;role&gt;txswing5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing6&lt;/name&gt;
                        &lt;role&gt;txswing6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txswing7&lt;/name&gt;
                        &lt;role&gt;txswing7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus0&lt;/name&gt;
                        &lt;role&gt;phystatus0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus1&lt;/name&gt;
                        &lt;role&gt;phystatus1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus2&lt;/name&gt;
                        &lt;role&gt;phystatus2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus3&lt;/name&gt;
                        &lt;role&gt;phystatus3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus4&lt;/name&gt;
                        &lt;role&gt;phystatus4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus5&lt;/name&gt;
                        &lt;role&gt;phystatus5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus6&lt;/name&gt;
                        &lt;role&gt;phystatus6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;phystatus7&lt;/name&gt;
                        &lt;role&gt;phystatus7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata0&lt;/name&gt;
                        &lt;role&gt;rxdata0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata1&lt;/name&gt;
                        &lt;role&gt;rxdata1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata2&lt;/name&gt;
                        &lt;role&gt;rxdata2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata3&lt;/name&gt;
                        &lt;role&gt;rxdata3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata4&lt;/name&gt;
                        &lt;role&gt;rxdata4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata5&lt;/name&gt;
                        &lt;role&gt;rxdata5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata6&lt;/name&gt;
                        &lt;role&gt;rxdata6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdata7&lt;/name&gt;
                        &lt;role&gt;rxdata7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak0&lt;/name&gt;
                        &lt;role&gt;rxdatak0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak1&lt;/name&gt;
                        &lt;role&gt;rxdatak1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak2&lt;/name&gt;
                        &lt;role&gt;rxdatak2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak3&lt;/name&gt;
                        &lt;role&gt;rxdatak3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak4&lt;/name&gt;
                        &lt;role&gt;rxdatak4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak5&lt;/name&gt;
                        &lt;role&gt;rxdatak5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak6&lt;/name&gt;
                        &lt;role&gt;rxdatak6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdatak7&lt;/name&gt;
                        &lt;role&gt;rxdatak7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle0&lt;/name&gt;
                        &lt;role&gt;rxelecidle0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle1&lt;/name&gt;
                        &lt;role&gt;rxelecidle1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle2&lt;/name&gt;
                        &lt;role&gt;rxelecidle2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle3&lt;/name&gt;
                        &lt;role&gt;rxelecidle3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle4&lt;/name&gt;
                        &lt;role&gt;rxelecidle4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle5&lt;/name&gt;
                        &lt;role&gt;rxelecidle5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle6&lt;/name&gt;
                        &lt;role&gt;rxelecidle6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxelecidle7&lt;/name&gt;
                        &lt;role&gt;rxelecidle7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus0&lt;/name&gt;
                        &lt;role&gt;rxstatus0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus1&lt;/name&gt;
                        &lt;role&gt;rxstatus1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus2&lt;/name&gt;
                        &lt;role&gt;rxstatus2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus3&lt;/name&gt;
                        &lt;role&gt;rxstatus3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus4&lt;/name&gt;
                        &lt;role&gt;rxstatus4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus5&lt;/name&gt;
                        &lt;role&gt;rxstatus5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus6&lt;/name&gt;
                        &lt;role&gt;rxstatus6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxstatus7&lt;/name&gt;
                        &lt;role&gt;rxstatus7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid0&lt;/name&gt;
                        &lt;role&gt;rxvalid0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid1&lt;/name&gt;
                        &lt;role&gt;rxvalid1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid2&lt;/name&gt;
                        &lt;role&gt;rxvalid2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid3&lt;/name&gt;
                        &lt;role&gt;rxvalid3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid4&lt;/name&gt;
                        &lt;role&gt;rxvalid4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid5&lt;/name&gt;
                        &lt;role&gt;rxvalid5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid6&lt;/name&gt;
                        &lt;role&gt;rxvalid6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxvalid7&lt;/name&gt;
                        &lt;role&gt;rxvalid7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip0&lt;/name&gt;
                        &lt;role&gt;rxdataskip0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip1&lt;/name&gt;
                        &lt;role&gt;rxdataskip1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip2&lt;/name&gt;
                        &lt;role&gt;rxdataskip2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip3&lt;/name&gt;
                        &lt;role&gt;rxdataskip3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip4&lt;/name&gt;
                        &lt;role&gt;rxdataskip4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip5&lt;/name&gt;
                        &lt;role&gt;rxdataskip5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip6&lt;/name&gt;
                        &lt;role&gt;rxdataskip6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxdataskip7&lt;/name&gt;
                        &lt;role&gt;rxdataskip7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst0&lt;/name&gt;
                        &lt;role&gt;rxblkst0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst1&lt;/name&gt;
                        &lt;role&gt;rxblkst1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst2&lt;/name&gt;
                        &lt;role&gt;rxblkst2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst3&lt;/name&gt;
                        &lt;role&gt;rxblkst3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst4&lt;/name&gt;
                        &lt;role&gt;rxblkst4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst5&lt;/name&gt;
                        &lt;role&gt;rxblkst5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst6&lt;/name&gt;
                        &lt;role&gt;rxblkst6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxblkst7&lt;/name&gt;
                        &lt;role&gt;rxblkst7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd0&lt;/name&gt;
                        &lt;role&gt;rxsynchd0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd1&lt;/name&gt;
                        &lt;role&gt;rxsynchd1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd2&lt;/name&gt;
                        &lt;role&gt;rxsynchd2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd3&lt;/name&gt;
                        &lt;role&gt;rxsynchd3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd4&lt;/name&gt;
                        &lt;role&gt;rxsynchd4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd5&lt;/name&gt;
                        &lt;role&gt;rxsynchd5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd6&lt;/name&gt;
                        &lt;role&gt;rxsynchd6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxsynchd7&lt;/name&gt;
                        &lt;role&gt;rxsynchd7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff0&lt;/name&gt;
                        &lt;role&gt;currentcoeff0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff1&lt;/name&gt;
                        &lt;role&gt;currentcoeff1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff2&lt;/name&gt;
                        &lt;role&gt;currentcoeff2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff3&lt;/name&gt;
                        &lt;role&gt;currentcoeff3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff4&lt;/name&gt;
                        &lt;role&gt;currentcoeff4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff5&lt;/name&gt;
                        &lt;role&gt;currentcoeff5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff6&lt;/name&gt;
                        &lt;role&gt;currentcoeff6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentcoeff7&lt;/name&gt;
                        &lt;role&gt;currentcoeff7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset0&lt;/name&gt;
                        &lt;role&gt;currentrxpreset0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset1&lt;/name&gt;
                        &lt;role&gt;currentrxpreset1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset2&lt;/name&gt;
                        &lt;role&gt;currentrxpreset2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset3&lt;/name&gt;
                        &lt;role&gt;currentrxpreset3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset4&lt;/name&gt;
                        &lt;role&gt;currentrxpreset4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset5&lt;/name&gt;
                        &lt;role&gt;currentrxpreset5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset6&lt;/name&gt;
                        &lt;role&gt;currentrxpreset6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;currentrxpreset7&lt;/name&gt;
                        &lt;role&gt;currentrxpreset7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd0&lt;/name&gt;
                        &lt;role&gt;txsynchd0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd1&lt;/name&gt;
                        &lt;role&gt;txsynchd1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd2&lt;/name&gt;
                        &lt;role&gt;txsynchd2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd3&lt;/name&gt;
                        &lt;role&gt;txsynchd3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd4&lt;/name&gt;
                        &lt;role&gt;txsynchd4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd5&lt;/name&gt;
                        &lt;role&gt;txsynchd5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd6&lt;/name&gt;
                        &lt;role&gt;txsynchd6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txsynchd7&lt;/name&gt;
                        &lt;role&gt;txsynchd7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst0&lt;/name&gt;
                        &lt;role&gt;txblkst0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst1&lt;/name&gt;
                        &lt;role&gt;txblkst1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst2&lt;/name&gt;
                        &lt;role&gt;txblkst2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst3&lt;/name&gt;
                        &lt;role&gt;txblkst3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst4&lt;/name&gt;
                        &lt;role&gt;txblkst4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst5&lt;/name&gt;
                        &lt;role&gt;txblkst5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst6&lt;/name&gt;
                        &lt;role&gt;txblkst6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txblkst7&lt;/name&gt;
                        &lt;role&gt;txblkst7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip0&lt;/name&gt;
                        &lt;role&gt;txdataskip0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip1&lt;/name&gt;
                        &lt;role&gt;txdataskip1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip2&lt;/name&gt;
                        &lt;role&gt;txdataskip2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip3&lt;/name&gt;
                        &lt;role&gt;txdataskip3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip4&lt;/name&gt;
                        &lt;role&gt;txdataskip4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip5&lt;/name&gt;
                        &lt;role&gt;txdataskip5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip6&lt;/name&gt;
                        &lt;role&gt;txdataskip6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txdataskip7&lt;/name&gt;
                        &lt;role&gt;txdataskip7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate0&lt;/name&gt;
                        &lt;role&gt;rate0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate1&lt;/name&gt;
                        &lt;role&gt;rate1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate2&lt;/name&gt;
                        &lt;role&gt;rate2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate3&lt;/name&gt;
                        &lt;role&gt;rate3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate4&lt;/name&gt;
                        &lt;role&gt;rate4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate5&lt;/name&gt;
                        &lt;role&gt;rate5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate6&lt;/name&gt;
                        &lt;role&gt;rate6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rate7&lt;/name&gt;
                        &lt;role&gt;rate7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hip_serial&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in0&lt;/name&gt;
                        &lt;role&gt;rx_in0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in1&lt;/name&gt;
                        &lt;role&gt;rx_in1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in2&lt;/name&gt;
                        &lt;role&gt;rx_in2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in3&lt;/name&gt;
                        &lt;role&gt;rx_in3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in4&lt;/name&gt;
                        &lt;role&gt;rx_in4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in5&lt;/name&gt;
                        &lt;role&gt;rx_in5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in6&lt;/name&gt;
                        &lt;role&gt;rx_in6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_in7&lt;/name&gt;
                        &lt;role&gt;rx_in7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out0&lt;/name&gt;
                        &lt;role&gt;tx_out0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out1&lt;/name&gt;
                        &lt;role&gt;tx_out1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out2&lt;/name&gt;
                        &lt;role&gt;tx_out2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out3&lt;/name&gt;
                        &lt;role&gt;tx_out3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out4&lt;/name&gt;
                        &lt;role&gt;tx_out4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out5&lt;/name&gt;
                        &lt;role&gt;tx_out5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out6&lt;/name&gt;
                        &lt;role&gt;tx_out6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_out7&lt;/name&gt;
                        &lt;role&gt;tx_out7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;npor&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;npor&lt;/name&gt;
                        &lt;role&gt;npor&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;pin_perst&lt;/name&gt;
                        &lt;role&gt;pin_perst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rd_dcm_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_byte_enable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_read_data_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dcm_read_data_valid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rd_dts_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_chip_select_i&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_write_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_burst_count_i&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_address_i&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_write_data_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_dts_wait_request_o&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8192&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rxm_bar2&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_byteenable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_readdata_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_readdatavalid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rxm_bar2_waitrequest_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;txs&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_address_i&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;40&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_chipselect_i&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_byteenable_i&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_readdata_o&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_writedata_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_read_i&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_write_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_readdatavalid_o&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;txs_waitrequest_o&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;1099511627776&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;wr_dcm_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_byte_enable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_wait_request_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_read_data_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dcm_read_data_valid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;wr_dts_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_chip_select_i&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_write_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_burst_count_i&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_address_i&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_write_data_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wr_dts_wait_request_o&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8192&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;coreclkout_hip&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_pcie_a10_hip&lt;/className&gt;
        &lt;version&gt;18.0&lt;/version&gt;
        &lt;displayName&gt;Intel Arria 10/Cyclone 10 Hard IP for PCI Express&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_RXM_IRQ_INTERRUPTS_USED&lt;/parameterName&gt;
                &lt;parameterType&gt;java.math.BigInteger&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_irq&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;INTERRUPTS_USED&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;base_device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;BASE_DEVICE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;design_environment_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DESIGN_ENVIRONMENT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;device_family&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;part_trait_device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;4&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_0_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;4&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_1_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar1&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;4&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_2_hprxm_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;hprxm&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;4&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_2_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar2&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;4&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_3_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar3&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;4&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_4_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar4&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;4&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;slave_address_map_5_hwtcl&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;rxm_bar5&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;coreclkout_hip&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;coreclkout_hip&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;rd_dts_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;rd_dts_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='rd_dts_slave' start='0x0' end='0x2000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;13&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;rxm_bar2&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;rxm_bar2&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;29&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;txs&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;txs&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='txs' start='0x0' end='0x10000000000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;40&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;wr_dts_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;wr_dts_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='wr_dts_slave' start='0x0' end='0x2000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;13&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value></value>
          </parameter>
          <parameter>
            <name>design_environment_hwtcl</name>
            <value></value>
          </parameter>
          <parameter>
            <name>device_family</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_DUT&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_DUT&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_DUT&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_DUT&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_DUT&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_DUT&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_DUT&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/top_hw/top_DUT.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.hip_serial&lt;/key&gt;
            &lt;value&gt;pcie_tb.hip_serial&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.refclk&lt;/key&gt;
            &lt;value&gt;pcie_tb.refclk&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.class&lt;/key&gt;
            &lt;value&gt;altera_pcie_a10_tbed&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.apps_type_hwtcl&lt;/key&gt;
            &lt;value&gt;6&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_clk_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_control_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_npor_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_pipe_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.enable_pipe32_phyip_ser_driver_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl&lt;/key&gt;
            &lt;value&gt;Gen3 (8.0 Gbps)&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.lane_mask_hwtcl&lt;/key&gt;
            &lt;value&gt;x8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl&lt;/key&gt;
            &lt;value&gt;100 MHz&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.port_type_hwtcl&lt;/key&gt;
            &lt;value&gt;Native endpoint&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.serial_sim_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.version&lt;/key&gt;
            &lt;value&gt;18.0&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>part_trait_device</name>
            <value>10AX115S2F45I1SG</value>
          </parameter>
          <parameter>
            <name>slave_address_map_0_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>slave_address_map_1_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>slave_address_map_2_hprxm_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>slave_address_map_2_hwtcl</name>
            <value>29</value>
          </parameter>
          <parameter>
            <name>slave_address_map_3_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>slave_address_map_4_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>slave_address_map_5_hwtcl</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>DUT</name>
        <uniqueName>top_DUT</uniqueName>
        <fixedName>top_DUT</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>clk_0/clk_in_reset</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>emif_0/global_reset_n</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_controller/reset_in0</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>250000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>clk_0/clk_in</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>250000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>onchip_memory2_0/clk1</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>250000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>onchip_memory2_0/clk2</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_controller/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_translator/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_dma_rd_master</end>
            <start>DUT/dma_rd_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_dma_wr_master</end>
            <start>DUT/dma_wr_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_rd_dcm_master</end>
            <start>DUT/rd_dcm_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_rxm_bar2</end>
            <start>DUT/rxm_bar2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_wr_dcm_master</end>
            <start>DUT/wr_dcm_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>DUT/rd_dts_slave</end>
            <start>mm_interconnect_0/DUT_rd_dts_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>DUT/wr_dts_slave</end>
            <start>mm_interconnect_0/DUT_wr_dts_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>DUT/txs</end>
            <start>mm_interconnect_1/DUT_txs</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.DUT</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clk_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_out&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_out&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;clock_source&lt;/className&gt;
        &lt;displayName&gt;Clock Source&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;inputClockFrequency&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;clk_in&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk_in&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_clk_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_clk_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_clk_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_clk_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_clk_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_clk_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_clk_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>inputClockFrequency</name>
            <value>250000000</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/top_hw/top_clk_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clk_0</name>
        <uniqueName>top_clk_0</uniqueName>
        <fixedName>top_clk_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>clk_0/clk_in_reset</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>250000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>clk_0/clk_in</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.clk_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">emif_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>CAL_DEBUG_CLOCK_FREQUENCY</name>
            <value>50000000</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE</name>
            <value>10AX115S2F45I1SG</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
            <value></value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_FAMILY</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_UNIQUE_ID</name>
            <value>top_hw_emif_0</value>
          </parameter>
          <parameter>
            <name>TRAIT_SUPPORTS_VID</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_amm_0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_ready_0&lt;/name&gt;
                        &lt;role&gt;waitrequest_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_read_0&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_write_0&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_address_0&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;22&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdata_0&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_writedata_0&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_burstcount_0&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_byteenable_0&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdatavalid_0&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;268435456&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_usr_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;emif_usr_reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;266666750&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;global_reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;global_reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;global_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck&lt;/name&gt;
                        &lt;role&gt;mem_ck&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_n&lt;/name&gt;
                        &lt;role&gt;mem_ck_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_a&lt;/name&gt;
                        &lt;role&gt;mem_a&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_act_n&lt;/name&gt;
                        &lt;role&gt;mem_act_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ba&lt;/name&gt;
                        &lt;role&gt;mem_ba&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_bg&lt;/name&gt;
                        &lt;role&gt;mem_bg&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cke&lt;/name&gt;
                        &lt;role&gt;mem_cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cs_n&lt;/name&gt;
                        &lt;role&gt;mem_cs_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_odt&lt;/name&gt;
                        &lt;role&gt;mem_odt&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_reset_n&lt;/name&gt;
                        &lt;role&gt;mem_reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs&lt;/name&gt;
                        &lt;role&gt;mem_dqs&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_n&lt;/name&gt;
                        &lt;role&gt;mem_dqs_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dq&lt;/name&gt;
                        &lt;role&gt;mem_dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dbi_n&lt;/name&gt;
                        &lt;role&gt;mem_dbi_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;oct&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;oct_rzqin&lt;/name&gt;
                        &lt;role&gt;oct_rzqin&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pll_ref_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pll_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_success&lt;/name&gt;
                        &lt;role&gt;local_cal_success&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_fail&lt;/name&gt;
                        &lt;role&gt;local_cal_fail&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif&lt;/className&gt;
        &lt;version&gt;18.0&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces Intel Arria 10 FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;50000000&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;CAL_DEBUG_CLOCK_FREQUENCY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;cal_debug_clk_clock_sink&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_UNIQUE_ID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;ctrl_amm_0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ctrl_amm_0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='ctrl_amm_0' start='0x0' end='0x10000000' datawidth='512' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;28&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emif_usr_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emif_usr_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;266666750&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_emif_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_emif_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_emif_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_emif_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_emif_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_emif_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_emif_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/top_hw/top_emif_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>emif_0</name>
        <uniqueName>top_emif_0</uniqueName>
        <fixedName>top_emif_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>emif_0/global_reset_n</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_0/emif_0_emif_usr_clk</end>
            <start>emif_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_controller_001/clk</end>
            <start>emif_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_controller_001/reset_in0</end>
            <start>emif_0/emif_usr_reset_n</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>emif_0/ctrl_amm_0</end>
            <start>mm_interconnect_0/emif_0_ctrl_amm_0</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.emif_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {DUT_dma_rd_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READDATA} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READ} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_dma_wr_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READ} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_rxm_bar2_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READ} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_rxm_bar2_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {emif_0_ctrl_amm_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_DATA_W} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READDATA} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READ} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_LOCK} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {SYNC_RESET} {0};add_instance {DUT_rd_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {DUT_rd_dts_slave_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {SYNC_RESET} {0};add_instance {DUT_wr_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {DUT_wr_dts_slave_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {SYNC_RESET} {0};add_instance {DUT_dma_rd_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_WUNIQUE} {408};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DOMAIN_H} {407};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DOMAIN_L} {406};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SNOOP_H} {405};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SNOOP_L} {402};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BARRIER_H} {401};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BARRIER_L} {400};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_QOS_H} {380};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_QOS_L} {380};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_SIDEBAND_H} {378};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_SIDEBAND_L} {378};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_H} {377};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_L} {377};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_CACHE_H} {394};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_CACHE_L} {391};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_THREAD_ID_H} {387};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_THREAD_ID_L} {387};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_dma_rd_master_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_rd_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_rd_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="emif_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000010000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="DUT_rd_dts_slave_translator.avalon_universal_slave_0"
   start="0x0000000080000000"
   end="0x00000000080002000"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="onchip_memory2_0_s2_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010010000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="DUT_wr_dts_slave_translator.avalon_universal_slave_0"
   start="0x0000000080002000"
   end="0x00000000080004000"
   responds="0"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_dma_rd_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {ID} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_dma_rd_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {SYNC_RESET} {0};add_instance {DUT_dma_wr_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_WUNIQUE} {408};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DOMAIN_H} {407};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DOMAIN_L} {406};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SNOOP_H} {405};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SNOOP_L} {402};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BARRIER_H} {401};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BARRIER_L} {400};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_QOS_H} {380};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_QOS_L} {380};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_SIDEBAND_H} {378};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_SIDEBAND_L} {378};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_H} {377};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_L} {377};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_CACHE_H} {394};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_CACHE_L} {391};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_THREAD_ID_H} {387};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_THREAD_ID_L} {387};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_dma_wr_master_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_wr_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_wr_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="emif_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000010000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010010000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_dma_wr_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {ID} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_dma_wr_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {SYNC_RESET} {0};add_instance {DUT_rxm_bar2_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_WUNIQUE} {156};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DOMAIN_H} {155};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DOMAIN_L} {154};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SNOOP_H} {153};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SNOOP_L} {150};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BARRIER_H} {149};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BARRIER_L} {148};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_QOS_H} {128};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_QOS_L} {128};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_SIDEBAND_H} {126};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_SIDEBAND_L} {126};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_SIDEBAND_H} {125};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_SIDEBAND_L} {125};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_TYPE_H} {124};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_TYPE_L} {123};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_CACHE_H} {142};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_CACHE_L} {139};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_THREAD_ID_H} {135};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_THREAD_ID_L} {135};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_SIZE_H} {122};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURST_SIZE_L} {120};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BEGIN_BURST} {127};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_PROTECTION_H} {138};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_PROTECTION_L} {136};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURSTWRAP_H} {119};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SRC_ID_H} {131};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_SRC_ID_L} {129};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DEST_ID_H} {134};set_instance_parameter_value {DUT_rxm_bar2_agent} {PKT_DEST_ID_L} {132};set_instance_parameter_value {DUT_rxm_bar2_agent} {ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="emif_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000010000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010010000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_rxm_bar2_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {DUT_rxm_bar2_agent} {ID} {2};set_instance_parameter_value {DUT_rxm_bar2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_rxm_bar2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_rxm_bar2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_rxm_bar2_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar2_agent} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BEGIN_BURST} {667};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_PROTECTION_H} {678};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_PROTECTION_L} {676};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_SRC_ID_H} {671};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_SRC_ID_L} {669};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DEST_ID_H} {674};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_DEST_ID_L} {672};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ID} {2};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {698};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {FIFO_DEPTH} {1024};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {DUT_rd_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_rd_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_rd_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_rd_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {DUT_rd_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ID} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent} {SYNC_RESET} {0};add_instance {DUT_rd_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {DUT_rd_dts_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ID} {4};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ECC_ENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {DUT_wr_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ST_DATA_W} {409};set_instance_parameter_value {DUT_wr_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_wr_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_wr_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {DUT_wr_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ID} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent} {SYNC_RESET} {0};add_instance {DUT_wr_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {DUT_wr_dts_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {390};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {388};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {383};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {381};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {386};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {384};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {410};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 4 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {0001 0100 0010 1000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both write write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000000 0x80000000 0x80002000 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000 0x10010000 0x80002000 0x80004000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {351};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router} {PKT_TRANS_READ} {355};set_instance_parameter_value {router} {ST_DATA_W} {409};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x10000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000 0x10010000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {351};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_001} {ST_DATA_W} {409};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x10000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x10000000 0x10010000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {138};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {136};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {134};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {132};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {157};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {639};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {678};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {676};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {674};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {672};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_003} {ST_DATA_W} {697};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {351};set_instance_parameter_value {router_004} {PKT_ADDR_L} {288};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_004} {ST_DATA_W} {409};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {351};set_instance_parameter_value {router_005} {PKT_ADDR_L} {288};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_005} {ST_DATA_W} {409};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {351};set_instance_parameter_value {router_006} {PKT_ADDR_L} {288};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_006} {ST_DATA_W} {409};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {351};set_instance_parameter_value {router_007} {PKT_ADDR_L} {288};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {390};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {388};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {386};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {384};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_007} {ST_DATA_W} {409};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {0};add_instance {DUT_dma_wr_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {DUT_dma_wr_master_limiter} {SYNC_RESET} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_DEST_ID_H} {386};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_DEST_ID_L} {384};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_SRC_ID_H} {383};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_SRC_ID_L} {381};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_THREAD_ID_H} {387};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PKT_THREAD_ID_L} {387};set_instance_parameter_value {DUT_dma_wr_master_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {DUT_dma_wr_master_limiter} {MAX_OUTSTANDING_RESPONSES} {95};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PIPELINED} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_wr_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_wr_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {DUT_dma_wr_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {DUT_dma_wr_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {DUT_dma_wr_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {DUT_dma_wr_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_wr_master_limiter} {REORDER} {0};add_instance {DUT_rxm_bar2_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {DUT_rxm_bar2_limiter} {SYNC_RESET} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_DEST_ID_H} {134};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_DEST_ID_L} {132};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_SRC_ID_H} {131};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_SRC_ID_L} {129};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_THREAD_ID_H} {135};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PKT_THREAD_ID_L} {135};set_instance_parameter_value {DUT_rxm_bar2_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {MAX_OUTSTANDING_RESPONSES} {95};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PIPELINED} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {DUT_rxm_bar2_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {DUT_rxm_bar2_limiter} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_limiter} {REORDER} {0};add_instance {onchip_memory2_0_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {379};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {376};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {375};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {409};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {409};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {157};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {697};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {409};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {697};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {409};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {409};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {409};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {157};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {0};add_instance {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {697};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {371};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {371};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {409};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {697};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {119};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {697};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {119};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {157};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {409};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_ST_DATA_W} {409};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_ST_DATA_W} {409};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {658};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {659};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {662};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {660};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {684};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {683};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {664};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {663};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {685};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {687};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_ST_DATA_W} {697};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_ST_DATA_W} {157};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {370};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {371};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {374};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {396};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {395};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {376};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {375};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {397};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_ST_DATA_W} {409};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {122};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {120};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {144};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {143};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {124};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {123};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {145};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {147};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_ST_DATA_W} {157};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter} {SYNC_RESET} {0};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo} {SYNC_RESET} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_001} {SYNC_RESET} {0};add_instance {async_fifo_002} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_002} {SYNC_RESET} {0};add_instance {async_fifo_003} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_003} {SYNC_RESET} {0};add_instance {async_fifo_004} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_004} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {async_fifo_004} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_004} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_004} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_004} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_004} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_004} {SYNC_RESET} {0};add_instance {async_fifo_005} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_005} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {async_fifo_005} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {async_fifo_005} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_005} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_005} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_005} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {async_fifo_005} {SYNC_RESET} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {0};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {0};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_002} {SYNC_RESET} {0};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {0};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {0};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {0};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {0};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {0};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {0};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {0};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {5};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_008} {SYNC_RESET} {0};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_009} {SYNC_RESET} {0};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {0};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {697};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {0};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {0};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {0};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {0};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {0};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {0};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {0};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {0};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {0};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {0};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {0};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {409};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {0};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {0};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {157};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {5};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {0};add_instance {onchip_memory2_0_reset2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {emif_0_emif_usr_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {emif_0_emif_usr_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {266666750};set_instance_parameter_value {emif_0_emif_usr_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {DUT_dma_rd_master_translator.avalon_universal_master_0} {DUT_dma_rd_master_agent.av} {avalon};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux.src} {DUT_dma_rd_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/DUT_dma_rd_master_agent.rp} {qsys_mm.response};add_connection {DUT_dma_wr_master_translator.avalon_universal_master_0} {DUT_dma_wr_master_agent.av} {avalon};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {DUT_rxm_bar2_translator.avalon_universal_master_0} {DUT_rxm_bar2_agent.av} {avalon};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {emif_0_ctrl_amm_0_agent.m0} {emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {emif_0_ctrl_amm_0_agent.rf_source} {emif_0_ctrl_amm_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {emif_0_ctrl_amm_0_agent_rsp_fifo.out} {emif_0_ctrl_amm_0_agent.rf_sink} {avalon_streaming};add_connection {emif_0_ctrl_amm_0_agent.rdata_fifo_src} {emif_0_ctrl_amm_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {emif_0_ctrl_amm_0_agent_rdata_fifo.out} {emif_0_ctrl_amm_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_rd_dts_slave_agent.m0} {DUT_rd_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {DUT_rd_dts_slave_agent.rf_source} {DUT_rd_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {DUT_rd_dts_slave_agent_rsp_fifo.out} {DUT_rd_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {DUT_rd_dts_slave_agent.rdata_fifo_src} {DUT_rd_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.m0} {onchip_memory2_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {onchip_memory2_0_s2_agent.rf_source} {onchip_memory2_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent_rsp_fifo.out} {onchip_memory2_0_s2_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.rdata_fifo_src} {onchip_memory2_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_wr_dts_slave_agent.m0} {DUT_wr_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {DUT_wr_dts_slave_agent.rf_source} {DUT_wr_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {DUT_wr_dts_slave_agent_rsp_fifo.out} {DUT_wr_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {DUT_wr_dts_slave_agent.rdata_fifo_src} {DUT_wr_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_dma_rd_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {DUT_dma_rd_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DUT_dma_wr_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {DUT_rxm_bar2_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_001.src} {DUT_dma_wr_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/DUT_dma_wr_master_limiter.cmd_sink} {qsys_mm.command};add_connection {DUT_dma_wr_master_limiter.rsp_src} {DUT_dma_wr_master_agent.rp} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_limiter.rsp_src/DUT_dma_wr_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {DUT_rxm_bar2_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/DUT_rxm_bar2_limiter.cmd_sink} {qsys_mm.command};add_connection {DUT_rxm_bar2_limiter.rsp_src} {DUT_rxm_bar2_agent.rp} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_limiter.rsp_src/DUT_rxm_bar2_agent.rp} {qsys_mm.response};add_connection {cmd_mux_002.src} {onchip_memory2_0_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_memory2_0_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src0} {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src0} {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src1} {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {rsp_demux.src0} {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux.src1} {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux.src2} {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_004.src1} {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo.in} {qsys_mm.command};add_connection {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_001.in} {qsys_mm.command};add_connection {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_002.in} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_002.in} {qsys_mm.command};add_connection {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.src} {async_fifo_003.in} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.src/async_fifo_003.in} {qsys_mm.response};add_connection {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.src} {async_fifo_004.in} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.src/async_fifo_004.in} {qsys_mm.response};add_connection {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.src} {async_fifo_005.in} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.src/async_fifo_005.in} {qsys_mm.response};add_connection {DUT_dma_wr_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {DUT_dma_wr_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/DUT_dma_wr_master_limiter.rsp_sink} {qsys_mm.response};add_connection {DUT_rxm_bar2_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {DUT_rxm_bar2_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/DUT_rxm_bar2_limiter.rsp_sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {emif_0_ctrl_amm_0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/emif_0_ctrl_amm_0_agent.cp} {qsys_mm.command};add_connection {emif_0_ctrl_amm_0_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {emif_0_ctrl_amm_0_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {DUT_rd_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/DUT_rd_dts_slave_agent.cp} {qsys_mm.command};add_connection {DUT_rd_dts_slave_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {DUT_rd_dts_slave_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s2_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {onchip_memory2_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/onchip_memory2_0_s2_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s2_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {DUT_wr_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/DUT_wr_dts_slave_agent.cp} {qsys_mm.command};add_connection {DUT_wr_dts_slave_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {DUT_wr_dts_slave_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {async_fifo.out} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {async_fifo_001.out} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {async_fifo_002.out} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_002.out/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.src} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.src/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {async_fifo_003.out} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_003.out/mux_pipeline_008.sink0} {qsys_mm.response};add_connection {mux_pipeline_008.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_009.sink0} {qsys_mm.response};add_connection {mux_pipeline_009.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_010.sink0} {qsys_mm.response};add_connection {mux_pipeline_010.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_011.sink0} {qsys_mm.response};add_connection {mux_pipeline_011.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {async_fifo_004.out} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_004.out/mux_pipeline_012.sink0} {qsys_mm.response};add_connection {mux_pipeline_012.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {async_fifo_005.out} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_005.out/mux_pipeline_014.sink0} {qsys_mm.response};add_connection {mux_pipeline_014.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.src} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.src/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_rd_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rd_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_wr_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_rd_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rd_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rd_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_wr_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_wr_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_004.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {async_fifo_005.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_translator.reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_agent.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_agent_rsp_fifo.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_agent_rdata_fifo.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_004.in_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_005.in_clk_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dts_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dts_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dts_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dts_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_limiter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_limiter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_burst_adapter.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_004.out_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {async_fifo_005.out_clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_reset2_reset_bridge.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_translator.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_agent.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_agent_rsp_fifo.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_agent_rdata_fifo.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_004.in_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {async_fifo_005.in_clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_translator_reset_reset_bridge.clk} {clock};add_interface {DUT_dma_rd_master} {avalon} {slave};set_interface_property {DUT_dma_rd_master} {EXPORT_OF} {DUT_dma_rd_master_translator.avalon_anti_master_0};add_interface {DUT_dma_wr_master} {avalon} {slave};set_interface_property {DUT_dma_wr_master} {EXPORT_OF} {DUT_dma_wr_master_translator.avalon_anti_master_0};add_interface {DUT_rxm_bar2} {avalon} {slave};set_interface_property {DUT_rxm_bar2} {EXPORT_OF} {DUT_rxm_bar2_translator.avalon_anti_master_0};add_interface {emif_0_ctrl_amm_0} {avalon} {master};set_interface_property {emif_0_ctrl_amm_0} {EXPORT_OF} {emif_0_ctrl_amm_0_translator.avalon_anti_slave_0};add_interface {DUT_rd_dts_slave} {avalon} {master};set_interface_property {DUT_rd_dts_slave} {EXPORT_OF} {DUT_rd_dts_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s2} {avalon} {master};set_interface_property {onchip_memory2_0_s2} {EXPORT_OF} {onchip_memory2_0_s2_translator.avalon_anti_slave_0};add_interface {DUT_wr_dts_slave} {avalon} {master};set_interface_property {DUT_wr_dts_slave} {EXPORT_OF} {DUT_wr_dts_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_reset2_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset2_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset2_reset_bridge.in_reset};add_interface {emif_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {emif_0_ctrl_amm_0_translator_reset_reset_bridge.in_reset};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};add_interface {emif_0_emif_usr_clk} {clock} {slave};set_interface_property {emif_0_emif_usr_clk} {EXPORT_OF} {emif_0_emif_usr_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.DUT.dma_rd_master} {0};set_module_assignment {interconnect_id.DUT.dma_wr_master} {1};set_module_assignment {interconnect_id.DUT.rd_dts_slave} {0};set_module_assignment {interconnect_id.DUT.rxm_bar2} {2};set_module_assignment {interconnect_id.DUT.wr_dts_slave} {1};set_module_assignment {interconnect_id.emif_0.ctrl_amm_0} {2};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {3};set_module_assignment {interconnect_id.onchip_memory2_0.s2} {4};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.1</version>
        <name>mm_interconnect_0</name>
        <uniqueName>top_hw_altera_mm_interconnect_191_scrfrry</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_dma_rd_master</end>
            <start>DUT/dma_rd_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_dma_wr_master</end>
            <start>DUT/dma_wr_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_0/DUT_rxm_bar2</end>
            <start>DUT/rxm_bar2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_0/emif_0_emif_usr_clk</end>
            <start>emif_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>DUT/rd_dts_slave</end>
            <start>mm_interconnect_0/DUT_rd_dts_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>DUT/wr_dts_slave</end>
            <start>mm_interconnect_0/DUT_wr_dts_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>emif_0/ctrl_amm_0</end>
            <start>mm_interconnect_0/emif_0_ctrl_amm_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>onchip_memory2_0/s1</end>
            <start>mm_interconnect_0/onchip_memory2_0_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>onchip_memory2_0/s2</end>
            <start>mm_interconnect_0/onchip_memory2_0_s2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_0/emif_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_0/onchip_memory2_0_reset2_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">DUT_coreclkout_hip_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.1</version>
            <name>DUT_coreclkout_hip_clock_bridge</name>
            <uniqueName>top_hw_altera_clock_bridge_191_plxmgly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_agent.clk</name>
                <end>DUT_dma_rd_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_translator.clk</name>
                <end>DUT_dma_rd_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_agent.clk</name>
                <end>DUT_dma_wr_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_limiter.clk</name>
                <end>DUT_dma_wr_master_limiter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_translator.clk</name>
                <end>DUT_dma_wr_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dts_slave_agent.clk</name>
                <end>DUT_rd_dts_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dts_slave_agent_rsp_fifo.clk</name>
                <end>DUT_rd_dts_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dts_slave_translator.clk</name>
                <end>DUT_rd_dts_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_agent.clk</name>
                <end>DUT_rxm_bar2_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_limiter.clk</name>
                <end>DUT_rxm_bar2_limiter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk</name>
                <end>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_translator.clk</name>
                <end>DUT_rxm_bar2_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dts_slave_agent.clk</name>
                <end>DUT_wr_dts_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dts_slave_agent_rsp_fifo.clk</name>
                <end>DUT_wr_dts_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dts_slave_translator.clk</name>
                <end>DUT_wr_dts_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_008.cr0</name>
                <end>agent_pipeline_008/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_009.cr0</name>
                <end>agent_pipeline_009/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo.in_clk</name>
                <end>async_fifo/in_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_001.in_clk</name>
                <end>async_fifo_001/in_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_002.in_clk</name>
                <end>async_fifo_002/in_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_003.out_clk</name>
                <end>async_fifo_003/out_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_004.out_clk</name>
                <end>async_fifo_004/out_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_005.out_clk</name>
                <end>async_fifo_005/out_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline_002.cr0</name>
                <end>limiter_pipeline_002/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline_003.cr0</name>
                <end>limiter_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_reset2_reset_bridge.clk</name>
                <end>onchip_memory2_0_reset2_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent.clk</name>
                <end>onchip_memory2_0_s1_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk</name>
                <end>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_translator.clk</name>
                <end>onchip_memory2_0_s1_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent.clk</name>
                <end>onchip_memory2_0_s2_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_translator.clk</name>
                <end>onchip_memory2_0_s2_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_coreclkout_hip_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_rd_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="emif_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000010000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="DUT_rd_dts_slave_translator.avalon_universal_slave_0"
   start="0x0000000080000000"
   end="0x00000000080002000"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="onchip_memory2_0_s2_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010010000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="DUT_wr_dts_slave_translator.avalon_universal_slave_0"
   start="0x0000000080002000"
   end="0x00000000080004000"
   responds="0"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>401</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>400</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>407</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>406</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>405</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>402</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>408</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>DUT_dma_rd_master_agent</name>
            <uniqueName>top_hw_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_agent.clk</name>
                <end>DUT_dma_rd_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_rd_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_dma_rd_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av</name>
                <end>DUT_dma_rd_master_agent/av</end>
                <start>DUT_dma_rd_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_rd_master_agent.clk_reset</name>
                <end>DUT_dma_rd_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux.src/DUT_dma_rd_master_agent.rp</name>
                <end>DUT_dma_rd_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_dma_rd_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>664</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>663</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>687</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>685</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_i6xyepy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo.in</name>
                <end>async_fifo/in</end>
                <start>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src0/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_rd_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.1</version>
            <name>DUT_dma_rd_master_translator</name>
            <uniqueName>top_hw_altera_merlin_master_translator_191_g7h47bq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_translator.clk</name>
                <end>DUT_dma_rd_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av</name>
                <end>DUT_dma_rd_master_agent/av</end>
                <start>DUT_dma_rd_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_rd_master_translator.reset</name>
                <end>DUT_dma_rd_master_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_dma_rd_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_wr_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="emif_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000010000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010010000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>401</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>400</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>407</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>406</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>405</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>402</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>408</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>DUT_dma_wr_master_agent</name>
            <uniqueName>top_hw_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_agent.clk</name>
                <end>DUT_dma_wr_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>DUT_dma_wr_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_limiter.rsp_src/DUT_dma_wr_master_agent.rp</name>
                <end>DUT_dma_wr_master_agent/rp</end>
                <start>DUT_dma_wr_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av</name>
                <end>DUT_dma_wr_master_agent/av</end>
                <start>DUT_dma_wr_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_agent.clk_reset</name>
                <end>DUT_dma_wr_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_wr_master_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>DUT_dma_wr_master_limiter</name>
            <uniqueName>top_hw_altera_merlin_traffic_limiter_191_kcba44q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_limiter.clk</name>
                <end>DUT_dma_wr_master_limiter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>DUT_dma_wr_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_limiter.rsp_src/DUT_dma_wr_master_agent.rp</name>
                <end>DUT_dma_wr_master_agent/rp</end>
                <start>DUT_dma_wr_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_001.source0/DUT_dma_wr_master_limiter.rsp_sink</name>
                <end>DUT_dma_wr_master_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_limiter.clk_reset</name>
                <end>DUT_dma_wr_master_limiter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_001.src/DUT_dma_wr_master_limiter.cmd_sink</name>
                <end>DUT_dma_wr_master_limiter/cmd_sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ALMOST_FULL_THRESHOLD</name>
                    <value>95</value>
                  </parameter>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_POP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_STOP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>95</value>
                  </parameter>
                  <parameter>
                    <name>IMPL</name>
                    <value>reg</value>
                  </parameter>
                  <parameter>
                    <name>SHOWAHEAD</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>19.1</version>
                <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                <uniqueName>top_hw_altera_merlin_traffic_limiter_191_2coyymi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ALMOST_FULL_THRESHOLD</name>
                        <value>95</value>
                      </parameter>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_POP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_STOP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>95</value>
                      </parameter>
                      <parameter>
                        <name>IMPL</name>
                        <value>reg</value>
                      </parameter>
                      <parameter>
                        <name>SHOWAHEAD</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>alt_hiconnect_sc_fifo</className>
                    <version>19.1</version>
                    <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                    <uniqueName>top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>95</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>top_hw_altera_merlin_traffic_limiter_191_fakurfy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>95</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>664</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>663</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>687</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>685</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_i6xyepy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_001.in</name>
                <end>async_fifo_001/in</end>
                <start>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_001.src0/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_wr_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.1</version>
            <name>DUT_dma_wr_master_translator</name>
            <uniqueName>top_hw_altera_merlin_master_translator_191_g7h47bq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_translator.clk</name>
                <end>DUT_dma_wr_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av</name>
                <end>DUT_dma_wr_master_agent/av</end>
                <start>DUT_dma_wr_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_translator.reset</name>
                <end>DUT_dma_wr_master_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_dma_wr_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rd_dts_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>DUT_rd_dts_slave_agent</name>
            <uniqueName>top_hw_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dts_slave_agent.clk</name>
                <end>DUT_rd_dts_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0</name>
                <end>DUT_rd_dts_slave_translator/avalon_universal_slave_0</end>
                <start>DUT_rd_dts_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent.rdata_fifo_src/DUT_rd_dts_slave_agent.rdata_fifo_sink</name>
                <end>DUT_rd_dts_slave_agent/rdata_fifo_sink</end>
                <start>DUT_rd_dts_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent.rf_source/DUT_rd_dts_slave_agent_rsp_fifo.in</name>
                <end>DUT_rd_dts_slave_agent_rsp_fifo/in</end>
                <start>DUT_rd_dts_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent.rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>DUT_rd_dts_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent_rsp_fifo.out/DUT_rd_dts_slave_agent.rf_sink</name>
                <end>DUT_rd_dts_slave_agent/rf_sink</end>
                <start>DUT_rd_dts_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_002.source0/DUT_rd_dts_slave_agent.cp</name>
                <end>DUT_rd_dts_slave_agent/cp</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rd_dts_slave_agent.clk_reset</name>
                <end>DUT_rd_dts_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rd_dts_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rd_dts_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>410</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>DUT_rd_dts_slave_agent_rsp_fifo</name>
            <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dts_slave_agent_rsp_fifo.clk</name>
                <end>DUT_rd_dts_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent.rf_source/DUT_rd_dts_slave_agent_rsp_fifo.in</name>
                <end>DUT_rd_dts_slave_agent_rsp_fifo/in</end>
                <start>DUT_rd_dts_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent_rsp_fifo.out/DUT_rd_dts_slave_agent.rf_sink</name>
                <end>DUT_rd_dts_slave_agent/rf_sink</end>
                <start>DUT_rd_dts_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rd_dts_slave_agent_rsp_fifo.clk_reset</name>
                <end>DUT_rd_dts_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rd_dts_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rd_dts_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>DUT_rd_dts_slave_translator</name>
            <uniqueName>top_hw_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dts_slave_translator.clk</name>
                <end>DUT_rd_dts_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent.m0/DUT_rd_dts_slave_translator.avalon_universal_slave_0</name>
                <end>DUT_rd_dts_slave_translator/avalon_universal_slave_0</end>
                <start>DUT_rd_dts_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rd_dts_slave_translator.reset</name>
                <end>DUT_rd_dts_slave_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rd_dts_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar2_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="emif_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000010000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010010000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>149</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>148</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>153</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>DUT_rxm_bar2_agent</name>
            <uniqueName>top_hw_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_agent.clk</name>
                <end>DUT_rxm_bar2_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>DUT_rxm_bar2_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_limiter.rsp_src/DUT_rxm_bar2_agent.rp</name>
                <end>DUT_rxm_bar2_agent/rp</end>
                <start>DUT_rxm_bar2_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av</name>
                <end>DUT_rxm_bar2_agent/av</end>
                <start>DUT_rxm_bar2_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_agent.clk_reset</name>
                <end>DUT_rxm_bar2_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar2_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>DUT_rxm_bar2_limiter</name>
            <uniqueName>top_hw_altera_merlin_traffic_limiter_191_kcba44q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_limiter.clk</name>
                <end>DUT_rxm_bar2_limiter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_limiter.cmd_src/limiter_pipeline_002.sink0</name>
                <end>limiter_pipeline_002/sink0</end>
                <start>DUT_rxm_bar2_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_limiter.rsp_src/DUT_rxm_bar2_agent.rp</name>
                <end>DUT_rxm_bar2_agent/rp</end>
                <start>DUT_rxm_bar2_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_003.source0/DUT_rxm_bar2_limiter.rsp_sink</name>
                <end>DUT_rxm_bar2_limiter/rsp_sink</end>
                <start>limiter_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_limiter.clk_reset</name>
                <end>DUT_rxm_bar2_limiter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_002.src/DUT_rxm_bar2_limiter.cmd_sink</name>
                <end>DUT_rxm_bar2_limiter/cmd_sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ALMOST_FULL_THRESHOLD</name>
                    <value>95</value>
                  </parameter>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_POP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_STOP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>95</value>
                  </parameter>
                  <parameter>
                    <name>IMPL</name>
                    <value>reg</value>
                  </parameter>
                  <parameter>
                    <name>SHOWAHEAD</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>19.1</version>
                <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                <uniqueName>top_hw_altera_merlin_traffic_limiter_191_2coyymi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ALMOST_FULL_THRESHOLD</name>
                        <value>95</value>
                      </parameter>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_POP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_STOP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>95</value>
                      </parameter>
                      <parameter>
                        <name>IMPL</name>
                        <value>reg</value>
                      </parameter>
                      <parameter>
                        <name>SHOWAHEAD</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>alt_hiconnect_sc_fifo</className>
                    <version>19.1</version>
                    <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                    <uniqueName>top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>95</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>top_hw_altera_merlin_traffic_limiter_191_fakurfy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>8</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>95</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>664</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>663</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>687</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>685</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_ff67b3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_002.in</name>
                <end>async_fifo_002/in</end>
                <start>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_002.src0/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_op7abui</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk</name>
                <end>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.src/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_002.src1/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.sink</name>
                <end>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/sink</end>
                <start>cmd_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar2_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.1</version>
            <name>DUT_rxm_bar2_translator</name>
            <uniqueName>top_hw_altera_merlin_master_translator_191_g7h47bq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar2_translator.clk</name>
                <end>DUT_rxm_bar2_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_translator.avalon_universal_master_0/DUT_rxm_bar2_agent.av</name>
                <end>DUT_rxm_bar2_agent/av</end>
                <start>DUT_rxm_bar2_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_translator.reset</name>
                <end>DUT_rxm_bar2_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_rxm_bar2_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_wr_dts_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>DUT_wr_dts_slave_agent</name>
            <uniqueName>top_hw_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dts_slave_agent.clk</name>
                <end>DUT_wr_dts_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0</name>
                <end>DUT_wr_dts_slave_translator/avalon_universal_slave_0</end>
                <start>DUT_wr_dts_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent.rdata_fifo_src/DUT_wr_dts_slave_agent.rdata_fifo_sink</name>
                <end>DUT_wr_dts_slave_agent/rdata_fifo_sink</end>
                <start>DUT_wr_dts_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent.rf_source/DUT_wr_dts_slave_agent_rsp_fifo.in</name>
                <end>DUT_wr_dts_slave_agent_rsp_fifo/in</end>
                <start>DUT_wr_dts_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>DUT_wr_dts_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent_rsp_fifo.out/DUT_wr_dts_slave_agent.rf_sink</name>
                <end>DUT_wr_dts_slave_agent/rf_sink</end>
                <start>DUT_wr_dts_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_006.source0/DUT_wr_dts_slave_agent.cp</name>
                <end>DUT_wr_dts_slave_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_wr_dts_slave_agent.clk_reset</name>
                <end>DUT_wr_dts_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_wr_dts_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_wr_dts_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>410</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>DUT_wr_dts_slave_agent_rsp_fifo</name>
            <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dts_slave_agent_rsp_fifo.clk</name>
                <end>DUT_wr_dts_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent.rf_source/DUT_wr_dts_slave_agent_rsp_fifo.in</name>
                <end>DUT_wr_dts_slave_agent_rsp_fifo/in</end>
                <start>DUT_wr_dts_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent_rsp_fifo.out/DUT_wr_dts_slave_agent.rf_sink</name>
                <end>DUT_wr_dts_slave_agent/rf_sink</end>
                <start>DUT_wr_dts_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_wr_dts_slave_agent_rsp_fifo.clk_reset</name>
                <end>DUT_wr_dts_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_wr_dts_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_wr_dts_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>DUT_wr_dts_slave_translator</name>
            <uniqueName>top_hw_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dts_slave_translator.clk</name>
                <end>DUT_wr_dts_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent.m0/DUT_wr_dts_slave_translator.avalon_universal_slave_0</name>
                <end>DUT_wr_dts_slave_translator/avalon_universal_slave_0</end>
                <start>DUT_wr_dts_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_wr_dts_slave_translator.reset</name>
                <end>DUT_wr_dts_slave_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.DUT_wr_dts_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline.source0/emif_0_ctrl_amm_0_agent.cp</name>
                <end>emif_0_ctrl_amm_0_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_001.source0/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>emif_0_ctrl_amm_0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_002.source0/DUT_rd_dts_slave_agent.cp</name>
                <end>DUT_rd_dts_slave_agent/cp</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_001.src/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dts_slave_agent.rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>DUT_rd_dts_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_003.source0/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_004</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_004.source0/onchip_memory2_0_s2_agent.cp</name>
                <end>onchip_memory2_0_s2_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_burst_adapter.source0/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>onchip_memory2_0_s2_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_005</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_005.source0/router_005.sink</name>
                <end>router_005/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>onchip_memory2_0_s2_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_006</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_006.source0/DUT_wr_dts_slave_agent.cp</name>
                <end>DUT_wr_dts_slave_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_003.src/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_007</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dts_slave_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>DUT_wr_dts_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_007.source0/router_006.sink</name>
                <end>router_006/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_008</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_008.cr0</name>
                <end>agent_pipeline_008/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_008.source0/onchip_memory2_0_s1_agent.cp</name>
                <end>onchip_memory2_0_s1_agent/cp</end>
                <start>agent_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_008.cr0_reset</name>
                <end>agent_pipeline_008/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline_008.sink0</name>
                <end>agent_pipeline_008/sink0</end>
                <start>onchip_memory2_0_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_009</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_009.cr0</name>
                <end>agent_pipeline_009/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_009.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_009.cr0_reset</name>
                <end>agent_pipeline_009/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent.rp/agent_pipeline_009.sink0</name>
                <end>agent_pipeline_009/sink0</end>
                <start>onchip_memory2_0_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.agent_pipeline_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">async_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>RD_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_IN_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUT_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WR_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_dc_fifo</className>
            <version>19.1</version>
            <name>async_fifo</name>
            <uniqueName>top_hw_altera_avalon_dc_fifo_191_7gx45aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo.in_clk</name>
                <end>async_fifo/in_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo.in</name>
                <end>async_fifo/in</end>
                <start>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo.out/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>async_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo.out_clk_reset</name>
                <end>async_fifo/out_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo.out_clk</name>
                <end>async_fifo/out_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo.in_clk_reset</name>
                <end>async_fifo/in_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.async_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">async_fifo_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>RD_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_IN_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUT_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WR_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_dc_fifo</className>
            <version>19.1</version>
            <name>async_fifo_001</name>
            <uniqueName>top_hw_altera_avalon_dc_fifo_191_7gx45aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_001.in_clk</name>
                <end>async_fifo_001/in_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_001.in</name>
                <end>async_fifo_001/in</end>
                <start>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_001.out/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>async_fifo_001/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_001.out_clk_reset</name>
                <end>async_fifo_001/out_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_001.out_clk</name>
                <end>async_fifo_001/out_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_001.in_clk_reset</name>
                <end>async_fifo_001/in_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.async_fifo_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">async_fifo_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>RD_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_IN_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUT_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WR_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_dc_fifo</className>
            <version>19.1</version>
            <name>async_fifo_002</name>
            <uniqueName>top_hw_altera_avalon_dc_fifo_191_7gx45aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_002.in_clk</name>
                <end>async_fifo_002/in_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.src/async_fifo_002.in</name>
                <end>async_fifo_002/in</end>
                <start>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_002.out/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>async_fifo_002/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_002.out_clk_reset</name>
                <end>async_fifo_002/out_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_002.out_clk</name>
                <end>async_fifo_002/out_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_002.in_clk_reset</name>
                <end>async_fifo_002/in_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.async_fifo_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">async_fifo_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>RD_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_IN_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUT_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WR_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_dc_fifo</className>
            <version>19.1</version>
            <name>async_fifo_003</name>
            <uniqueName>top_hw_altera_avalon_dc_fifo_191_7gx45aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_003.out_clk</name>
                <end>async_fifo_003/out_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_003.out/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>async_fifo_003/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.src/async_fifo_003.in</name>
                <end>async_fifo_003/in</end>
                <start>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_003.in_clk_reset</name>
                <end>async_fifo_003/in_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_003.in_clk</name>
                <end>async_fifo_003/in_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_003.out_clk_reset</name>
                <end>async_fifo_003/out_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.async_fifo_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">async_fifo_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>RD_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_IN_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUT_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WR_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_dc_fifo</className>
            <version>19.1</version>
            <name>async_fifo_004</name>
            <uniqueName>top_hw_altera_avalon_dc_fifo_191_7gx45aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_004.out_clk</name>
                <end>async_fifo_004/out_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_004.out/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>async_fifo_004/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.src/async_fifo_004.in</name>
                <end>async_fifo_004/in</end>
                <start>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_004.in_clk_reset</name>
                <end>async_fifo_004/in_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_004.in_clk</name>
                <end>async_fifo_004/in_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_004.out_clk_reset</name>
                <end>async_fifo_004/out_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.async_fifo_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">async_fifo_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>RD_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_IN_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUT_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WR_SYNC_DEPTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_dc_fifo</className>
            <version>19.1</version>
            <name>async_fifo_005</name>
            <uniqueName>top_hw_altera_avalon_dc_fifo_191_7gx45aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/async_fifo_005.out_clk</name>
                <end>async_fifo_005/out_clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_005.out/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>async_fifo_005/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.src/async_fifo_005.in</name>
                <end>async_fifo_005/in</end>
                <start>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_005.in_clk_reset</name>
                <end>async_fifo_005/in_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_005.in_clk</name>
                <end>async_fifo_005/in_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_005.out_clk_reset</name>
                <end>async_fifo_005/out_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.async_fifo_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>cmd_demux</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_2v5jvsa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src0/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src1/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src2/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src3/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_mozyuqi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_001.src0/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_001.src1/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline.source0/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>cmd_demux_002</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_bggfk5a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_002.src0/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_002.src1/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.sink</name>
                <end>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/sink</end>
                <start>cmd_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_002.source0/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>limiter_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>644</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_4ow47rq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_002.source0/cmd_mux.sink2</name>
                <end>cmd_mux/sink2</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_hgsyksi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_001.src/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_003.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_hgsyksi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_002.src/onchip_memory2_0_s2_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s2_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_004.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_003</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_hgsyksi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_003.src/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_005.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_004</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_ku3jpgy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_004.src/onchip_memory2_0_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s1_burst_adapter/sink0</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_006.source0/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_007.source0/cmd_mux_004.sink1</name>
                <end>cmd_mux_004/sink1</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.cmd_mux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4096</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>667</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>674</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>672</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>687</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>685</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>678</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>676</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>671</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>669</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>644</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>641</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>643</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_agent</name>
            <uniqueName>top_hw_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline.source0/emif_0_ctrl_amm_0_agent.cp</name>
                <end>emif_0_ctrl_amm_0_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0</name>
                <end>emif_0_ctrl_amm_0_translator/avalon_universal_slave_0</end>
                <start>emif_0_ctrl_amm_0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.rdata_fifo_src/emif_0_ctrl_amm_0_agent_rdata_fifo.in</name>
                <end>emif_0_ctrl_amm_0_agent_rdata_fifo/in</end>
                <start>emif_0_ctrl_amm_0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.rf_source/emif_0_ctrl_amm_0_agent_rsp_fifo.in</name>
                <end>emif_0_ctrl_amm_0_agent_rsp_fifo/in</end>
                <start>emif_0_ctrl_amm_0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>emif_0_ctrl_amm_0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent_rdata_fifo.out/emif_0_ctrl_amm_0_agent.rdata_fifo_sink</name>
                <end>emif_0_ctrl_amm_0_agent/rdata_fifo_sink</end>
                <start>emif_0_ctrl_amm_0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent_rsp_fifo.out/emif_0_ctrl_amm_0_agent.rf_sink</name>
                <end>emif_0_ctrl_amm_0_agent/rf_sink</end>
                <start>emif_0_ctrl_amm_0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_agent.clk_reset</name>
                <end>emif_0_ctrl_amm_0_agent/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_agent.clk</name>
                <end>emif_0_ctrl_amm_0_agent/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>514</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>1024</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_agent_rdata_fifo</name>
            <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.rdata_fifo_src/emif_0_ctrl_amm_0_agent_rdata_fifo.in</name>
                <end>emif_0_ctrl_amm_0_agent_rdata_fifo/in</end>
                <start>emif_0_ctrl_amm_0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent_rdata_fifo.out/emif_0_ctrl_amm_0_agent.rdata_fifo_sink</name>
                <end>emif_0_ctrl_amm_0_agent/rdata_fifo_sink</end>
                <start>emif_0_ctrl_amm_0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_agent_rdata_fifo.clk_reset</name>
                <end>emif_0_ctrl_amm_0_agent_rdata_fifo/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_agent_rdata_fifo.clk</name>
                <end>emif_0_ctrl_amm_0_agent_rdata_fifo/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>698</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_agent_rsp_fifo</name>
            <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.rf_source/emif_0_ctrl_amm_0_agent_rsp_fifo.in</name>
                <end>emif_0_ctrl_amm_0_agent_rsp_fifo/in</end>
                <start>emif_0_ctrl_amm_0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent_rsp_fifo.out/emif_0_ctrl_amm_0_agent.rf_sink</name>
                <end>emif_0_ctrl_amm_0_agent/rf_sink</end>
                <start>emif_0_ctrl_amm_0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_agent_rsp_fifo.clk_reset</name>
                <end>emif_0_ctrl_amm_0_agent_rsp_fifo/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_agent_rsp_fifo.clk</name>
                <end>emif_0_ctrl_amm_0_agent_rsp_fifo/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>664</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>663</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>687</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>685</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_jigh62i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.src/async_fifo_003.in</name>
                <end>async_fifo_003/in</end>
                <start>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk_reset</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src0/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.sink</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/sink</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>664</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>663</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>687</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>685</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_jigh62i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.src/async_fifo_004.in</name>
                <end>async_fifo_004/in</end>
                <start>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk_reset</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src1/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.sink</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/sink</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>659</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>664</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>663</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>687</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>685</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_zevtati</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.src/async_fifo_005.in</name>
                <end>async_fifo_005/in</end>
                <start>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset</name>
                <end>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk</name>
                <end>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src2/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.sink</name>
                <end>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/sink</end>
                <start>rsp_demux/src2</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>22</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>266666750</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_translator</name>
            <uniqueName>top_hw_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_agent.m0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0</name>
                <end>emif_0_ctrl_amm_0_translator/avalon_universal_slave_0</end>
                <start>emif_0_ctrl_amm_0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_translator.reset</name>
                <end>emif_0_ctrl_amm_0_translator/reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_translator.clk</name>
                <end>emif_0_ctrl_amm_0_translator/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_ctrl_amm_0_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.1</version>
            <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge</name>
            <uniqueName>top_hw_altera_reset_bridge_191_rkg32ma</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo.out_clk_reset</name>
                <end>async_fifo/out_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_001.out_clk_reset</name>
                <end>async_fifo_001/out_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_002.out_clk_reset</name>
                <end>async_fifo_002/out_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_003.in_clk_reset</name>
                <end>async_fifo_003/in_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_004.in_clk_reset</name>
                <end>async_fifo_004/in_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/async_fifo_005.in_clk_reset</name>
                <end>async_fifo_005/in_clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_agent.clk_reset</name>
                <end>emif_0_ctrl_amm_0_agent/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_agent_rdata_fifo.clk_reset</name>
                <end>emif_0_ctrl_amm_0_agent_rdata_fifo/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_agent_rsp_fifo.clk_reset</name>
                <end>emif_0_ctrl_amm_0_agent_rsp_fifo/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk_reset</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk_reset</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset</name>
                <end>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_0_ctrl_amm_0_translator.reset</name>
                <end>emif_0_ctrl_amm_0_translator/reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_translator_reset_reset_bridge.clk</name>
                <end>emif_0_ctrl_amm_0_translator_reset_reset_bridge/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_0_emif_usr_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>266666750</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.1</version>
            <name>emif_0_emif_usr_clk_clock_bridge</name>
            <uniqueName>top_hw_altera_clock_bridge_191_plxmgly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo.out_clk</name>
                <end>async_fifo/out_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_001.out_clk</name>
                <end>async_fifo_001/out_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_002.out_clk</name>
                <end>async_fifo_002/out_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_003.in_clk</name>
                <end>async_fifo_003/in_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_004.in_clk</name>
                <end>async_fifo_004/in_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/async_fifo_005.in_clk</name>
                <end>async_fifo_005/in_clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_agent.clk</name>
                <end>emif_0_ctrl_amm_0_agent/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_agent_rdata_fifo.clk</name>
                <end>emif_0_ctrl_amm_0_agent_rdata_fifo/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_agent_rsp_fifo.clk</name>
                <end>emif_0_ctrl_amm_0_agent_rsp_fifo/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.clk</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.clk</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.clk</name>
                <end>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_translator.clk</name>
                <end>emif_0_ctrl_amm_0_translator/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/emif_0_ctrl_amm_0_translator_reset_reset_bridge.clk</name>
                <end>emif_0_ctrl_amm_0_translator_reset_reset_bridge/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.emif_0_emif_usr_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>limiter_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>DUT_dma_wr_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline.source0/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.limiter_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>limiter_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_001.source0/DUT_dma_wr_master_limiter.rsp_sink</name>
                <end>DUT_dma_wr_master_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux_001.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.limiter_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>limiter_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline_002.cr0</name>
                <end>limiter_pipeline_002/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_limiter.cmd_src/limiter_pipeline_002.sink0</name>
                <end>limiter_pipeline_002/sink0</end>
                <start>DUT_rxm_bar2_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_002.source0/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>limiter_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline_002.cr0_reset</name>
                <end>limiter_pipeline_002/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.limiter_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>limiter_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/limiter_pipeline_003.cr0</name>
                <end>limiter_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_003.source0/DUT_rxm_bar2_limiter.rsp_sink</name>
                <end>DUT_rxm_bar2_limiter/rsp_sink</end>
                <start>limiter_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline_003.cr0_reset</name>
                <end>limiter_pipeline_003/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux_002.src/limiter_pipeline_003.sink0</name>
                <end>limiter_pipeline_003/sink0</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.limiter_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo.out/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>async_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_001.out/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>async_fifo_001/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_002.out/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>async_fifo_002/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_002.source0/cmd_mux.sink2</name>
                <end>cmd_mux/sink2</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src1/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_003.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_004</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src2/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_004.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_005</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src3/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_005.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_006</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_001.src1/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_006.source0/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_007</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.src/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_007.source0/cmd_mux_004.sink1</name>
                <end>cmd_mux_004/sink1</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_008</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_003.out/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>async_fifo_003/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_008.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_009</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_009.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_001.src0/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_010</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_010</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_010.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_002.src0/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_010</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_011</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_011</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_011.source0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_003.src0/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_011</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_012</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_012</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_004.out/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>async_fifo_004/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_012.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_012</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_013</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_013</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_013.source0/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_004.src0/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_013</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_014</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_014</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>async_fifo_005.out/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>async_fifo_005/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_014.source0/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_014</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_015</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_015</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_015.source0/rsp_mux_002.sink1</name>
                <end>rsp_mux_002/sink1</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.src/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.mux_pipeline_015</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_reset2_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.1</version>
            <name>onchip_memory2_0_reset2_reset_bridge</name>
            <uniqueName>top_hw_altera_reset_bridge_191_rkg32ma</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_reset2_reset_bridge.clk</name>
                <end>onchip_memory2_0_reset2_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_rd_master_agent.clk_reset</name>
                <end>DUT_dma_rd_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_rd_master_translator.reset</name>
                <end>DUT_dma_rd_master_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_agent.clk_reset</name>
                <end>DUT_dma_wr_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_limiter.clk_reset</name>
                <end>DUT_dma_wr_master_limiter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_translator.reset</name>
                <end>DUT_dma_wr_master_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rd_dts_slave_agent.clk_reset</name>
                <end>DUT_rd_dts_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rd_dts_slave_agent_rsp_fifo.clk_reset</name>
                <end>DUT_rd_dts_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rd_dts_slave_translator.reset</name>
                <end>DUT_rd_dts_slave_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_agent.clk_reset</name>
                <end>DUT_rxm_bar2_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_limiter.clk_reset</name>
                <end>DUT_rxm_bar2_limiter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_rxm_bar2_translator.reset</name>
                <end>DUT_rxm_bar2_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_wr_dts_slave_agent.clk_reset</name>
                <end>DUT_wr_dts_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_wr_dts_slave_agent_rsp_fifo.clk_reset</name>
                <end>DUT_wr_dts_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_wr_dts_slave_translator.reset</name>
                <end>DUT_wr_dts_slave_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_008.cr0_reset</name>
                <end>agent_pipeline_008/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/agent_pipeline_009.cr0_reset</name>
                <end>agent_pipeline_009/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo.in_clk_reset</name>
                <end>async_fifo/in_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_001.in_clk_reset</name>
                <end>async_fifo_001/in_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_002.in_clk_reset</name>
                <end>async_fifo_002/in_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_003.out_clk_reset</name>
                <end>async_fifo_003/out_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_004.out_clk_reset</name>
                <end>async_fifo_004/out_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/async_fifo_005.out_clk_reset</name>
                <end>async_fifo_005/out_clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline_002.cr0_reset</name>
                <end>limiter_pipeline_002/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/limiter_pipeline_003.cr0_reset</name>
                <end>limiter_pipeline_003/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_agent.clk_reset</name>
                <end>onchip_memory2_0_s1_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset</name>
                <end>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_translator.reset</name>
                <end>onchip_memory2_0_s1_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent.clk_reset</name>
                <end>onchip_memory2_0_s2_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_translator.reset</name>
                <end>onchip_memory2_0_s2_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_reset2_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s1_agent</name>
            <uniqueName>top_hw_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent.clk</name>
                <end>onchip_memory2_0_s1_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_008.source0/onchip_memory2_0_s1_agent.cp</name>
                <end>onchip_memory2_0_s1_agent/cp</end>
                <start>agent_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_agent.clk_reset</name>
                <end>onchip_memory2_0_s1_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent.rdata_fifo_src/onchip_memory2_0_s1_agent.rdata_fifo_sink</name>
                <end>onchip_memory2_0_s1_agent/rdata_fifo_sink</end>
                <start>onchip_memory2_0_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent.rf_source/onchip_memory2_0_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent.rp/agent_pipeline_009.sink0</name>
                <end>agent_pipeline_009/sink0</end>
                <start>onchip_memory2_0_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent_rsp_fifo.out/onchip_memory2_0_s1_agent.rf_sink</name>
                <end>onchip_memory2_0_s1_agent/rf_sink</end>
                <start>onchip_memory2_0_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>410</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s1_agent_rsp_fifo</name>
            <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent.rf_source/onchip_memory2_0_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent_rsp_fifo.out/onchip_memory2_0_s1_agent.rf_sink</name>
                <end>onchip_memory2_0_s1_agent/rf_sink</end>
                <start>onchip_memory2_0_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s1_burst_adapter</name>
            <uniqueName>top_hw_altera_merlin_burst_adapter_191_7422xpi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_004.src/onchip_memory2_0_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s1_burst_adapter/sink0</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline_008.sink0</name>
                <end>agent_pipeline_008/sink0</end>
                <start>onchip_memory2_0_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter</name>
            <uniqueName>top_hw_altera_merlin_width_adapter_191_6qisuny</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk</name>
                <end>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.clk_reset</name>
                <end>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.src/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_004.src1/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.sink</name>
                <end>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/sink</end>
                <start>rsp_demux_004/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s1_translator</name>
            <uniqueName>top_hw_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_translator.clk</name>
                <end>onchip_memory2_0_s1_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s1_translator.reset</name>
                <end>onchip_memory2_0_s1_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s2_agent</name>
            <uniqueName>top_hw_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent.clk</name>
                <end>onchip_memory2_0_s2_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_004.source0/onchip_memory2_0_s2_agent.cp</name>
                <end>onchip_memory2_0_s2_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent.clk_reset</name>
                <end>onchip_memory2_0_s2_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s2_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s2_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent.rdata_fifo_src/onchip_memory2_0_s2_agent.rdata_fifo_sink</name>
                <end>onchip_memory2_0_s2_agent/rdata_fifo_sink</end>
                <start>onchip_memory2_0_s2_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent.rf_source/onchip_memory2_0_s2_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s2_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>onchip_memory2_0_s2_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent_rsp_fifo.out/onchip_memory2_0_s2_agent.rf_sink</name>
                <end>onchip_memory2_0_s2_agent/rf_sink</end>
                <start>onchip_memory2_0_s2_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s2_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>410</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s2_agent_rsp_fifo</name>
            <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent.rf_source/onchip_memory2_0_s2_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s2_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent_rsp_fifo.out/onchip_memory2_0_s2_agent.rf_sink</name>
                <end>onchip_memory2_0_s2_agent/rf_sink</end>
                <start>onchip_memory2_0_s2_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s2_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s2_burst_adapter</name>
            <uniqueName>top_hw_altera_merlin_burst_adapter_191_7422xpi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_002.src/onchip_memory2_0_s2_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s2_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_burst_adapter.source0/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>onchip_memory2_0_s2_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s2_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>onchip_memory2_0_s2_translator</name>
            <uniqueName>top_hw_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_translator.clk</name>
                <end>onchip_memory2_0_s2_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_translator.reset</name>
                <end>onchip_memory2_0_s2_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s2_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s2_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.onchip_memory2_0_s2_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>0001,0100,0010,1000</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,4,0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x10000000,0x10010000,0x80002000,0x80004000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:0001:0x0:0x10000000:both:1:0:0:1,4:0100:0x10000000:0x10010000:both:1:0:0:1,0:0010:0x80000000:0x80002000:write:1:0:0:1,1:1000:0x80002000:0x80004000:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x10000000,0x80000000,0x80002000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,write,write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router</name>
            <uniqueName>top_hw_altera_merlin_router_191_6xefe7y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_rd_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_dma_rd_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,3</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x10000000,0x10010000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:01:0x0:0x10000000:both:1:0:0:1,3:10:0x10000000:0x10010000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x10000000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_001</name>
            <uniqueName>top_hw_altera_merlin_router_191_m64leea</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_dma_wr_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>DUT_dma_wr_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_001.src/DUT_dma_wr_master_limiter.cmd_sink</name>
                <end>DUT_dma_wr_master_limiter/cmd_sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,3</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x10000000,0x10010000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:01:0x0:0x10000000:both:1:0:0:1,3:10:0x10000000:0x10010000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x10000000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_002</name>
            <uniqueName>top_hw_altera_merlin_router_191_4hnp2yy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rxm_bar2_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>DUT_rxm_bar2_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_002.src/DUT_rxm_bar2_limiter.cmd_sink</name>
                <end>DUT_rxm_bar2_limiter/cmd_sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1,2</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>639</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>674</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>672</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>678</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>676</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>643</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:001:0x0:0x0:write:1:0:0:1,1:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_003</name>
            <uniqueName>top_hw_altera_merlin_router_191_tjsusja</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_001.source0/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_003.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_004</name>
            <uniqueName>top_hw_altera_merlin_router_191_svxrzci</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_003.source0/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_004.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_005</name>
            <uniqueName>top_hw_altera_merlin_router_191_svxrzci</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_005.source0/router_005.sink</name>
                <end>router_005/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_005.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_006</name>
            <uniqueName>top_hw_altera_merlin_router_191_svxrzci</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_007.source0/router_006.sink</name>
                <end>router_006/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_006.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,2</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:read:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_007</name>
            <uniqueName>top_hw_altera_merlin_router_191_u6cxpni</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_009.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_007.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.router_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(696) domain(695:694) snoop(693:690) barrier(689:688) ori_burst_size(687:685) response_status(684:683) cache(682:679) protection(678:676) thread_id(675) dest_id(674:672) src_id(671:669) qos(668) begin_burst(667) data_sideband(666) addr_sideband(665) burst_type(664:663) burst_size(662:660) burstwrap(659) byte_cnt(658:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>697</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_hzqd6da</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>emif_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>266666750</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>emif_0_emif_usr_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>emif_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_003.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src0/emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.sink</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter/sink</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src1/emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.sink</name>
                <end>emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter/sink</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src2/emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.sink</name>
                <end>emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter/sink</end>
                <start>rsp_demux/src2</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_gbjax7a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_004.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_001.src0/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_gbjax7a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_005.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_002.src0/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_003</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_gbjax7a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_006.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_003.src0/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_004</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_mozyuqi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_007.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_004.src0/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_004.src1/onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter.sink</name>
                <end>onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter/sink</end>
                <start>rsp_demux_004/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_demux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>rsp_mux</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_pj2odpy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_008.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_009.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_010.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_011.source0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux.src/DUT_dma_rd_master_agent.rp</name>
                <end>DUT_dma_rd_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(408) domain(407:406) snoop(405:402) barrier(401:400) ori_burst_size(399:397) response_status(396:395) cache(394:391) protection(390:388) thread_id(387) dest_id(386:384) src_id(383:381) qos(380) begin_burst(379) data_sideband(378) addr_sideband(377) burst_type(376:375) burst_size(374:372) burstwrap(371) byte_cnt(370:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>409</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_lrmpvga</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_012.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_013.source0/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux_001.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(156) domain(155:154) snoop(153:150) barrier(149:148) ori_burst_size(147:145) response_status(144:143) cache(142:139) protection(138:136) thread_id(135) dest_id(134:132) src_id(131:129) qos(128) begin_burst(127) data_sideband(126) addr_sideband(125) burst_type(124:123) burst_size(122:120) burstwrap(119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>rsp_mux_002</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_25cmumq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_014.source0/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_015.source0/rsp_mux_002.sink1</name>
                <end>rsp_mux_002/sink1</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux_002.src/limiter_pipeline_003.sink0</name>
                <end>limiter_pipeline_003/sink0</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_0.rsp_mux_002</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {DUT_rd_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_wr_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {DUT_wr_dcm_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {DUT_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESS_W} {40};set_instance_parameter_value {DUT_txs_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_txs_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_txs_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_txs_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_txs_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_txs_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {DUT_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DUT_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_txs_translator} {USE_READ} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {DUT_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_txs_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DUT_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DUT_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_txs_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DUT_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {DUT_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {DUT_txs_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {DUT_txs_translator} {SYNC_RESET} {0};add_instance {DUT_rd_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_WUNIQUE} {142};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DOMAIN_H} {141};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DOMAIN_L} {140};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SNOOP_H} {139};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SNOOP_L} {136};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BARRIER_H} {135};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BARRIER_L} {134};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_rd_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ST_DATA_W} {143};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_rd_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rd_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000010000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {ID} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_rd_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_rd_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_rd_dcm_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_rd_dcm_master_agent} {SYNC_RESET} {0};add_instance {DUT_wr_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_WUNIQUE} {142};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DOMAIN_H} {141};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DOMAIN_L} {140};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SNOOP_H} {139};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SNOOP_L} {136};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BARRIER_H} {135};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BARRIER_L} {134};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_wr_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ST_DATA_W} {143};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_wr_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_wr_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000010000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {ID} {1};set_instance_parameter_value {DUT_wr_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_wr_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_wr_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {DUT_wr_dcm_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {DUT_wr_dcm_master_agent} {SYNC_RESET} {0};add_instance {DUT_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DUT_txs_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_txs_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_txs_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_txs_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_txs_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_txs_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_txs_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_txs_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_txs_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_txs_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_txs_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_txs_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_txs_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_txs_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_txs_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_txs_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_txs_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_txs_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DUT_txs_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_txs_agent} {ST_DATA_W} {143};set_instance_parameter_value {DUT_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_txs_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_txs_agent} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DUT_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DUT_txs_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {DUT_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DUT_txs_agent} {ID} {0};set_instance_parameter_value {DUT_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_txs_agent} {ECC_ENABLE} {0};set_instance_parameter_value {DUT_txs_agent} {SYNC_RESET} {0};add_instance {DUT_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {144};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {143};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {143};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {143};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {143};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {143};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {143};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {143};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {143};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {143};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {0};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {0};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {0};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {143};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {0};add_instance {DUT_rd_dcm_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {DUT_rd_dcm_master_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {DUT_rd_dcm_master_translator.avalon_universal_master_0} {DUT_rd_dcm_master_agent.av} {avalon};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux.src} {DUT_rd_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/DUT_rd_dcm_master_agent.rp} {qsys_mm.response};add_connection {DUT_wr_dcm_master_translator.avalon_universal_master_0} {DUT_wr_dcm_master_agent.av} {avalon};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux_001.src} {DUT_wr_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/DUT_wr_dcm_master_agent.rp} {qsys_mm.response};add_connection {DUT_txs_agent.m0} {DUT_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {DUT_txs_agent.rf_source} {DUT_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {DUT_txs_agent_rsp_fifo.out} {DUT_txs_agent.rf_sink} {avalon_streaming};add_connection {DUT_txs_agent.rdata_fifo_src} {DUT_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_rd_dcm_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {DUT_rd_dcm_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DUT_wr_dcm_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DUT_wr_dcm_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {DUT_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/DUT_txs_agent.cp} {qsys_mm.command};add_connection {DUT_txs_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {DUT_txs_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_rd_dcm_master_translator.reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_wr_dcm_master_translator.reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_txs_translator.reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_rd_dcm_master_agent.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_wr_dcm_master_agent.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_txs_agent.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {DUT_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dcm_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dcm_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dcm_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_wr_dcm_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rd_dcm_master_translator_reset_reset_bridge.clk} {clock};add_interface {DUT_rd_dcm_master} {avalon} {slave};set_interface_property {DUT_rd_dcm_master} {EXPORT_OF} {DUT_rd_dcm_master_translator.avalon_anti_master_0};add_interface {DUT_wr_dcm_master} {avalon} {slave};set_interface_property {DUT_wr_dcm_master} {EXPORT_OF} {DUT_wr_dcm_master_translator.avalon_anti_master_0};add_interface {DUT_txs} {avalon} {master};set_interface_property {DUT_txs} {EXPORT_OF} {DUT_txs_translator.avalon_anti_slave_0};add_interface {DUT_rd_dcm_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {DUT_rd_dcm_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {DUT_rd_dcm_master_translator_reset_reset_bridge.in_reset};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};set_module_assignment {interconnect_id.DUT.rd_dcm_master} {0};set_module_assignment {interconnect_id.DUT.txs} {0};set_module_assignment {interconnect_id.DUT.wr_dcm_master} {1};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.1</version>
        <name>mm_interconnect_1</name>
        <uniqueName>top_hw_altera_mm_interconnect_191_3pabmzq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_rd_dcm_master</end>
            <start>DUT/rd_dcm_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_wr_dcm_master</end>
            <start>DUT/wr_dcm_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>DUT/txs</end>
            <start>mm_interconnect_1/DUT_txs</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_rd_dcm_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.mm_interconnect_1</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">DUT_coreclkout_hip_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.1</version>
            <name>DUT_coreclkout_hip_clock_bridge</name>
            <uniqueName>top_hw_altera_clock_bridge_191_plxmgly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dcm_master_agent.clk</name>
                <end>DUT_rd_dcm_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dcm_master_translator.clk</name>
                <end>DUT_rd_dcm_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dcm_master_translator_reset_reset_bridge.clk</name>
                <end>DUT_rd_dcm_master_translator_reset_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent.clk</name>
                <end>DUT_txs_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent_rsp_fifo.clk</name>
                <end>DUT_txs_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_translator.clk</name>
                <end>DUT_txs_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dcm_master_agent.clk</name>
                <end>DUT_wr_dcm_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dcm_master_translator.clk</name>
                <end>DUT_wr_dcm_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_coreclkout_hip_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rd_dcm_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000010000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>DUT_rd_dcm_master_agent</name>
            <uniqueName>top_hw_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dcm_master_agent.clk</name>
                <end>DUT_rd_dcm_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_rd_dcm_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av</name>
                <end>DUT_rd_dcm_master_agent/av</end>
                <start>DUT_rd_dcm_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_rd_dcm_master_agent.clk_reset</name>
                <end>DUT_rd_dcm_master_agent/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux.src/DUT_rd_dcm_master_agent.rp</name>
                <end>DUT_rd_dcm_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_rd_dcm_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rd_dcm_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.1</version>
            <name>DUT_rd_dcm_master_translator</name>
            <uniqueName>top_hw_altera_merlin_master_translator_191_g7h47bq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dcm_master_translator.clk</name>
                <end>DUT_rd_dcm_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator.avalon_universal_master_0/DUT_rd_dcm_master_agent.av</name>
                <end>DUT_rd_dcm_master_agent/av</end>
                <start>DUT_rd_dcm_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_rd_dcm_master_translator.reset</name>
                <end>DUT_rd_dcm_master_translator/reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_rd_dcm_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rd_dcm_master_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.1</version>
            <name>DUT_rd_dcm_master_translator_reset_reset_bridge</name>
            <uniqueName>top_hw_altera_reset_bridge_191_rkg32ma</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rd_dcm_master_translator_reset_reset_bridge.clk</name>
                <end>DUT_rd_dcm_master_translator_reset_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_rd_dcm_master_agent.clk_reset</name>
                <end>DUT_rd_dcm_master_agent/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_rd_dcm_master_translator.reset</name>
                <end>DUT_rd_dcm_master_translator/reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_txs_agent.clk_reset</name>
                <end>DUT_txs_agent/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_txs_agent_rsp_fifo.clk_reset</name>
                <end>DUT_txs_agent_rsp_fifo/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_txs_translator.reset</name>
                <end>DUT_txs_translator/reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_wr_dcm_master_agent.clk_reset</name>
                <end>DUT_wr_dcm_master_agent/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_wr_dcm_master_translator.reset</name>
                <end>DUT_wr_dcm_master_translator/reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_rd_dcm_master_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_txs_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>DUT_txs_agent</name>
            <uniqueName>top_hw_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent.clk</name>
                <end>DUT_txs_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_txs_agent.clk_reset</name>
                <end>DUT_txs_agent/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0</name>
                <end>DUT_txs_translator/avalon_universal_slave_0</end>
                <start>DUT_txs_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_txs_agent.rdata_fifo_src/DUT_txs_agent.rdata_fifo_sink</name>
                <end>DUT_txs_agent/rdata_fifo_sink</end>
                <start>DUT_txs_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_txs_agent.rf_source/DUT_txs_agent_rsp_fifo.in</name>
                <end>DUT_txs_agent_rsp_fifo/in</end>
                <start>DUT_txs_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_txs_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>DUT_txs_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_txs_agent_rsp_fifo.out/DUT_txs_agent.rf_sink</name>
                <end>DUT_txs_agent/rf_sink</end>
                <start>DUT_txs_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline.source0/DUT_txs_agent.cp</name>
                <end>DUT_txs_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_txs_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_txs_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>DUT_txs_agent_rsp_fifo</name>
            <uniqueName>top_hw_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent_rsp_fifo.clk</name>
                <end>DUT_txs_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_txs_agent_rsp_fifo.clk_reset</name>
                <end>DUT_txs_agent_rsp_fifo/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_txs_agent.rf_source/DUT_txs_agent_rsp_fifo.in</name>
                <end>DUT_txs_agent_rsp_fifo/in</end>
                <start>DUT_txs_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_txs_agent_rsp_fifo.out/DUT_txs_agent.rf_sink</name>
                <end>DUT_txs_agent/rf_sink</end>
                <start>DUT_txs_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_txs_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_txs_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>DUT_txs_translator</name>
            <uniqueName>top_hw_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_translator.clk</name>
                <end>DUT_txs_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_txs_translator.reset</name>
                <end>DUT_txs_translator/reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0</name>
                <end>DUT_txs_translator/avalon_universal_slave_0</end>
                <start>DUT_txs_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_txs_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_wr_dcm_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000010000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>DUT_wr_dcm_master_agent</name>
            <uniqueName>top_hw_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dcm_master_agent.clk</name>
                <end>DUT_wr_dcm_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_wr_dcm_master_agent.clk_reset</name>
                <end>DUT_wr_dcm_master_agent/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dcm_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>DUT_wr_dcm_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av</name>
                <end>DUT_wr_dcm_master_agent/av</end>
                <start>DUT_wr_dcm_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux_001.src/DUT_wr_dcm_master_agent.rp</name>
                <end>DUT_wr_dcm_master_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_wr_dcm_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_wr_dcm_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.1</version>
            <name>DUT_wr_dcm_master_translator</name>
            <uniqueName>top_hw_altera_merlin_master_translator_191_g7h47bq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_wr_dcm_master_translator.clk</name>
                <end>DUT_wr_dcm_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/DUT_wr_dcm_master_translator.reset</name>
                <end>DUT_wr_dcm_master_translator/reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>DUT_wr_dcm_master_translator.avalon_universal_master_0/DUT_wr_dcm_master_agent.av</name>
                <end>DUT_wr_dcm_master_agent/av</end>
                <start>DUT_wr_dcm_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.DUT_wr_dcm_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline.source0/DUT_txs_agent.cp</name>
                <end>DUT_txs_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.agent_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_txs_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>DUT_txs_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_001.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.agent_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>cmd_demux</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_r6ta55q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_r6ta55q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_001.src0/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_kmkxadi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.mux_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux_001.src0/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.mux_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_002.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src0/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.mux_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_003.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src1/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.mux_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x10000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x10000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router</name>
            <uniqueName>top_hw_altera_merlin_router_191_ghvit4y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_rd_dcm_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x10000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x10000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_001</name>
            <uniqueName>top_hw_altera_merlin_router_191_ghvit4y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>DUT_wr_dcm_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>DUT_wr_dcm_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_002</name>
            <uniqueName>top_hw_altera_merlin_router_191_allu66q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_001.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux</name>
            <uniqueName>top_hw_altera_merlin_demultiplexer_191_uowkhiq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src0/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src1/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>rsp_mux</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_vxddwui</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_002.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux.src/DUT_rd_dcm_master_agent.rp</name>
                <end>DUT_rd_dcm_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(142) domain(141:140) snoop(139:136) barrier(135:134) ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>top_hw_altera_merlin_multiplexer_191_vxddwui</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>DUT_rd_dcm_master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>DUT_rd_dcm_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_003.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux_001.src/DUT_wr_dcm_master_agent.rp</name>
                <end>DUT_wr_dcm_master_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>top_hw.mm_interconnect_1.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">onchip_memory2_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>top_hw_onchip_memory2_0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk2&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk2&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset2&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset2&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req2&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;11&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s2&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address2&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;11&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect2&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken2&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write2&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata2&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata2&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable2&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;65536&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;
        &lt;version&gt;18.0&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x10000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s2&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s2&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s2' start='0x0' end='0x10000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value></value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_40_ROUTING 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 IS_UDM_BASED 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PARTIALLY_GOOD_DIE 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 0 QPA_USES_PAN2 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 0 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 0 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 1 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;top_onchip_memory2_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_onchip_memory2_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_onchip_memory2_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_onchip_memory2_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_onchip_memory2_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;top_onchip_memory2_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;top_onchip_memory2_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/top_hw/top_onchip_memory2_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;""&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;top_onchip_memory2_0_onchip_memory2_0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;65536&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;256&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;top_onchip_memory2_0_onchip_memory2_0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>onchip_memory2_0</name>
        <uniqueName>top_onchip_memory2_0</uniqueName>
        <fixedName>top_onchip_memory2_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>250000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>onchip_memory2_0/clk1</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>250000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>onchip_memory2_0/clk2</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>onchip_memory2_0/s1</end>
            <start>mm_interconnect_0/onchip_memory2_0_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>onchip_memory2_0/s2</end>
            <start>mm_interconnect_0/onchip_memory2_0_s2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>onchip_memory2_0/reset1</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>onchip_memory2_0/reset2</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.onchip_memory2_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_controller/reset_in0</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_controller/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>onchip_memory2_0/reset1</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>onchip_memory2_0/reset2</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.1</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_controller_001/clk</end>
            <start>emif_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_controller_001/reset_in0</end>
            <start>emif_0/emif_usr_reset_n</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_0/emif_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_translator</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ACTIVE_LOW_RESET</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_INPUT_ENABLE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNCHRONOUS_EDGES</name>
            <value>deassert</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_translator</className>
        <version>19.1</version>
        <name>rst_translator</name>
        <uniqueName>top_hw_altera_reset_translator_191_dbdiwua</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_translator/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_0/onchip_memory2_0_reset2_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_1/DUT_rd_dcm_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>top_hw.rst_translator</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>