#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Mar 10 02:15:45 2022
# Process ID: 28327
# Current directory: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1
# Command line: vivado -log bd_e207_phy_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_e207_phy_0.tcl
# Log file: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/bd_e207_phy_0.vds
# Journal file: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_e207_phy_0.tcl -notrace
Command: synth_design -top bd_e207_phy_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28964
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_ppm_fifo with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:3713]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5265]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5266]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5267]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5268]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5269]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5270]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5271]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_calib_cntrl with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:5272]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_tx_rst_logic with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:10872]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_rst_logic with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:11386]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_tx_support_rst_logic with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:12121]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_support_rst_logic with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:12496]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_data_lane with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:14933]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_data_lane with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:14934]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_fab_top with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:27453]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_fab_top with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:27454]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_fab_top with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:27455]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_3_2_rx_fab_top with formal parameter declaration list [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/b324/hdl/mipi_dphy_v4_3_vl_rfs.sv:27489]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2667.578 ; gain = 40.844 ; free physical = 141 ; free virtual = 474
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0.v:91]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_core' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_core.v:93]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_c1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_c1.v:100]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_support' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:103]
WARNING: [Synth 8-7071] port 'lane0_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'lane1_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'lane2_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'lane3_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'lane4_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'lane5_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'lane6_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'lane7_tap' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'tap_val_dyn_out' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'alt_skew_calb' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'init_periodic_skew_calb' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_valid_l2' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_rd_data_l2' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_addr_l2' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_wr_data_l2' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_wr_en_l2' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l2' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'calib_status_l2' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_valid_l3' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_rd_data_l3' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_addr_l3' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_wr_data_l3' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_wr_en_l3' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l3' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7071] port 'calib_status_l3' of module 'mipi_dphy_v4_3_2_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
WARNING: [Synth 8-7023] instance 'dphy_rx_fab_top' of module 'mipi_dphy_v4_3_2_rx_fab_top' has 320 connections declared, but only 295 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:706]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_hssio_rx' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/synth/bd_e207_phy_0_hssio_rx.v:82]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_1.v:51]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_hssio_rx_hssio_wiz_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx_hssio_wiz_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_hssio_rx_mipi_iobuf_rx' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/hdl/bd_e207_phy_0_hssio_rx_mipi_iobuf_rx.v:49]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_DPHY' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_DPHY' (10#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_hssio_rx_mipi_iobuf_rx' (11#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/hdl/bd_e207_phy_0_hssio_rx_mipi_iobuf_rx.v:49]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_bs_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:16988]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_tx_bs' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:14387]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_tx_bs' (12#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:14387]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_tx_bs_tri' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:9956]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_tx_bs_tri' (13#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:9956]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_rx_bs' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:10363]
INFO: [Synth 8-6157] synthesizing module 'RX_BITSLICE' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100807]
INFO: [Synth 8-6155] done synthesizing module 'RX_BITSLICE' (14#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100807]
INFO: [Synth 8-6157] synthesizing module 'RX_BITSLICE__parameterized0' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100807]
INFO: [Synth 8-6155] done synthesizing module 'RX_BITSLICE__parameterized0' (14#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100807]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_rx_bs' (15#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:10363]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_rxtx_bs' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:5372]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_rxtx_bs' (16#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:5372]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_bs_top' (17#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:16988]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_bs_ctrl_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1624]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (18#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100607]
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (19#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100607]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_bs_ctrl_top' (20#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1624]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_clk_rst_top' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1409]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_clk_scheme' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:975]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84696]
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (21#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84696]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (22#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_clk_scheme' (23#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:975]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_rst_scheme' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:332]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_1_sync_cell' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:50]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_sync_cell' (24#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:50]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_rst_scheme' (25#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:332]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_1_clk_rst_top' (26#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ipshared/00e5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1409]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_hssio_rx_hssio_wiz_top' (27#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx_hssio_wiz_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_1' (28#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_hssio_rx' (29#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/synth/bd_e207_phy_0_hssio_rx.v:82]
WARNING: [Synth 8-7071] port 'pll0_clkout0' of module 'bd_e207_phy_0_hssio_rx' is unconnected for instance 'bd_e207_phy_0_rx_hssio_i' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:1180]
WARNING: [Synth 8-7023] instance 'bd_e207_phy_0_rx_hssio_i' of module 'bd_e207_phy_0_hssio_rx' has 46 connections declared, but only 45 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:1180]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (30#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0_clock_module' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_clock_module.v:88]
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 912 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: double 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.772000 - type: double 
	Parameter EN_DPHY_IO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_clock_module' (31#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_clock_module.v:88]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_support' (32#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/support/bd_e207_phy_0_support.v:103]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_c1' (33#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_c1.v:100]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0_core' (34#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_core.v:93]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0' (35#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0.v:91]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2773.359 ; gain = 146.625 ; free physical = 5032 ; free virtual = 6041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2788.203 ; gain = 161.469 ; free physical = 5014 ; free virtual = 6047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2788.203 ; gain = 161.469 ; free physical = 5014 ; free virtual = 6047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2802.141 ; gain = 0.000 ; free physical = 4836 ; free virtual = 5881
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx.xdc] for cell 'inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx.xdc] for cell 'inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_e207_phy_0_hssio_rx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_e207_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_e207_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_e207_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_e207_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_e207_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_e207_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_e207_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_e207_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.953 ; gain = 0.000 ; free physical = 3961 ; free virtual = 5460
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2957.953 ; gain = 0.000 ; free physical = 3958 ; free virtual = 5457
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2957.953 ; gain = 331.219 ; free physical = 3628 ; free virtual = 5274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2957.953 ; gain = 331.219 ; free physical = 3625 ; free virtual = 5271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/bd_e207_phy_0_rx_support_i/\slave_rx.bd_e207_phy_0_rx_hssio_i /inst. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/dont_touch.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/bd_e207_phy_0_rx_support_i/\slave_rx.bd_e207_phy_0_rx_hssio_i . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2957.953 ; gain = 331.219 ; free physical = 3604 ; free virtual = 5250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_2_rx_rst_logic'
INFO: [Synth 8-802] inferred FSM for state register 'dl_rx_state_reg' in module 'mipi_dphy_v4_3_2_csi_rx_data_lane_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' in module 'mipi_dphy_v4_3_2_rx_data_lane'
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_2_rx_support_rst_logic'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_RIU_NOT_FROM_PLL.hssio_state_reg' in module 'high_speed_selectio_wiz_v3_6_1_rst_scheme'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
      RELEASE_MMCM_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              101
         WAIT_FOR_ENABLE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_2_rx_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DL_RX_BEGIN |                             0000 |                             0000
        DL_WO_INIT_LP_11 |                             0001 |                             0001
                  iSTATE |                             0010 |                             1111
*
         DL_RX_INIT_DONE |                             0011 |                             0010
              DL_RX_STOP |                             0100 |                             0011
           DL_RX_HS_RQST |                             0101 |                             0100
           DL_RX_HS_TERM |                             0110 |                             0101
           DL_RX_HS_SYNC |                             0111 |                             0110
            DL_RX_HS_RUN |                             1000 |                             0111
          DL_RX_HS_ABORT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dl_rx_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_2_csi_rx_data_lane_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DL_START |                               00 |                               00
                 DL_STOP |                               01 |                               01
               DL_ACTIVE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_2_rx_data_lane'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
       RELEASE_PHY_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              100
              CHECK_SRST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_2_rx_support_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
       ASSERT_ALL_RESETS |                        000000001 |                        000000001
      DEASSERT_PLL_RESET |                        000000010 |                        000000010
       WAIT_FOR_PLL_LOCK |                        000000100 |                        000000100
      DEASSERT_BS_RESETS |                        000001000 |                        000001000
  ASSERT_PLL_CLKOUTPHYEN |                        000010000 |                        000010000
    WAIT_FOR_BSC_DLY_RDY |                        000100000 |                        000100000
       ASSERT_BSC_EN_VTC |                        001000000 |                        001000000
    WAIT_FOR_BSC_VTC_RDY |                        010000000 |                        010000000
          RESET_SEQ_DONE |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'GEN_RIU_NOT_FROM_PLL.hssio_state_reg' in module 'high_speed_selectio_wiz_v3_6_1_rst_scheme'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2957.953 ; gain = 331.219 ; free physical = 2178 ; free virtual = 4058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 434   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 9     
	  18 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	  10 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 145   
	   5 Input    1 Bit        Muxes := 68    
	   9 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 36    
	   3 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 2957.953 ; gain = 331.219 ; free physical = 838 ; free virtual = 2350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 3286.453 ; gain = 659.719 ; free physical = 3987 ; free virtual = 5468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 3321.477 ; gain = 694.742 ; free physical = 3895 ; free virtual = 5420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 4315 ; free virtual = 5869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 5393 ; free virtual = 7030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 5392 ; free virtual = 7029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 5338 ; free virtual = 7054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 5349 ; free virtual = 7066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 5392 ; free virtual = 7109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 5405 ; free virtual = 7122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BITSLICE_CONTROL |     1|
|2     |BUFG             |     1|
|3     |BUFGCE           |     2|
|4     |CARRY8           |    14|
|5     |LUT1             |   395|
|6     |LUT2             |    68|
|7     |LUT3             |    57|
|8     |LUT4             |    59|
|9     |LUT5             |   121|
|10    |LUT6             |   265|
|11    |MUXF7            |     1|
|12    |PLLE4_ADV        |     1|
|13    |RX_BITSLICE      |     3|
|15    |FDCE             |    39|
|16    |FDPE             |    11|
|17    |FDRE             |   688|
|18    |FDSE             |    57|
|19    |IBUFDS_DPHY      |     3|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3337.492 ; gain = 710.758 ; free physical = 5411 ; free virtual = 7128
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 3337.492 ; gain = 541.008 ; free physical = 5554 ; free virtual = 7271
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 3337.500 ; gain = 710.758 ; free physical = 5555 ; free virtual = 7273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3337.500 ; gain = 0.000 ; free physical = 5879 ; free virtual = 7597
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.289 ; gain = 0.000 ; free physical = 6778 ; free virtual = 8558
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 3 instances

Synth Design complete, checksum: 161cd2ac
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 3392.289 ; gain = 889.555 ; free physical = 6895 ; free virtual = 8677
INFO: [Common 17-1381] The checkpoint '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/bd_e207_phy_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_e207_phy_0, cache-ID = 0512b3e1171144a3
INFO: [Coretcl 2-1174] Renamed 46 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/bd_e207_phy_0_synth_1/bd_e207_phy_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_e207_phy_0_utilization_synth.rpt -pb bd_e207_phy_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 02:17:18 2022...
