{"sha": "a9a88a0a55e131172960fe56013965a7ab4eaf96", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTlhODhhMGE1NWUxMzExNzI5NjBmZTU2MDEzOTY1YTdhYjRlYWY5Ng==", "commit": {"author": {"name": "Srinath Parvathaneni", "email": "srinath.parvathaneni@arm.com", "date": "2020-10-06T13:58:13Z"}, "committer": {"name": "Srinath Parvathaneni", "email": "srinath.parvathaneni@arm.com", "date": "2020-10-06T13:58:26Z"}, "message": "[PATCH][GCC] arm: Move iterators from mve.md to iterators.md to maintain consistency.\n\nTo maintain consistency with other Arm Architectures backend, iterators and iterator attributes are moved\nfrom mve.md file to iterators.md. Also move enumerators for MVE unspecs from mve.md file to unspecs.md file.\n\ngcc/ChangeLog:\n\n2020-10-06  Srinath Parvathaneni  <srinath.parvathaneni@arm.com>\n\n\t* config/arm/iterators.md (MVE_types): Move mode iterator from mve.md to\n\titerators.md.\n\t(MVE_VLD_ST): Likewise.\n\t(MVE_0): Likewise.\n\t(MVE_1): Likewise.\n\t(MVE_3): Likewise.\n\t(MVE_2): Likewise.\n\t(MVE_5): Likewise.\n\t(MVE_6): Likewise.\n\t(MVE_CNVT): Move mode attribute iterator from mve.md to iterators.md.\n\t(MVE_LANES): Likewise.\n\t(MVE_constraint): Likewise.\n\t(MVE_constraint1): Likewise.\n\t(MVE_constraint2): Likewise.\n\t(MVE_constraint3): Likewise.\n\t(MVE_pred): Likewise.\n\t(MVE_pred1): Likewise.\n\t(MVE_pred2): Likewise.\n\t(MVE_pred3): Likewise.\n\t(MVE_B_ELEM): Likewise.\n\t(MVE_H_ELEM): Likewise.\n\t(V_sz_elem1): Likewise.\n\t(V_extr_elem): Likewise.\n\t(earlyclobber_32): Likewise.\n\t(supf): Move int attribute from mve.md to iterators.md.\n\t(mode1): Likewise.\n\t(VCVTQ_TO_F): Move int iterator from mve.md to iterators.md.\n\t(VMVNQ_N): Likewise.\n\t(VREV64Q): Likewise.\n\t(VCVTQ_FROM_F): Likewise.\n\t(VREV16Q): Likewise.\n\t(VCVTAQ): Likewise.\n\t(VMVNQ): Likewise.\n\t(VDUPQ_N): Likewise.\n\t(VCLZQ): Likewise.\n\t(VADDVQ): Likewise.\n\t(VREV32Q): Likewise.\n\t(VMOVLBQ): Likewise.\n\t(VMOVLTQ): Likewise.\n\t(VCVTPQ): Likewise.\n\t(VCVTNQ): Likewise.\n\t(VCVTMQ): Likewise.\n\t(VADDLVQ): Likewise.\n\t(VCTPQ): Likewise.\n\t(VCTPQ_M): Likewise.\n\t(VCVTQ_N_TO_F): Likewise.\n\t(VCREATEQ): Likewise.\n\t(VSHRQ_N): Likewise.\n\t(VCVTQ_N_FROM_F): Likewise.\n\t(VADDLVQ_P): Likewise.\n\t(VCMPNEQ): Likewise.\n\t(VSHLQ): Likewise.\n\t(VABDQ): Likewise.\n\t(VADDQ_N): Likewise.\n\t(VADDVAQ): Likewise.\n\t(VADDVQ_P): Likewise.\n\t(VANDQ): Likewise.\n\t(VBICQ): Likewise.\n\t(VBRSRQ_N): Likewise.\n\t(VCADDQ_ROT270): Likewise.\n\t(VCADDQ_ROT90): Likewise.\n\t(VCMPEQQ): Likewise.\n\t(VCMPEQQ_N): Likewise.\n\t(VCMPNEQ_N): Likewise.\n\t(VEORQ): Likewise.\n\t(VHADDQ): Likewise.\n\t(VHADDQ_N): Likewise.\n\t(VHSUBQ): Likewise.\n\t(VHSUBQ_N): Likewise.\n\t(VMAXQ): Likewise.\n\t(VMAXVQ): Likewise.\n\t(VMINQ): Likewise.\n\t(VMINVQ): Likewise.\n\t(VMLADAVQ): Likewise.\n\t(VMULHQ): Likewise.\n\t(VMULLBQ_INT): Likewise.\n\t(VMULLTQ_INT): Likewise.\n\t(VMULQ): Likewise.\n\t(VMULQ_N): Likewise.\n\t(VORNQ): Likewise.\n\t(VORRQ): Likewise.\n\t(VQADDQ): Likewise.\n\t(VQADDQ_N): Likewise.\n\t(VQRSHLQ): Likewise.\n\t(VQRSHLQ_N): Likewise.\n\t(VQSHLQ): Likewise.\n\t(VQSHLQ_N): Likewise.\n\t(VQSHLQ_R): Likewise.\n\t(VQSUBQ): Likewise.\n\t(VQSUBQ_N): Likewise.\n\t(VRHADDQ): Likewise.\n\t(VRMULHQ): Likewise.\n\t(VRSHLQ): Likewise.\n\t(VRSHLQ_N): Likewise.\n\t(VRSHRQ_N): Likewise.\n\t(VSHLQ_N): Likewise.\n\t(VSHLQ_R): Likewise.\n\t(VSUBQ): Likewise.\n\t(VSUBQ_N): Likewise.\n\t(VADDLVAQ): Likewise.\n\t(VBICQ_N): Likewise.\n\t(VMLALDAVQ): Likewise.\n\t(VMLALDAVXQ): Likewise.\n\t(VMOVNBQ): Likewise.\n\t(VMOVNTQ): Likewise.\n\t(VORRQ_N): Likewise.\n\t(VQMOVNBQ): Likewise.\n\t(VQMOVNTQ): Likewise.\n\t(VSHLLBQ_N): Likewise.\n\t(VSHLLTQ_N): Likewise.\n\t(VRMLALDAVHQ): Likewise.\n\t(VBICQ_M_N): Likewise.\n\t(VCVTAQ_M): Likewise.\n\t(VCVTQ_M_TO_F): Likewise.\n\t(VQRSHRNBQ_N): Likewise.\n\t(VABAVQ): Likewise.\n\t(VSHLCQ): Likewise.\n\t(VRMLALDAVHAQ): Likewise.\n\t(VADDVAQ_P): Likewise.\n\t(VCLZQ_M): Likewise.\n\t(VCMPEQQ_M_N): Likewise.\n\t(VCMPEQQ_M): Likewise.\n\t(VCMPNEQ_M_N): Likewise.\n\t(VCMPNEQ_M): Likewise.\n\t(VDUPQ_M_N): Likewise.\n\t(VMAXVQ_P): Likewise.\n\t(VMINVQ_P): Likewise.\n\t(VMLADAVAQ): Likewise.\n\t(VMLADAVQ_P): Likewise.\n\t(VMLAQ_N): Likewise.\n\t(VMLASQ_N): Likewise.\n\t(VMVNQ_M): Likewise.\n\t(VPSELQ): Likewise.\n\t(VQDMLAHQ_N): Likewise.\n\t(VQRDMLAHQ_N): Likewise.\n\t(VQRDMLASHQ_N): Likewise.\n\t(VQRSHLQ_M_N): Likewise.\n\t(VQSHLQ_M_R): Likewise.\n\t(VREV64Q_M): Likewise.\n\t(VRSHLQ_M_N): Likewise.\n\t(VSHLQ_M_R): Likewise.\n\t(VSLIQ_N): Likewise.\n\t(VSRIQ_N): Likewise.\n\t(VMLALDAVQ_P): Likewise.\n\t(VQMOVNBQ_M): Likewise.\n\t(VMOVLTQ_M): Likewise.\n\t(VMOVNBQ_M): Likewise.\n\t(VRSHRNTQ_N): Likewise.\n\t(VORRQ_M_N): Likewise.\n\t(VREV32Q_M): Likewise.\n\t(VREV16Q_M): Likewise.\n\t(VQRSHRNTQ_N): Likewise.\n\t(VMOVNTQ_M): Likewise.\n\t(VMOVLBQ_M): Likewise.\n\t(VMLALDAVAQ): Likewise.\n\t(VQSHRNBQ_N): Likewise.\n\t(VSHRNBQ_N): Likewise.\n\t(VRSHRNBQ_N): Likewise.\n\t(VMLALDAVXQ_P): Likewise.\n\t(VQMOVNTQ_M): Likewise.\n\t(VMVNQ_M_N): Likewise.\n\t(VQSHRNTQ_N): Likewise.\n\t(VMLALDAVAXQ): Likewise.\n\t(VSHRNTQ_N): Likewise.\n\t(VCVTMQ_M): Likewise.\n\t(VCVTNQ_M): Likewise.\n\t(VCVTPQ_M): Likewise.\n\t(VCVTQ_M_N_FROM_F): Likewise.\n\t(VCVTQ_M_FROM_F): Likewise.\n\t(VRMLALDAVHQ_P): Likewise.\n\t(VADDLVAQ_P): Likewise.\n\t(VABAVQ_P): Likewise.\n\t(VSHLQ_M): Likewise.\n\t(VSRIQ_M_N): Likewise.\n\t(VSUBQ_M): Likewise.\n\t(VCVTQ_M_N_TO_F): Likewise.\n\t(VHSUBQ_M): Likewise.\n\t(VSLIQ_M_N): Likewise.\n\t(VRSHLQ_M): Likewise.\n\t(VMINQ_M): Likewise.\n\t(VMULLBQ_INT_M): Likewise.\n\t(VMULHQ_M): Likewise.\n\t(VMULQ_M): Likewise.\n\t(VHSUBQ_M_N): Likewise.\n\t(VHADDQ_M_N): Likewise.\n\t(VORRQ_M): Likewise.\n\t(VRMULHQ_M): Likewise.\n\t(VQADDQ_M): Likewise.\n\t(VRSHRQ_M_N): Likewise.\n\t(VQSUBQ_M_N): Likewise.\n\t(VADDQ_M): Likewise.\n\t(VORNQ_M): Likewise.\n\t(VRHADDQ_M): Likewise.\n\t(VQSHLQ_M): Likewise.\n\t(VANDQ_M): Likewise.\n\t(VBICQ_M): Likewise.\n\t(VSHLQ_M_N): Likewise.\n\t(VCADDQ_ROT270_M): Likewise.\n\t(VQRSHLQ_M): Likewise.\n\t(VQADDQ_M_N): Likewise.\n\t(VADDQ_M_N): Likewise.\n\t(VMAXQ_M): Likewise.\n\t(VQSUBQ_M): Likewise.\n\t(VMLASQ_M_N): Likewise.\n\t(VMLADAVAQ_P): Likewise.\n\t(VBRSRQ_M_N): Likewise.\n\t(VMULQ_M_N): Likewise.\n\t(VCADDQ_ROT90_M): Likewise.\n\t(VMULLTQ_INT_M): Likewise.\n\t(VEORQ_M): Likewise.\n\t(VSHRQ_M_N): Likewise.\n\t(VSUBQ_M_N): Likewise.\n\t(VHADDQ_M): Likewise.\n\t(VABDQ_M): Likewise.\n\t(VMLAQ_M_N): Likewise.\n\t(VQSHLQ_M_N): Likewise.\n\t(VMLALDAVAQ_P): Likewise.\n\t(VMLALDAVAXQ_P): Likewise.\n\t(VQRSHRNBQ_M_N): Likewise.\n\t(VQRSHRNTQ_M_N): Likewise.\n\t(VQSHRNBQ_M_N): Likewise.\n\t(VQSHRNTQ_M_N): Likewise.\n\t(VRSHRNBQ_M_N): Likewise.\n\t(VRSHRNTQ_M_N): Likewise.\n\t(VSHLLBQ_M_N): Likewise.\n\t(VSHLLTQ_M_N): Likewise.\n\t(VSHRNBQ_M_N): Likewise.\n\t(VSHRNTQ_M_N): Likewise.\n\t(VSTRWSBQ): Likewise.\n\t(VSTRBSOQ): Likewise.\n\t(VSTRBQ): Likewise.\n\t(VLDRBGOQ): Likewise.\n\t(VLDRBQ): Likewise.\n\t(VLDRWGBQ): Likewise.\n\t(VLD1Q): Likewise.\n\t(VLDRHGOQ): Likewise.\n\t(VLDRHGSOQ): Likewise.\n\t(VLDRHQ): Likewise.\n\t(VLDRWQ): Likewise.\n\t(VLDRDGBQ): Likewise.\n\t(VLDRDGOQ): Likewise.\n\t(VLDRDGSOQ): Likewise.\n\t(VLDRWGOQ): Likewise.\n\t(VLDRWGSOQ): Likewise.\n\t(VST1Q): Likewise.\n\t(VSTRHSOQ): Likewise.\n\t(VSTRHSSOQ): Likewise.\n\t(VSTRHQ): Likewise.\n\t(VSTRWQ): Likewise.\n\t(VSTRDSBQ): Likewise.\n\t(VSTRDSOQ): Likewise.\n\t(VSTRDSSOQ): Likewise.\n\t(VSTRWSOQ): Likewise.\n\t(VSTRWSSOQ): Likewise.\n\t(VSTRWSBWBQ): Likewise.\n\t(VLDRWGBWBQ): Likewise.\n\t(VSTRDSBWBQ): Likewise.\n\t(VLDRDGBWBQ): Likewise.\n\t(VADCIQ): Likewise.\n\t(VADCIQ_M): Likewise.\n\t(VSBCQ): Likewise.\n\t(VSBCQ_M): Likewise.\n\t(VSBCIQ): Likewise.\n\t(VSBCIQ_M): Likewise.\n\t(VADCQ): Likewise.\n\t(VADCQ_M): Likewise.\n\t(UQRSHLLQ): Likewise.\n\t(SQRSHRLQ): Likewise.\n\t(VSHLCQ_M): Likewise.\n\t* config/arm/mve.md (MVE_types): Move mode iterator to iterators.md from mve.md.\n\t(MVE_VLD_ST): Likewise.\n\t(MVE_0): Likewise.\n\t(MVE_1): Likewise.\n\t(MVE_3): Likewise.\n\t(MVE_2): Likewise.\n\t(MVE_5): Likewise.\n\t(MVE_6): Likewise.\n\t(MVE_CNVT): Move mode attribute iterator to iterators.md from mve.md.\n\t(MVE_LANES): Likewise.\n\t(MVE_constraint): Likewise.\n\t(MVE_constraint1): Likewise.\n\t(MVE_constraint2): Likewise.\n\t(MVE_constraint3): Likewise.\n\t(MVE_pred): Likewise.\n\t(MVE_pred1): Likewise.\n\t(MVE_pred2): Likewise.\n\t(MVE_pred3): Likewise.\n\t(MVE_B_ELEM): Likewise.\n\t(MVE_H_ELEM): Likewise.\n\t(V_sz_elem1): Likewise.\n\t(V_extr_elem): Likewise.\n\t(earlyclobber_32): Likewise.\n\t(supf): Move int attribute to iterators.md from mve.md.\n\t(mode1): Likewise.\n\t(VCVTQ_TO_F): Move int iterator to iterators.md from mve.md.\n\t(VMVNQ_N): Likewise.\n\t(VREV64Q): Likewise.\n\t(VCVTQ_FROM_F): Likewise.\n\t(VREV16Q): Likewise.\n\t(VCVTAQ): Likewise.\n\t(VMVNQ): Likewise.\n\t(VDUPQ_N): Likewise.\n\t(VCLZQ): Likewise.\n\t(VADDVQ): Likewise.\n\t(VREV32Q): Likewise.\n\t(VMOVLBQ): Likewise.\n\t(VMOVLTQ): Likewise.\n\t(VCVTPQ): Likewise.\n\t(VCVTNQ): Likewise.\n\t(VCVTMQ): Likewise.\n\t(VADDLVQ): Likewise.\n\t(VCTPQ): Likewise.\n\t(VCTPQ_M): Likewise.\n\t(VCVTQ_N_TO_F): Likewise.\n\t(VCREATEQ): Likewise.\n\t(VSHRQ_N): Likewise.\n\t(VCVTQ_N_FROM_F): Likewise.\n\t(VADDLVQ_P): Likewise.\n\t(VCMPNEQ): Likewise.\n\t(VSHLQ): Likewise.\n\t(VABDQ): Likewise.\n\t(VADDQ_N): Likewise.\n\t(VADDVAQ): Likewise.\n\t(VADDVQ_P): Likewise.\n\t(VANDQ): Likewise.\n\t(VBICQ): Likewise.\n\t(VBRSRQ_N): Likewise.\n\t(VCADDQ_ROT270): Likewise.\n\t(VCADDQ_ROT90): Likewise.\n\t(VCMPEQQ): Likewise.\n\t(VCMPEQQ_N): Likewise.\n\t(VCMPNEQ_N): Likewise.\n\t(VEORQ): Likewise.\n\t(VHADDQ): Likewise.\n\t(VHADDQ_N): Likewise.\n\t(VHSUBQ): Likewise.\n\t(VHSUBQ_N): Likewise.\n\t(VMAXQ): Likewise.\n\t(VMAXVQ): Likewise.\n\t(VMINQ): Likewise.\n\t(VMINVQ): Likewise.\n\t(VMLADAVQ): Likewise.\n\t(VMULHQ): Likewise.\n\t(VMULLBQ_INT): Likewise.\n\t(VMULLTQ_INT): Likewise.\n\t(VMULQ): Likewise.\n\t(VMULQ_N): Likewise.\n\t(VORNQ): Likewise.\n\t(VORRQ): Likewise.\n\t(VQADDQ): Likewise.\n\t(VQADDQ_N): Likewise.\n\t(VQRSHLQ): Likewise.\n\t(VQRSHLQ_N): Likewise.\n\t(VQSHLQ): Likewise.\n\t(VQSHLQ_N): Likewise.\n\t(VQSHLQ_R): Likewise.\n\t(VQSUBQ): Likewise.\n\t(VQSUBQ_N): Likewise.\n\t(VRHADDQ): Likewise.\n\t(VRMULHQ): Likewise.\n\t(VRSHLQ): Likewise.\n\t(VRSHLQ_N): Likewise.\n\t(VRSHRQ_N): Likewise.\n\t(VSHLQ_N): Likewise.\n\t(VSHLQ_R): Likewise.\n\t(VSUBQ): Likewise.\n\t(VSUBQ_N): Likewise.\n\t(VADDLVAQ): Likewise.\n\t(VBICQ_N): Likewise.\n\t(VMLALDAVQ): Likewise.\n\t(VMLALDAVXQ): Likewise.\n\t(VMOVNBQ): Likewise.\n\t(VMOVNTQ): Likewise.\n\t(VORRQ_N): Likewise.\n\t(VQMOVNBQ): Likewise.\n\t(VQMOVNTQ): Likewise.\n\t(VSHLLBQ_N): Likewise.\n\t(VSHLLTQ_N): Likewise.\n\t(VRMLALDAVHQ): Likewise.\n\t(VBICQ_M_N): Likewise.\n\t(VCVTAQ_M): Likewise.\n\t(VCVTQ_M_TO_F): Likewise.\n\t(VQRSHRNBQ_N): Likewise.\n\t(VABAVQ): Likewise.\n\t(VSHLCQ): Likewise.\n\t(VRMLALDAVHAQ): Likewise.\n\t(VADDVAQ_P): Likewise.\n\t(VCLZQ_M): Likewise.\n\t(VCMPEQQ_M_N): Likewise.\n\t(VCMPEQQ_M): Likewise.\n\t(VCMPNEQ_M_N): Likewise.\n\t(VCMPNEQ_M): Likewise.\n\t(VDUPQ_M_N): Likewise.\n\t(VMAXVQ_P): Likewise.\n\t(VMINVQ_P): Likewise.\n\t(VMLADAVAQ): Likewise.\n\t(VMLADAVQ_P): Likewise.\n\t(VMLAQ_N): Likewise.\n\t(VMLASQ_N): Likewise.\n\t(VMVNQ_M): Likewise.\n\t(VPSELQ): Likewise.\n\t(VQDMLAHQ_N): Likewise.\n\t(VQRDMLAHQ_N): Likewise.\n\t(VQRDMLASHQ_N): Likewise.\n\t(VQRSHLQ_M_N): Likewise.\n\t(VQSHLQ_M_R): Likewise.\n\t(VREV64Q_M): Likewise.\n\t(VRSHLQ_M_N): Likewise.\n\t(VSHLQ_M_R): Likewise.\n\t(VSLIQ_N): Likewise.\n\t(VSRIQ_N): Likewise.\n\t(VMLALDAVQ_P): Likewise.\n\t(VQMOVNBQ_M): Likewise.\n\t(VMOVLTQ_M): Likewise.\n\t(VMOVNBQ_M): Likewise.\n\t(VRSHRNTQ_N): Likewise.\n\t(VORRQ_M_N): Likewise.\n\t(VREV32Q_M): Likewise.\n\t(VREV16Q_M): Likewise.\n\t(VQRSHRNTQ_N): Likewise.\n\t(VMOVNTQ_M): Likewise.\n\t(VMOVLBQ_M): Likewise.\n\t(VMLALDAVAQ): Likewise.\n\t(VQSHRNBQ_N): Likewise.\n\t(VSHRNBQ_N): Likewise.\n\t(VRSHRNBQ_N): Likewise.\n\t(VMLALDAVXQ_P): Likewise.\n\t(VQMOVNTQ_M): Likewise.\n\t(VMVNQ_M_N): Likewise.\n\t(VQSHRNTQ_N): Likewise.\n\t(VMLALDAVAXQ): Likewise.\n\t(VSHRNTQ_N): Likewise.\n\t(VCVTMQ_M): Likewise.\n\t(VCVTNQ_M): Likewise.\n\t(VCVTPQ_M): Likewise.\n\t(VCVTQ_M_N_FROM_F): Likewise.\n\t(VCVTQ_M_FROM_F): Likewise.\n\t(VRMLALDAVHQ_P): Likewise.\n\t(VADDLVAQ_P): Likewise.\n\t(VABAVQ_P): Likewise.\n\t(VSHLQ_M): Likewise.\n\t(VSRIQ_M_N): Likewise.\n\t(VSUBQ_M): Likewise.\n\t(VCVTQ_M_N_TO_F): Likewise.\n\t(VHSUBQ_M): Likewise.\n\t(VSLIQ_M_N): Likewise.\n\t(VRSHLQ_M): Likewise.\n\t(VMINQ_M): Likewise.\n\t(VMULLBQ_INT_M): Likewise.\n\t(VMULHQ_M): Likewise.\n\t(VMULQ_M): Likewise.\n\t(VHSUBQ_M_N): Likewise.\n\t(VHADDQ_M_N): Likewise.\n\t(VORRQ_M): Likewise.\n\t(VRMULHQ_M): Likewise.\n\t(VQADDQ_M): Likewise.\n\t(VRSHRQ_M_N): Likewise.\n\t(VQSUBQ_M_N): Likewise.\n\t(VADDQ_M): Likewise.\n\t(VORNQ_M): Likewise.\n\t(VRHADDQ_M): Likewise.\n\t(VQSHLQ_M): Likewise.\n\t(VANDQ_M): Likewise.\n\t(VBICQ_M): Likewise.\n\t(VSHLQ_M_N): Likewise.\n\t(VCADDQ_ROT270_M): Likewise.\n\t(VQRSHLQ_M): Likewise.\n\t(VQADDQ_M_N): Likewise.\n\t(VADDQ_M_N): Likewise.\n\t(VMAXQ_M): Likewise.\n\t(VQSUBQ_M): Likewise.\n\t(VMLASQ_M_N): Likewise.\n\t(VMLADAVAQ_P): Likewise.\n\t(VBRSRQ_M_N): Likewise.\n\t(VMULQ_M_N): Likewise.\n\t(VCADDQ_ROT90_M): Likewise.\n\t(VMULLTQ_INT_M): Likewise.\n\t(VEORQ_M): Likewise.\n\t(VSHRQ_M_N): Likewise.\n\t(VSUBQ_M_N): Likewise.\n\t(VHADDQ_M): Likewise.\n\t(VABDQ_M): Likewise.\n\t(VMLAQ_M_N): Likewise.\n\t(VQSHLQ_M_N): Likewise.\n\t(VMLALDAVAQ_P): Likewise.\n\t(VMLALDAVAXQ_P): Likewise.\n\t(VQRSHRNBQ_M_N): Likewise.\n\t(VQRSHRNTQ_M_N): Likewise.\n\t(VQSHRNBQ_M_N): Likewise.\n\t(VQSHRNTQ_M_N): Likewise.\n\t(VRSHRNBQ_M_N): Likewise.\n\t(VRSHRNTQ_M_N): Likewise.\n\t(VSHLLBQ_M_N): Likewise.\n\t(VSHLLTQ_M_N): Likewise.\n\t(VSHRNBQ_M_N): Likewise.\n\t(VSHRNTQ_M_N): Likewise.\n\t(VSTRWSBQ): Likewise.\n\t(VSTRBSOQ): Likewise.\n\t(VSTRBQ): Likewise.\n\t(VLDRBGOQ): Likewise.\n\t(VLDRBQ): Likewise.\n\t(VLDRWGBQ): Likewise.\n\t(VLD1Q): Likewise.\n\t(VLDRHGOQ): Likewise.\n\t(VLDRHGSOQ): Likewise.\n\t(VLDRHQ): Likewise.\n\t(VLDRWQ): Likewise.\n\t(VLDRDGBQ): Likewise.\n\t(VLDRDGOQ): Likewise.\n\t(VLDRDGSOQ): Likewise.\n\t(VLDRWGOQ): Likewise.\n\t(VLDRWGSOQ): Likewise.\n\t(VST1Q): Likewise.\n\t(VSTRHSOQ): Likewise.\n\t(VSTRHSSOQ): Likewise.\n\t(VSTRHQ): Likewise.\n\t(VSTRWQ): Likewise.\n\t(VSTRDSBQ): Likewise.\n\t(VSTRDSOQ): Likewise.\n\t(VSTRDSSOQ): Likewise.\n\t(VSTRWSOQ): Likewise.\n\t(VSTRWSSOQ): Likewise.\n\t(VSTRWSBWBQ): Likewise.\n\t(VLDRWGBWBQ): Likewise.\n\t(VSTRDSBWBQ): Likewise.\n\t(VLDRDGBWBQ): Likewise.\n\t(VADCIQ): Likewise.\n\t(VADCIQ_M): Likewise.\n\t(VSBCQ): Likewise.\n\t(VSBCQ_M): Likewise.\n\t(VSBCIQ): Likewise.\n\t(VSBCIQ_M): Likewise.\n\t(VADCQ): Likewise.\n\t(VADCQ_M): Likewise.\n\t(UQRSHLLQ): Likewise.\n\t(SQRSHRLQ): Likewise.\n\t(VSHLCQ_M): Likewise.\n\t(define_c_enum \"unspec\"): Move MVE enumerator to unspecs.md from mve.md.\n\t* config/arm/unspecs.md (define_c_enum \"unspec\"): Move MVE enumerator from\n\tmve.md to unspecs.md.", "tree": {"sha": "22616dc308dea2ff466c5fc37bee9ac33b200533", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/22616dc308dea2ff466c5fc37bee9ac33b200533"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a9a88a0a55e131172960fe56013965a7ab4eaf96", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a9a88a0a55e131172960fe56013965a7ab4eaf96", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a9a88a0a55e131172960fe56013965a7ab4eaf96", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a9a88a0a55e131172960fe56013965a7ab4eaf96/comments", "author": {"login": "sripar01", "id": 115715849, "node_id": "U_kgDOBuWvCQ", "avatar_url": "https://avatars.githubusercontent.com/u/115715849?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sripar01", "html_url": "https://github.com/sripar01", "followers_url": "https://api.github.com/users/sripar01/followers", "following_url": "https://api.github.com/users/sripar01/following{/other_user}", "gists_url": "https://api.github.com/users/sripar01/gists{/gist_id}", "starred_url": "https://api.github.com/users/sripar01/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sripar01/subscriptions", "organizations_url": "https://api.github.com/users/sripar01/orgs", "repos_url": "https://api.github.com/users/sripar01/repos", "events_url": "https://api.github.com/users/sripar01/events{/privacy}", "received_events_url": "https://api.github.com/users/sripar01/received_events", "type": "User", "site_admin": false}, "committer": {"login": "sripar01", "id": 115715849, "node_id": "U_kgDOBuWvCQ", "avatar_url": "https://avatars.githubusercontent.com/u/115715849?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sripar01", "html_url": "https://github.com/sripar01", "followers_url": "https://api.github.com/users/sripar01/followers", "following_url": "https://api.github.com/users/sripar01/following{/other_user}", "gists_url": "https://api.github.com/users/sripar01/gists{/gist_id}", "starred_url": "https://api.github.com/users/sripar01/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sripar01/subscriptions", "organizations_url": "https://api.github.com/users/sripar01/orgs", "repos_url": "https://api.github.com/users/sripar01/repos", "events_url": "https://api.github.com/users/sripar01/events{/privacy}", "received_events_url": "https://api.github.com/users/sripar01/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "a30d4fc5199ba16cec39fd3f9cca878a9699cf4e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a30d4fc5199ba16cec39fd3f9cca878a9699cf4e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a30d4fc5199ba16cec39fd3f9cca878a9699cf4e"}], "stats": {"total": 1914, "additions": 1266, "deletions": 648}, "files": [{"sha": "7f8c235b7c4db87b8574b3e68751c70543374074", "filename": "gcc/config/arm/iterators.md", "status": "modified", "additions": 464, "deletions": 0, "changes": 464, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a9a88a0a55e131172960fe56013965a7ab4eaf96/gcc%2Fconfig%2Farm%2Fiterators.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a9a88a0a55e131172960fe56013965a7ab4eaf96/gcc%2Fconfig%2Farm%2Fiterators.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fiterators.md?ref=a9a88a0a55e131172960fe56013965a7ab4eaf96", "patch": "@@ -259,6 +259,16 @@\n (define_mode_iterator VBFCVT [V4BF V8BF])\n (define_mode_iterator VBFCVTM [V2SI SF])\n \n+;; MVE mode iterator.\n+(define_mode_iterator MVE_types [V16QI V8HI V4SI V2DI TI V8HF V4SF V2DF])\n+(define_mode_iterator MVE_VLD_ST [V16QI V8HI V4SI V8HF V4SF])\n+(define_mode_iterator MVE_0 [V8HF V4SF])\n+(define_mode_iterator MVE_1 [V16QI V8HI V4SI V2DI])\n+(define_mode_iterator MVE_3 [V16QI V8HI])\n+(define_mode_iterator MVE_2 [V16QI V8HI V4SI])\n+(define_mode_iterator MVE_5 [V8HI V4SI])\n+(define_mode_iterator MVE_6 [V8HI V4SI])\n+\n ;;----------------------------------------------------------------------------\n ;; Code iterators\n ;;----------------------------------------------------------------------------\n@@ -893,6 +903,35 @@\n (define_mode_attr cde_suffix [(SI \"\") (DI \"d\")])\n (define_mode_attr cde_dest [(SI \"%0\") (DI \"%0, %H0\")])\n \n+;;MVE mode attribute.\n+(define_mode_attr MVE_CNVT [(V8HI \"V8HF\") (V4SI \"V4SF\") (V8HF \"V8HI\")\n+\t\t\t    (V4SF \"V4SI\")])\n+(define_mode_attr MVE_LANES [(V16QI \"16\") (V8HI \"8\") (V4SI \"4\")])\n+\n+(define_mode_attr MVE_constraint [ (V16QI \"Ra\") (V8HI \"Rc\") (V4SI \"Re\")])\n+(define_mode_attr MVE_constraint1 [ (V8HI \"Ra\") (V4SI \"Rc\")])\n+(define_mode_attr MVE_constraint2 [(V16QI \"Rb\") (V8HI \"Rd\") (V4SI \"Rf\")\n+\t\t\t\t    (V8HF \"Rd\") (V4SF \"Rf\")])\n+(define_mode_attr MVE_constraint3 [ (V8HI \"Rb\") (V4SI \"Rd\")])\n+\n+(define_mode_attr MVE_pred [ (V16QI \"mve_imm_7\") (V8HI \"mve_imm_15\")\n+\t\t\t\t   (V4SI \"mve_imm_31\")])\n+(define_mode_attr MVE_pred1 [ (V8HI \"mve_imm_7\") (V4SI \"mve_imm_15\")])\n+(define_mode_attr MVE_pred2 [(V16QI \"mve_imm_8\") (V8HI \"mve_imm_16\")\n+\t\t\t     (V4SI \"mve_imm_32\")\n+\t\t\t     (V8HF \"mve_imm_16\") (V4SF \"mve_imm_32\")])\n+(define_mode_attr MVE_pred3 [ (V8HI \"mve_imm_8\") (V4SI \"mve_imm_16\")])\n+\n+(define_mode_attr MVE_B_ELEM [ (V16QI \"V16QI\") (V8HI \"V8QI\") (V4SI \"V4QI\")])\n+(define_mode_attr MVE_H_ELEM [ (V8HI \"V8HI\") (V4SI \"V4HI\")])\n+\n+(define_mode_attr V_sz_elem1 [(V16QI \"b\") (V8HI  \"h\") (V4SI \"w\") (V8HF \"h\")\n+\t\t\t      (V4SF \"w\")])\n+(define_mode_attr V_extr_elem [(V16QI \"u8\") (V8HI \"u16\") (V4SI \"32\")\n+\t\t\t       (V8HF \"u16\") (V4SF \"32\")])\n+(define_mode_attr earlyclobber_32 [(V16QI \"=w\") (V8HI \"=w\") (V4SI \"=&w\")\n+\t\t\t\t\t\t(V8HF \"=w\") (V4SF \"=&w\")])\n+\n ;;----------------------------------------------------------------------------\n ;; Code attributes\n ;;----------------------------------------------------------------------------\n@@ -1173,6 +1212,186 @@\n \n (define_int_attr mmla_sfx [(UNSPEC_MATMUL_S \"s8\") (UNSPEC_MATMUL_U \"u8\")\n \t\t\t   (UNSPEC_MATMUL_US \"s8\")])\n+;;MVE int attribute.\n+(define_int_attr supf [(VCVTQ_TO_F_S \"s\") (VCVTQ_TO_F_U \"u\") (VREV16Q_S \"s\")\n+\t\t       (VREV16Q_U \"u\") (VMVNQ_N_S \"s\") (VMVNQ_N_U \"u\")\n+\t\t       (VCVTAQ_U \"u\") (VCVTAQ_S \"s\") (VREV64Q_S \"s\")\n+\t\t       (VREV64Q_U \"u\") (VMVNQ_S \"s\") (VMVNQ_U \"u\")\n+\t\t       (VDUPQ_N_U \"u\") (VDUPQ_N_S\"s\") (VADDVQ_S \"s\")\n+\t\t       (VADDVQ_U \"u\") (VADDVQ_S \"s\") (VADDVQ_U \"u\")\n+\t\t       (VMOVLTQ_U \"u\") (VMOVLTQ_S \"s\") (VMOVLBQ_S \"s\")\n+\t\t       (VMOVLBQ_U \"u\") (VCVTQ_FROM_F_S \"s\") (VCVTQ_FROM_F_U \"u\")\n+\t\t       (VCVTPQ_S \"s\") (VCVTPQ_U \"u\") (VCVTNQ_S \"s\")\n+\t\t       (VCVTNQ_U \"u\") (VCVTMQ_S \"s\") (VCVTMQ_U \"u\")\n+\t\t       (VCLZQ_U \"u\") (VCLZQ_S \"s\") (VREV32Q_U \"u\")\n+\t\t       (VREV32Q_S \"s\") (VADDLVQ_U \"u\") (VADDLVQ_S \"s\")\n+\t\t       (VCVTQ_N_TO_F_S \"s\") (VCVTQ_N_TO_F_U \"u\")\n+\t\t       (VCREATEQ_U \"u\") (VCREATEQ_S \"s\") (VSHRQ_N_S \"s\")\n+\t\t       (VSHRQ_N_U \"u\") (VCVTQ_N_FROM_F_S \"s\") (VSHLQ_U \"u\")\n+\t\t       (VCVTQ_N_FROM_F_U \"u\") (VADDLVQ_P_S \"s\") (VSHLQ_S \"s\")\n+\t\t       (VADDLVQ_P_U \"u\") (VCMPNEQ_U \"u\") (VCMPNEQ_S \"s\")\n+\t\t       (VABDQ_M_S \"s\") (VABDQ_M_U \"u\") (VABDQ_S \"s\")\n+\t\t       (VABDQ_U \"u\") (VADDQ_N_S \"s\") (VADDQ_N_U \"u\")\n+\t\t       (VADDVQ_P_S \"s\")\t(VADDVQ_P_U \"u\") (VANDQ_S \"s\")\n+\t\t       (VANDQ_U \"u\") (VBICQ_S \"s\") (VBICQ_U \"u\")\n+\t\t       (VBRSRQ_N_S \"s\") (VBRSRQ_N_U \"u\") (VCADDQ_ROT270_S \"s\")\n+\t\t       (VCADDQ_ROT270_U \"u\") (VCADDQ_ROT90_S \"s\")\n+\t\t       (VCMPEQQ_S \"s\") (VCMPEQQ_U \"u\") (VCADDQ_ROT90_U \"u\")\n+\t\t       (VCMPEQQ_N_S \"s\") (VCMPEQQ_N_U \"u\") (VCMPNEQ_N_S \"s\")\n+\t\t       (VCMPNEQ_N_U \"u\") (VEORQ_S \"s\") (VEORQ_U \"u\")\n+\t\t       (VHADDQ_N_S \"s\") (VHADDQ_N_U \"u\") (VHADDQ_S \"s\")\n+\t\t       (VHADDQ_U \"u\") (VHSUBQ_N_S \"s\")\t(VHSUBQ_N_U \"u\")\n+\t\t       (VHSUBQ_S \"s\") (VMAXQ_S \"s\") (VMAXQ_U \"u\") (VHSUBQ_U \"u\")\n+\t\t       (VMAXVQ_S \"s\") (VMAXVQ_U \"u\") (VMINQ_S \"s\") (VMINQ_U \"u\")\n+\t\t       (VMINVQ_S \"s\") (VMINVQ_U \"u\") (VMLADAVQ_S \"s\")\n+\t\t       (VMLADAVQ_U \"u\") (VMULHQ_S \"s\") (VMULHQ_U \"u\")\n+\t\t       (VMULLBQ_INT_S \"s\") (VMULLBQ_INT_U \"u\") (VQADDQ_S \"s\")\n+\t\t       (VMULLTQ_INT_S \"s\") (VMULLTQ_INT_U \"u\") (VQADDQ_U \"u\")\n+\t\t       (VMULQ_N_S \"s\") (VMULQ_N_U \"u\") (VMULQ_S \"s\")\n+\t\t       (VMULQ_U \"u\") (VORNQ_S \"s\") (VORNQ_U \"u\") (VORRQ_S \"s\")\n+\t\t       (VORRQ_U \"u\") (VQADDQ_N_S \"s\") (VQADDQ_N_U \"u\")\n+\t\t       (VQRSHLQ_N_S \"s\") (VQRSHLQ_N_U \"u\") (VQRSHLQ_S \"s\")\n+\t\t       (VQRSHLQ_U \"u\") (VQSHLQ_N_S \"s\")\t(VQSHLQ_N_U \"u\")\n+\t\t       (VQSHLQ_R_S \"s\") (VQSHLQ_R_U \"u\") (VQSHLQ_S \"s\")\n+\t\t       (VQSHLQ_U \"u\") (VQSUBQ_N_S \"s\") (VQSUBQ_N_U \"u\")\n+\t\t       (VQSUBQ_S \"s\") (VQSUBQ_U \"u\") (VRHADDQ_S \"s\")\n+\t\t       (VRHADDQ_U \"u\") (VRMULHQ_S \"s\") (VRMULHQ_U \"u\")\n+\t\t       (VRSHLQ_N_S \"s\") (VRSHLQ_N_U \"u\") (VRSHLQ_S \"s\")\n+\t\t       (VRSHLQ_U \"u\") (VRSHRQ_N_S \"s\") (VRSHRQ_N_U \"u\")\n+\t\t       (VSHLQ_N_S \"s\") (VSHLQ_N_U \"u\") (VSHLQ_R_S \"s\")\n+\t\t       (VSHLQ_R_U \"u\") (VSUBQ_N_S \"s\") (VSUBQ_N_U \"u\")\n+\t\t       (VSUBQ_S \"s\") (VSUBQ_U \"u\") (VADDVAQ_S \"s\")\n+\t\t       (VADDVAQ_U \"u\") (VADDLVAQ_S \"s\") (VADDLVAQ_U \"u\")\n+\t\t       (VBICQ_N_S \"s\") (VBICQ_N_U \"u\") (VMLALDAVQ_U \"u\")\n+\t\t       (VMLALDAVQ_S \"s\") (VMLALDAVXQ_U \"u\") (VMLALDAVXQ_S \"s\")\n+\t\t       (VMOVNBQ_U \"u\") (VMOVNBQ_S \"s\") (VMOVNTQ_U \"u\")\n+\t\t       (VMOVNTQ_S \"s\") (VORRQ_N_S \"s\") (VORRQ_N_U \"u\")\n+\t\t       (VQMOVNBQ_U \"u\") (VQMOVNBQ_S \"s\") (VQMOVNTQ_S \"s\")\n+\t\t       (VQMOVNTQ_U \"u\") (VSHLLBQ_N_U \"u\") (VSHLLBQ_N_S \"s\")\n+\t\t       (VSHLLTQ_N_U \"u\") (VSHLLTQ_N_S \"s\") (VRMLALDAVHQ_U \"u\")\n+\t\t       (VRMLALDAVHQ_S \"s\") (VBICQ_M_N_S \"s\") (VBICQ_M_N_U \"u\")\n+\t\t       (VCVTAQ_M_S \"s\") (VCVTAQ_M_U \"u\") (VCVTQ_M_TO_F_S \"s\")\n+\t\t       (VCVTQ_M_TO_F_U \"u\") (VQRSHRNBQ_N_S \"s\")\n+\t\t       (VQRSHRNBQ_N_U \"u\") (VABAVQ_S \"s\") (VABAVQ_U \"u\")\n+\t\t       (VRMLALDAVHAQ_U \"u\") (VRMLALDAVHAQ_S \"s\") (VSHLCQ_S \"s\")\n+\t\t       (VSHLCQ_U \"u\") (VADDVAQ_P_S \"s\") (VADDVAQ_P_U \"u\")\n+\t\t       (VCLZQ_M_S \"s\") (VCLZQ_M_U \"u\") (VCMPEQQ_M_N_S \"s\")\n+\t\t       (VCMPEQQ_M_N_U \"u\") (VCMPEQQ_M_S \"s\") (VCMPEQQ_M_U \"u\")\n+\t\t       (VCMPNEQ_M_N_S \"s\") (VCMPNEQ_M_N_U \"u\") (VCMPNEQ_M_S \"s\")\n+\t\t       (VCMPNEQ_M_U \"u\") (VDUPQ_M_N_S \"s\") (VDUPQ_M_N_U \"u\")\n+\t\t       (VMAXVQ_P_S \"s\") (VMAXVQ_P_U \"u\") (VMINVQ_P_S \"s\")\n+\t\t       (VMINVQ_P_U \"u\") (VMLADAVAQ_S \"s\") (VMLADAVAQ_U \"u\")\n+\t\t       (VMLADAVQ_P_S \"s\") (VMLADAVQ_P_U \"u\") (VMLAQ_N_S \"s\")\n+\t\t       (VMLAQ_N_U \"u\") (VMLASQ_N_S \"s\") (VMLASQ_N_U \"u\")\n+\t\t       (VMVNQ_M_S \"s\") (VMVNQ_M_U \"u\") (VPSELQ_S \"s\")\n+\t\t       (VPSELQ_U \"u\") (VQDMLAHQ_N_S \"s\") (VQDMLAHQ_N_U \"u\")\n+\t\t       (VQRDMLAHQ_N_S \"s\") (VQRDMLAHQ_N_U \"u\")\n+\t\t       (VQRDMLASHQ_N_S \"s\") (VQRDMLASHQ_N_U \"u\")\n+\t\t       (VQRSHLQ_M_N_S \"s\") (VQRSHLQ_M_N_U \"u\")\n+\t\t       (VQSHLQ_M_R_S \"s\") (VQSHLQ_M_R_U \"u\") (VSRIQ_N_S \"s\")\n+\t\t       (VREV64Q_M_S \"s\") (VREV64Q_M_U \"u\") (VSRIQ_N_U \"u\")\n+\t\t       (VRSHLQ_M_N_S \"s\") (VRSHLQ_M_N_U \"u\") (VSHLQ_M_R_S \"s\")\n+\t\t       (VSHLQ_M_R_U \"u\") (VSLIQ_N_S \"s\") (VSLIQ_N_U \"u\")\n+\t\t       (VMLALDAVQ_P_S \"s\") (VQMOVNBQ_M_S \"s\") (VMOVLTQ_M_S \"s\")\n+\t\t       (VMOVNBQ_M_S \"s\") (VRSHRNTQ_N_S \"s\") (VORRQ_M_N_S \"s\")\n+\t\t       (VREV32Q_M_S \"s\") (VQRSHRNTQ_N_S \"s\") (VMOVNTQ_M_S \"s\")\n+\t\t       (VMOVLBQ_M_S \"s\") (VMLALDAVAQ_S \"s\") (VQSHRNBQ_N_S \"s\")\n+\t\t       (VSHRNBQ_N_S \"s\") (VRSHRNBQ_N_S \"s\") (VMLALDAVXQ_P_S \"s\")\n+\t\t       (VQMOVNTQ_M_S \"s\") (VMVNQ_M_N_S \"s\") (VQSHRNTQ_N_S \"s\")\n+\t\t       (VMLALDAVAXQ_S \"s\") (VSHRNTQ_N_S \"s\") (VMLALDAVQ_P_U \"u\")\n+\t\t       (VQMOVNBQ_M_U \"u\") (VMOVLTQ_M_U \"u\") (VMOVNBQ_M_U \"u\")\n+\t\t       (VRSHRNTQ_N_U \"u\") (VORRQ_M_N_U \"u\") (VREV32Q_M_U \"u\")\n+\t\t       (VREV16Q_M_S \"s\") (VREV16Q_M_U \"u\")\n+\t\t       (VQRSHRNTQ_N_U \"u\") (VMOVNTQ_M_U \"u\") (VMOVLBQ_M_U \"u\")\n+\t\t       (VMLALDAVAQ_U \"u\") (VQSHRNBQ_N_U \"u\") (VSHRNBQ_N_U \"u\")\n+\t\t       (VRSHRNBQ_N_U \"u\") (VMLALDAVXQ_P_U \"u\")\n+\t\t       (VMVNQ_M_N_U \"u\") (VQSHRNTQ_N_U \"u\") (VMLALDAVAXQ_U \"u\")\n+\t\t       (VQMOVNTQ_M_U \"u\") (VSHRNTQ_N_U \"u\") (VCVTMQ_M_S \"s\")\n+\t\t       (VCVTMQ_M_U \"u\") (VCVTNQ_M_S \"s\") (VCVTNQ_M_U \"u\")\n+\t\t       (VCVTPQ_M_S \"s\") (VCVTPQ_M_U \"u\") (VADDLVAQ_P_S \"s\")\n+\t\t       (VCVTQ_M_N_FROM_F_U \"u\") (VCVTQ_M_FROM_F_S \"s\")\n+\t\t       (VCVTQ_M_FROM_F_U \"u\") (VRMLALDAVHQ_P_U \"u\")\n+\t\t       (VRMLALDAVHQ_P_S \"s\") (VADDLVAQ_P_U \"u\")\n+\t\t       (VCVTQ_M_N_FROM_F_S \"s\") (VABAVQ_P_U \"u\")\n+\t\t       (VABAVQ_P_S \"s\") (VSHLQ_M_S \"s\") (VSHLQ_M_U \"u\")\n+\t\t       (VSRIQ_M_N_S \"s\") (VSRIQ_M_N_U \"u\") (VSUBQ_M_S \"s\")\n+\t\t       (VSUBQ_M_U \"u\") (VCVTQ_M_N_TO_F_S \"s\")\n+\t\t       (VCVTQ_M_N_TO_F_U \"u\") (VADDQ_M_N_U \"u\")\n+\t\t       (VSHLQ_M_N_S \"s\") (VMAXQ_M_U \"u\") (VHSUBQ_M_N_U \"u\")\n+\t\t       (VMULQ_M_N_S \"s\") (VQSHLQ_M_U \"u\") (VRHADDQ_M_S \"s\")\n+\t\t       (VEORQ_M_U \"u\") (VSHRQ_M_N_U \"u\") (VCADDQ_ROT90_M_U \"u\")\n+\t\t       (VMLADAVAQ_P_U \"u\") (VEORQ_M_S \"s\") (VBRSRQ_M_N_S \"s\")\n+\t\t       (VMULQ_M_U \"u\") (VQRDMLAHQ_M_N_S \"s\") (VHSUBQ_M_N_S \"s\")\n+\t\t       (VQRSHLQ_M_S \"s\") (VMULQ_M_N_U \"u\")\n+\t\t       (VMULQ_M_S \"s\") (VQSHLQ_M_N_U \"u\") (VSLIQ_M_N_U \"u\")\n+\t\t       (VMLADAVAQ_P_S \"s\") (VQRSHLQ_M_U \"u\")\n+\t\t       (VMULLBQ_INT_M_U \"u\") (VSHLQ_M_N_U \"u\") (VQSUBQ_M_U \"u\")\n+\t\t       (VQRDMLASHQ_M_N_U \"u\") (VRSHRQ_M_N_S \"s\")\n+\t\t       (VORNQ_M_S \"s\") (VCADDQ_ROT270_M_S \"s\") (VRHADDQ_M_U \"u\")\n+\t\t       (VRSHRQ_M_N_U \"u\") (VMLASQ_M_N_U \"u\") (VHSUBQ_M_U \"u\")\n+\t\t       (VQSUBQ_M_N_S \"s\") (VMULLTQ_INT_M_S \"s\")\n+\t\t       (VORRQ_M_S \"s\") (VQDMLAHQ_M_N_U \"u\") (VRSHLQ_M_S \"s\")\n+\t\t       (VHADDQ_M_U \"u\") (VHADDQ_M_N_S \"s\") (VMULLTQ_INT_M_U \"u\")\n+\t\t       (VORRQ_M_U \"u\") (VHADDQ_M_S \"s\") (VHADDQ_M_N_U \"u\")\n+\t\t       (VQDMLAHQ_M_N_S \"s\") (VMAXQ_M_S \"s\") (VORNQ_M_U \"u\")\n+\t\t       (VCADDQ_ROT270_M_U \"u\") (VQADDQ_M_U \"u\")\n+\t\t       (VQRDMLASHQ_M_N_S \"s\") (VBICQ_M_U \"u\") (VMINQ_M_U \"u\")\n+\t\t       (VSUBQ_M_N_S \"s\") (VMULLBQ_INT_M_S \"s\") (VQSUBQ_M_S \"s\")\n+\t\t       (VCADDQ_ROT90_M_S \"s\") (VRMULHQ_M_S \"s\") (VANDQ_M_U \"u\")\n+\t\t       (VMULHQ_M_S \"s\") (VADDQ_M_S \"s\") (VQRDMLAHQ_M_N_U \"u\")\n+\t\t       (VMLASQ_M_N_S \"s\") (VHSUBQ_M_S \"s\") (VRMULHQ_M_U \"u\")\n+\t\t       (VQADDQ_M_N_S \"s\") (VSHRQ_M_N_S \"s\") (VANDQ_M_S \"s\")\n+\t\t       (VABDQ_M_U \"u\") (VQSHLQ_M_S \"s\") (VABDQ_M_S \"s\")\n+\t\t       (VSUBQ_M_N_U \"u\") (VMLAQ_M_N_S \"s\") (VBRSRQ_M_N_U \"u\")\n+\t\t       (VADDQ_M_U \"u\") (VRSHLQ_M_U \"u\") (VSLIQ_M_N_S \"s\")\n+\t\t       (VQADDQ_M_N_U \"u\") (VADDQ_M_N_S \"s\") (VQSUBQ_M_N_U \"u\")\n+\t\t       (VMLAQ_M_N_U \"u\") (VMINQ_M_S \"s\") (VMULHQ_M_U \"u\")\n+\t\t       (VQADDQ_M_S \"s\") (VBICQ_M_S \"s\") (VQSHLQ_M_N_S \"s\")\n+\t\t       (VQSHRNTQ_M_N_S \"s\") (VQSHRNTQ_M_N_U \"u\")\n+\t\t       (VSHRNTQ_M_N_U \"u\") (VSHRNTQ_M_N_S \"s\")\n+\t\t       (VSHRNBQ_M_N_S \"s\") (VSHRNBQ_M_N_U \"u\")\n+\t\t       (VSHLLTQ_M_N_S \"s\") (VSHLLTQ_M_N_U \"u\")\n+\t\t       (VSHLLBQ_M_N_S \"s\") (VSHLLBQ_M_N_U \"u\")\n+\t\t       (VRSHRNTQ_M_N_S \"s\") (VRSHRNTQ_M_N_U \"u\")\n+\t\t       (VRSHRNBQ_M_N_U \"u\") (VRSHRNBQ_M_N_S \"s\")\n+\t\t       (VQSHRNTQ_M_N_U \"u\") (VQSHRNTQ_M_N_S \"s\")\n+\t\t       (VQSHRNBQ_M_N_S \"s\") (VQSHRNBQ_M_N_U \"u\")\n+\t\t       (VQRSHRNTQ_M_N_S \"s\") (VQRSHRNTQ_M_N_U \"u\")\n+\t\t       (VQRSHRNBQ_M_N_S \"s\") (VQRSHRNBQ_M_N_U \"u\")\n+\t\t       (VMLALDAVAXQ_P_S \"s\") (VMLALDAVAXQ_P_U \"u\")\n+\t\t       (VMLALDAVAQ_P_S \"s\") (VMLALDAVAQ_P_U \"u\")\n+\t\t       (VSTRWQSB_S \"s\") (VSTRWQSB_U \"u\") (VSTRBQSO_S \"s\")\n+\t\t       (VSTRBQSO_U \"u\") (VSTRBQ_S \"s\") (VSTRBQ_U \"u\")\n+\t\t       (VLDRBQGO_S \"s\") (VLDRBQGO_U \"u\") (VLDRBQ_S \"s\")\n+\t\t       (VLDRBQ_U \"u\") (VLDRWQGB_S \"s\") (VLDRWQGB_U \"u\")\n+\t\t       (VLD1Q_S \"s\") (VLD1Q_U \"u\") (VLDRHQGO_S \"s\")\n+\t\t       (VLDRHQGO_U \"u\") (VLDRHQGSO_S \"s\") (VLDRHQGSO_U \"u\")\n+\t\t       (VLDRHQ_S \"s\") (VLDRHQ_U \"u\") (VLDRWQ_S \"s\")\n+\t\t       (VLDRWQ_U \"u\") (VLDRDQGB_S \"s\") (VLDRDQGB_U \"u\")\n+\t\t       (VLDRDQGO_S \"s\") (VLDRDQGO_U \"u\") (VLDRDQGSO_S \"s\")\n+\t\t       (VLDRDQGSO_U \"u\") (VLDRWQGO_S \"s\") (VLDRWQGO_U \"u\")\n+\t\t       (VLDRWQGSO_S \"s\") (VLDRWQGSO_U \"u\") (VST1Q_S \"s\")\n+\t\t       (VST1Q_U \"u\") (VSTRHQSO_S \"s\") (VSTRHQSO_U \"u\")\n+\t\t       (VSTRHQSSO_S \"s\") (VSTRHQSSO_U \"u\") (VSTRHQ_S \"s\")\n+\t\t       (VSTRHQ_U \"u\") (VSTRWQ_S \"s\") (VSTRWQ_U \"u\")\n+\t\t       (VSTRDQSB_S \"s\") (VSTRDQSB_U \"u\") (VSTRDQSO_S \"s\")\n+\t\t       (VSTRDQSO_U \"u\") (VSTRDQSSO_S \"s\") (VSTRDQSSO_U \"u\")\n+\t\t       (VSTRWQSO_U \"u\") (VSTRWQSO_S \"s\") (VSTRWQSSO_U \"u\")\n+\t\t       (VSTRWQSSO_S \"s\") (VSTRWQSBWB_S \"s\") (VSTRWQSBWB_U \"u\")\n+\t\t       (VLDRWQGBWB_S \"s\") (VLDRWQGBWB_U \"u\") (VLDRDQGBWB_S \"s\")\n+\t\t       (VLDRDQGBWB_U \"u\") (VSTRDQSBWB_S \"s\") (VADCQ_M_S \"s\")\n+\t\t       (VSTRDQSBWB_U \"u\") (VSBCQ_U \"u\")  (VSBCQ_M_U \"u\")\n+\t\t       (VSBCQ_S \"s\")  (VSBCQ_M_S \"s\") (VSBCIQ_U \"u\")\n+\t\t       (VSBCIQ_M_U \"u\") (VSBCIQ_S \"s\") (VSBCIQ_M_S \"s\")\n+\t\t       (VADCQ_U \"u\")  (VADCQ_M_U \"u\") (VADCQ_S \"s\")\n+\t\t       (VADCIQ_U \"u\") (VADCIQ_M_U \"u\") (VADCIQ_S \"s\")\n+\t\t       (VADCIQ_M_S \"s\") (SQRSHRL_64 \"64\") (SQRSHRL_48 \"48\")\n+\t\t       (UQRSHLL_64 \"64\") (UQRSHLL_48 \"48\") (VSHLCQ_M_S \"s\")\n+\t\t       (VSHLCQ_M_U \"u\")])\n+\n+(define_int_attr mode1 [(VCTP8Q \"8\") (VCTP16Q \"16\") (VCTP32Q \"32\")\n+\t\t\t(VCTP64Q \"64\") (VCTP8Q_M \"8\") (VCTP16Q_M \"16\")\n+\t\t\t(VCTP32Q_M \"32\") (VCTP64Q_M \"64\")])\n \n ;; Both kinds of return insn.\n (define_code_iterator RETURNS [return simple_return])\n@@ -1248,3 +1467,248 @@\n \n ;; An iterator for CDE MVE accumulator/non-accumulator versions.\n (define_int_attr a [(UNSPEC_VCDE \"\") (UNSPEC_VCDEA \"a\")])\n+\n+;; MVE int iterator.\n+(define_int_iterator VCVTQ_TO_F [VCVTQ_TO_F_S VCVTQ_TO_F_U])\n+(define_int_iterator VMVNQ_N [VMVNQ_N_U VMVNQ_N_S])\n+(define_int_iterator VREV64Q [VREV64Q_S VREV64Q_U])\n+(define_int_iterator VCVTQ_FROM_F [VCVTQ_FROM_F_S VCVTQ_FROM_F_U])\n+(define_int_iterator VREV16Q [VREV16Q_U VREV16Q_S])\n+(define_int_iterator VCVTAQ [VCVTAQ_U VCVTAQ_S])\n+(define_int_iterator VMVNQ [VMVNQ_U VMVNQ_S])\n+(define_int_iterator VDUPQ_N [VDUPQ_N_U VDUPQ_N_S])\n+(define_int_iterator VCLZQ [VCLZQ_U VCLZQ_S])\n+(define_int_iterator VADDVQ [VADDVQ_U VADDVQ_S])\n+(define_int_iterator VREV32Q [VREV32Q_U VREV32Q_S])\n+(define_int_iterator VMOVLBQ [VMOVLBQ_S VMOVLBQ_U])\n+(define_int_iterator VMOVLTQ [VMOVLTQ_U VMOVLTQ_S])\n+(define_int_iterator VCVTPQ [VCVTPQ_S VCVTPQ_U])\n+(define_int_iterator VCVTNQ [VCVTNQ_S VCVTNQ_U])\n+(define_int_iterator VCVTMQ [VCVTMQ_S VCVTMQ_U])\n+(define_int_iterator VADDLVQ [VADDLVQ_U VADDLVQ_S])\n+(define_int_iterator VCTPQ [VCTP8Q VCTP16Q VCTP32Q VCTP64Q])\n+(define_int_iterator VCTPQ_M [VCTP8Q_M VCTP16Q_M VCTP32Q_M VCTP64Q_M])\n+(define_int_iterator VCVTQ_N_TO_F [VCVTQ_N_TO_F_S VCVTQ_N_TO_F_U])\n+(define_int_iterator VCREATEQ [VCREATEQ_U VCREATEQ_S])\n+(define_int_iterator VSHRQ_N [VSHRQ_N_S VSHRQ_N_U])\n+(define_int_iterator VCVTQ_N_FROM_F [VCVTQ_N_FROM_F_S VCVTQ_N_FROM_F_U])\n+(define_int_iterator VADDLVQ_P [VADDLVQ_P_S VADDLVQ_P_U])\n+(define_int_iterator VCMPNEQ [VCMPNEQ_U VCMPNEQ_S])\n+(define_int_iterator VSHLQ [VSHLQ_S VSHLQ_U])\n+(define_int_iterator VABDQ [VABDQ_S VABDQ_U])\n+(define_int_iterator VADDQ_N [VADDQ_N_S VADDQ_N_U])\n+(define_int_iterator VADDVAQ [VADDVAQ_S VADDVAQ_U])\n+(define_int_iterator VADDVQ_P [VADDVQ_P_U VADDVQ_P_S])\n+(define_int_iterator VANDQ [VANDQ_U VANDQ_S])\n+(define_int_iterator VBICQ [VBICQ_S VBICQ_U])\n+(define_int_iterator VBRSRQ_N [VBRSRQ_N_U VBRSRQ_N_S])\n+(define_int_iterator VCADDQ_ROT270 [VCADDQ_ROT270_S VCADDQ_ROT270_U])\n+(define_int_iterator VCADDQ_ROT90 [VCADDQ_ROT90_U VCADDQ_ROT90_S])\n+(define_int_iterator VCMPEQQ [VCMPEQQ_U VCMPEQQ_S])\n+(define_int_iterator VCMPEQQ_N [VCMPEQQ_N_S VCMPEQQ_N_U])\n+(define_int_iterator VCMPNEQ_N [VCMPNEQ_N_U VCMPNEQ_N_S])\n+(define_int_iterator VEORQ [VEORQ_U VEORQ_S])\n+(define_int_iterator VHADDQ [VHADDQ_S VHADDQ_U])\n+(define_int_iterator VHADDQ_N [VHADDQ_N_U VHADDQ_N_S])\n+(define_int_iterator VHSUBQ [VHSUBQ_S VHSUBQ_U])\n+(define_int_iterator VHSUBQ_N [VHSUBQ_N_U VHSUBQ_N_S])\n+(define_int_iterator VMAXQ [VMAXQ_U VMAXQ_S])\n+(define_int_iterator VMAXVQ [VMAXVQ_U VMAXVQ_S])\n+(define_int_iterator VMINQ [VMINQ_S VMINQ_U])\n+(define_int_iterator VMINVQ [VMINVQ_U VMINVQ_S])\n+(define_int_iterator VMLADAVQ [VMLADAVQ_U VMLADAVQ_S])\n+(define_int_iterator VMULHQ [VMULHQ_S VMULHQ_U])\n+(define_int_iterator VMULLBQ_INT [VMULLBQ_INT_U VMULLBQ_INT_S])\n+(define_int_iterator VMULLTQ_INT [VMULLTQ_INT_U VMULLTQ_INT_S])\n+(define_int_iterator VMULQ [VMULQ_U VMULQ_S])\n+(define_int_iterator VMULQ_N [VMULQ_N_U VMULQ_N_S])\n+(define_int_iterator VORNQ [VORNQ_U VORNQ_S])\n+(define_int_iterator VORRQ [VORRQ_S VORRQ_U])\n+(define_int_iterator VQADDQ [VQADDQ_U VQADDQ_S])\n+(define_int_iterator VQADDQ_N [VQADDQ_N_S VQADDQ_N_U])\n+(define_int_iterator VQRSHLQ [VQRSHLQ_S VQRSHLQ_U])\n+(define_int_iterator VQRSHLQ_N [VQRSHLQ_N_S VQRSHLQ_N_U])\n+(define_int_iterator VQSHLQ [VQSHLQ_S VQSHLQ_U])\n+(define_int_iterator VQSHLQ_N [VQSHLQ_N_S VQSHLQ_N_U])\n+(define_int_iterator VQSHLQ_R [VQSHLQ_R_U VQSHLQ_R_S])\n+(define_int_iterator VQSUBQ [VQSUBQ_U VQSUBQ_S])\n+(define_int_iterator VQSUBQ_N [VQSUBQ_N_S VQSUBQ_N_U])\n+(define_int_iterator VRHADDQ [VRHADDQ_S VRHADDQ_U])\n+(define_int_iterator VRMULHQ [VRMULHQ_S VRMULHQ_U])\n+(define_int_iterator VRSHLQ [VRSHLQ_S VRSHLQ_U])\n+(define_int_iterator VRSHLQ_N [VRSHLQ_N_U VRSHLQ_N_S])\n+(define_int_iterator VRSHRQ_N [VRSHRQ_N_S VRSHRQ_N_U])\n+(define_int_iterator VSHLQ_N [VSHLQ_N_U VSHLQ_N_S])\n+(define_int_iterator VSHLQ_R [VSHLQ_R_S VSHLQ_R_U])\n+(define_int_iterator VSUBQ [VSUBQ_S VSUBQ_U])\n+(define_int_iterator VSUBQ_N [VSUBQ_N_S VSUBQ_N_U])\n+(define_int_iterator VADDLVAQ [VADDLVAQ_S VADDLVAQ_U])\n+(define_int_iterator VBICQ_N [VBICQ_N_S VBICQ_N_U])\n+(define_int_iterator VMLALDAVQ [VMLALDAVQ_U VMLALDAVQ_S])\n+(define_int_iterator VMLALDAVXQ [VMLALDAVXQ_U VMLALDAVXQ_S])\n+(define_int_iterator VMOVNBQ [VMOVNBQ_U VMOVNBQ_S])\n+(define_int_iterator VMOVNTQ [VMOVNTQ_S VMOVNTQ_U])\n+(define_int_iterator VORRQ_N [VORRQ_N_U VORRQ_N_S])\n+(define_int_iterator VQMOVNBQ [VQMOVNBQ_U VQMOVNBQ_S])\n+(define_int_iterator VQMOVNTQ [VQMOVNTQ_U VQMOVNTQ_S])\n+(define_int_iterator VSHLLBQ_N [VSHLLBQ_N_S VSHLLBQ_N_U])\n+(define_int_iterator VSHLLTQ_N [VSHLLTQ_N_U VSHLLTQ_N_S])\n+(define_int_iterator VRMLALDAVHQ [VRMLALDAVHQ_U VRMLALDAVHQ_S])\n+(define_int_iterator VBICQ_M_N [VBICQ_M_N_S VBICQ_M_N_U])\n+(define_int_iterator VCVTAQ_M [VCVTAQ_M_S VCVTAQ_M_U])\n+(define_int_iterator VCVTQ_M_TO_F [VCVTQ_M_TO_F_S VCVTQ_M_TO_F_U])\n+(define_int_iterator VQRSHRNBQ_N [VQRSHRNBQ_N_U VQRSHRNBQ_N_S])\n+(define_int_iterator VABAVQ [VABAVQ_S VABAVQ_U])\n+(define_int_iterator VSHLCQ [VSHLCQ_S VSHLCQ_U])\n+(define_int_iterator VRMLALDAVHAQ [VRMLALDAVHAQ_S VRMLALDAVHAQ_U])\n+(define_int_iterator VADDVAQ_P [VADDVAQ_P_S VADDVAQ_P_U])\n+(define_int_iterator VCLZQ_M [VCLZQ_M_S VCLZQ_M_U])\n+(define_int_iterator VCMPEQQ_M_N [VCMPEQQ_M_N_S VCMPEQQ_M_N_U])\n+(define_int_iterator VCMPEQQ_M [VCMPEQQ_M_S VCMPEQQ_M_U])\n+(define_int_iterator VCMPNEQ_M_N [VCMPNEQ_M_N_S VCMPNEQ_M_N_U])\n+(define_int_iterator VCMPNEQ_M [VCMPNEQ_M_S VCMPNEQ_M_U])\n+(define_int_iterator VDUPQ_M_N [VDUPQ_M_N_S VDUPQ_M_N_U])\n+(define_int_iterator VMAXVQ_P [VMAXVQ_P_S VMAXVQ_P_U])\n+(define_int_iterator VMINVQ_P [VMINVQ_P_S VMINVQ_P_U])\n+(define_int_iterator VMLADAVAQ [VMLADAVAQ_S VMLADAVAQ_U])\n+(define_int_iterator VMLADAVQ_P [VMLADAVQ_P_S VMLADAVQ_P_U])\n+(define_int_iterator VMLAQ_N [VMLAQ_N_S VMLAQ_N_U])\n+(define_int_iterator VMLASQ_N [VMLASQ_N_S VMLASQ_N_U])\n+(define_int_iterator VMVNQ_M [VMVNQ_M_S VMVNQ_M_U])\n+(define_int_iterator VPSELQ [VPSELQ_S VPSELQ_U])\n+(define_int_iterator VQDMLAHQ_N [VQDMLAHQ_N_S VQDMLAHQ_N_U])\n+(define_int_iterator VQRDMLAHQ_N [VQRDMLAHQ_N_S VQRDMLAHQ_N_U])\n+(define_int_iterator VQRDMLASHQ_N [VQRDMLASHQ_N_S VQRDMLASHQ_N_U])\n+(define_int_iterator VQRSHLQ_M_N [VQRSHLQ_M_N_S VQRSHLQ_M_N_U])\n+(define_int_iterator VQSHLQ_M_R [VQSHLQ_M_R_S VQSHLQ_M_R_U])\n+(define_int_iterator VREV64Q_M [VREV64Q_M_S VREV64Q_M_U])\n+(define_int_iterator VRSHLQ_M_N [VRSHLQ_M_N_S VRSHLQ_M_N_U])\n+(define_int_iterator VSHLQ_M_R [VSHLQ_M_R_S VSHLQ_M_R_U])\n+(define_int_iterator VSLIQ_N [VSLIQ_N_S VSLIQ_N_U])\n+(define_int_iterator VSRIQ_N [VSRIQ_N_S VSRIQ_N_U])\n+(define_int_iterator VMLALDAVQ_P [VMLALDAVQ_P_U VMLALDAVQ_P_S])\n+(define_int_iterator VQMOVNBQ_M [VQMOVNBQ_M_S VQMOVNBQ_M_U])\n+(define_int_iterator VMOVLTQ_M [VMOVLTQ_M_U VMOVLTQ_M_S])\n+(define_int_iterator VMOVNBQ_M [VMOVNBQ_M_U VMOVNBQ_M_S])\n+(define_int_iterator VRSHRNTQ_N [VRSHRNTQ_N_U VRSHRNTQ_N_S])\n+(define_int_iterator VORRQ_M_N [VORRQ_M_N_S VORRQ_M_N_U])\n+(define_int_iterator VREV32Q_M [VREV32Q_M_S VREV32Q_M_U])\n+(define_int_iterator VREV16Q_M [VREV16Q_M_S VREV16Q_M_U])\n+(define_int_iterator VQRSHRNTQ_N [VQRSHRNTQ_N_U VQRSHRNTQ_N_S])\n+(define_int_iterator VMOVNTQ_M [VMOVNTQ_M_U VMOVNTQ_M_S])\n+(define_int_iterator VMOVLBQ_M [VMOVLBQ_M_U VMOVLBQ_M_S])\n+(define_int_iterator VMLALDAVAQ [VMLALDAVAQ_S VMLALDAVAQ_U])\n+(define_int_iterator VQSHRNBQ_N [VQSHRNBQ_N_U VQSHRNBQ_N_S])\n+(define_int_iterator VSHRNBQ_N [VSHRNBQ_N_U VSHRNBQ_N_S])\n+(define_int_iterator VRSHRNBQ_N [VRSHRNBQ_N_S VRSHRNBQ_N_U])\n+(define_int_iterator VMLALDAVXQ_P [VMLALDAVXQ_P_U VMLALDAVXQ_P_S])\n+(define_int_iterator VQMOVNTQ_M [VQMOVNTQ_M_U VQMOVNTQ_M_S])\n+(define_int_iterator VMVNQ_M_N [VMVNQ_M_N_U VMVNQ_M_N_S])\n+(define_int_iterator VQSHRNTQ_N [VQSHRNTQ_N_U VQSHRNTQ_N_S])\n+(define_int_iterator VMLALDAVAXQ [VMLALDAVAXQ_S VMLALDAVAXQ_U])\n+(define_int_iterator VSHRNTQ_N [VSHRNTQ_N_S VSHRNTQ_N_U])\n+(define_int_iterator VCVTMQ_M [VCVTMQ_M_S VCVTMQ_M_U])\n+(define_int_iterator VCVTNQ_M [VCVTNQ_M_S VCVTNQ_M_U])\n+(define_int_iterator VCVTPQ_M [VCVTPQ_M_S VCVTPQ_M_U])\n+(define_int_iterator VCVTQ_M_N_FROM_F [VCVTQ_M_N_FROM_F_S VCVTQ_M_N_FROM_F_U])\n+(define_int_iterator VCVTQ_M_FROM_F [VCVTQ_M_FROM_F_U VCVTQ_M_FROM_F_S])\n+(define_int_iterator VRMLALDAVHQ_P [VRMLALDAVHQ_P_S VRMLALDAVHQ_P_U])\n+(define_int_iterator VADDLVAQ_P [VADDLVAQ_P_U VADDLVAQ_P_S])\n+(define_int_iterator VABAVQ_P [VABAVQ_P_S VABAVQ_P_U])\n+(define_int_iterator VSHLQ_M [VSHLQ_M_S VSHLQ_M_U])\n+(define_int_iterator VSRIQ_M_N [VSRIQ_M_N_S VSRIQ_M_N_U])\n+(define_int_iterator VSUBQ_M [VSUBQ_M_U VSUBQ_M_S])\n+(define_int_iterator VCVTQ_M_N_TO_F [VCVTQ_M_N_TO_F_U VCVTQ_M_N_TO_F_S])\n+(define_int_iterator VHSUBQ_M [VHSUBQ_M_S VHSUBQ_M_U])\n+(define_int_iterator VSLIQ_M_N [VSLIQ_M_N_U VSLIQ_M_N_S])\n+(define_int_iterator VRSHLQ_M [VRSHLQ_M_S VRSHLQ_M_U])\n+(define_int_iterator VMINQ_M [VMINQ_M_S VMINQ_M_U])\n+(define_int_iterator VMULLBQ_INT_M [VMULLBQ_INT_M_U VMULLBQ_INT_M_S])\n+(define_int_iterator VMULHQ_M [VMULHQ_M_S VMULHQ_M_U])\n+(define_int_iterator VMULQ_M [VMULQ_M_S VMULQ_M_U])\n+(define_int_iterator VHSUBQ_M_N [VHSUBQ_M_N_S VHSUBQ_M_N_U])\n+(define_int_iterator VHADDQ_M_N [VHADDQ_M_N_S VHADDQ_M_N_U])\n+(define_int_iterator VORRQ_M [VORRQ_M_S VORRQ_M_U])\n+(define_int_iterator VRMULHQ_M [VRMULHQ_M_U VRMULHQ_M_S])\n+(define_int_iterator VQADDQ_M [VQADDQ_M_U VQADDQ_M_S])\n+(define_int_iterator VRSHRQ_M_N [VRSHRQ_M_N_S VRSHRQ_M_N_U])\n+(define_int_iterator VQSUBQ_M_N [VQSUBQ_M_N_U VQSUBQ_M_N_S])\n+(define_int_iterator VADDQ_M [VADDQ_M_U VADDQ_M_S])\n+(define_int_iterator VORNQ_M [VORNQ_M_U VORNQ_M_S])\n+(define_int_iterator VRHADDQ_M [VRHADDQ_M_U VRHADDQ_M_S])\n+(define_int_iterator VQSHLQ_M [VQSHLQ_M_U VQSHLQ_M_S])\n+(define_int_iterator VANDQ_M [VANDQ_M_U VANDQ_M_S])\n+(define_int_iterator VBICQ_M [VBICQ_M_U VBICQ_M_S])\n+(define_int_iterator VSHLQ_M_N [VSHLQ_M_N_S VSHLQ_M_N_U])\n+(define_int_iterator VCADDQ_ROT270_M [VCADDQ_ROT270_M_U VCADDQ_ROT270_M_S])\n+(define_int_iterator VQRSHLQ_M [VQRSHLQ_M_U VQRSHLQ_M_S])\n+(define_int_iterator VQADDQ_M_N [VQADDQ_M_N_U VQADDQ_M_N_S])\n+(define_int_iterator VADDQ_M_N [VADDQ_M_N_S VADDQ_M_N_U])\n+(define_int_iterator VMAXQ_M [VMAXQ_M_S VMAXQ_M_U])\n+(define_int_iterator VQSUBQ_M [VQSUBQ_M_U VQSUBQ_M_S])\n+(define_int_iterator VMLASQ_M_N [VMLASQ_M_N_U VMLASQ_M_N_S])\n+(define_int_iterator VMLADAVAQ_P [VMLADAVAQ_P_U VMLADAVAQ_P_S])\n+(define_int_iterator VBRSRQ_M_N [VBRSRQ_M_N_U VBRSRQ_M_N_S])\n+(define_int_iterator VMULQ_M_N [VMULQ_M_N_U VMULQ_M_N_S])\n+(define_int_iterator VCADDQ_ROT90_M [VCADDQ_ROT90_M_U VCADDQ_ROT90_M_S])\n+(define_int_iterator VMULLTQ_INT_M [VMULLTQ_INT_M_S VMULLTQ_INT_M_U])\n+(define_int_iterator VEORQ_M [VEORQ_M_S VEORQ_M_U])\n+(define_int_iterator VSHRQ_M_N [VSHRQ_M_N_S VSHRQ_M_N_U])\n+(define_int_iterator VSUBQ_M_N [VSUBQ_M_N_S VSUBQ_M_N_U])\n+(define_int_iterator VHADDQ_M [VHADDQ_M_S VHADDQ_M_U])\n+(define_int_iterator VABDQ_M [VABDQ_M_S VABDQ_M_U])\n+(define_int_iterator VMLAQ_M_N [VMLAQ_M_N_S VMLAQ_M_N_U])\n+(define_int_iterator VQSHLQ_M_N [VQSHLQ_M_N_S VQSHLQ_M_N_U])\n+(define_int_iterator VMLALDAVAQ_P [VMLALDAVAQ_P_U VMLALDAVAQ_P_S])\n+(define_int_iterator VMLALDAVAXQ_P [VMLALDAVAXQ_P_U VMLALDAVAXQ_P_S])\n+(define_int_iterator VQRSHRNBQ_M_N [VQRSHRNBQ_M_N_U VQRSHRNBQ_M_N_S])\n+(define_int_iterator VQRSHRNTQ_M_N [VQRSHRNTQ_M_N_S VQRSHRNTQ_M_N_U])\n+(define_int_iterator VQSHRNBQ_M_N [VQSHRNBQ_M_N_U VQSHRNBQ_M_N_S])\n+(define_int_iterator VQSHRNTQ_M_N [VQSHRNTQ_M_N_S VQSHRNTQ_M_N_U])\n+(define_int_iterator VRSHRNBQ_M_N [VRSHRNBQ_M_N_U VRSHRNBQ_M_N_S])\n+(define_int_iterator VRSHRNTQ_M_N [VRSHRNTQ_M_N_U VRSHRNTQ_M_N_S])\n+(define_int_iterator VSHLLBQ_M_N [VSHLLBQ_M_N_U VSHLLBQ_M_N_S])\n+(define_int_iterator VSHLLTQ_M_N [VSHLLTQ_M_N_U VSHLLTQ_M_N_S])\n+(define_int_iterator VSHRNBQ_M_N [VSHRNBQ_M_N_S VSHRNBQ_M_N_U])\n+(define_int_iterator VSHRNTQ_M_N [VSHRNTQ_M_N_S VSHRNTQ_M_N_U])\n+(define_int_iterator VSTRWSBQ [VSTRWQSB_S VSTRWQSB_U])\n+(define_int_iterator VSTRBSOQ [VSTRBQSO_S VSTRBQSO_U])\n+(define_int_iterator VSTRBQ [VSTRBQ_S VSTRBQ_U])\n+(define_int_iterator VLDRBGOQ [VLDRBQGO_S VLDRBQGO_U])\n+(define_int_iterator VLDRBQ [VLDRBQ_S VLDRBQ_U])\n+(define_int_iterator VLDRWGBQ [VLDRWQGB_S VLDRWQGB_U])\n+(define_int_iterator VLD1Q [VLD1Q_S VLD1Q_U])\n+(define_int_iterator VLDRHGOQ [VLDRHQGO_S VLDRHQGO_U])\n+(define_int_iterator VLDRHGSOQ [VLDRHQGSO_S VLDRHQGSO_U])\n+(define_int_iterator VLDRHQ [VLDRHQ_S VLDRHQ_U])\n+(define_int_iterator VLDRWQ [VLDRWQ_S VLDRWQ_U])\n+(define_int_iterator VLDRDGBQ [VLDRDQGB_S VLDRDQGB_U])\n+(define_int_iterator VLDRDGOQ [VLDRDQGO_S VLDRDQGO_U])\n+(define_int_iterator VLDRDGSOQ [VLDRDQGSO_S VLDRDQGSO_U])\n+(define_int_iterator VLDRWGOQ [VLDRWQGO_S VLDRWQGO_U])\n+(define_int_iterator VLDRWGSOQ [VLDRWQGSO_S VLDRWQGSO_U])\n+(define_int_iterator VST1Q [VST1Q_S VST1Q_U])\n+(define_int_iterator VSTRHSOQ [VSTRHQSO_S VSTRHQSO_U])\n+(define_int_iterator VSTRHSSOQ [VSTRHQSSO_S VSTRHQSSO_U])\n+(define_int_iterator VSTRHQ [VSTRHQ_S VSTRHQ_U])\n+(define_int_iterator VSTRWQ [VSTRWQ_S VSTRWQ_U])\n+(define_int_iterator VSTRDSBQ [VSTRDQSB_S VSTRDQSB_U])\n+(define_int_iterator VSTRDSOQ [VSTRDQSO_S VSTRDQSO_U])\n+(define_int_iterator VSTRDSSOQ [VSTRDQSSO_S VSTRDQSSO_U])\n+(define_int_iterator VSTRWSOQ [VSTRWQSO_S VSTRWQSO_U])\n+(define_int_iterator VSTRWSSOQ [VSTRWQSSO_S VSTRWQSSO_U])\n+(define_int_iterator VSTRWSBWBQ [VSTRWQSBWB_S VSTRWQSBWB_U])\n+(define_int_iterator VLDRWGBWBQ [VLDRWQGBWB_S VLDRWQGBWB_U])\n+(define_int_iterator VSTRDSBWBQ [VSTRDQSBWB_S VSTRDQSBWB_U])\n+(define_int_iterator VLDRDGBWBQ [VLDRDQGBWB_S VLDRDQGBWB_U])\n+(define_int_iterator VADCIQ [VADCIQ_U VADCIQ_S])\n+(define_int_iterator VADCIQ_M [VADCIQ_M_U VADCIQ_M_S])\n+(define_int_iterator VSBCQ [VSBCQ_U VSBCQ_S])\n+(define_int_iterator VSBCQ_M [VSBCQ_M_U VSBCQ_M_S])\n+(define_int_iterator VSBCIQ [VSBCIQ_U VSBCIQ_S])\n+(define_int_iterator VSBCIQ_M [VSBCIQ_M_U VSBCIQ_M_S])\n+(define_int_iterator VADCQ [VADCQ_U VADCQ_S])\n+(define_int_iterator VADCQ_M [VADCQ_M_U VADCQ_M_S])\n+(define_int_iterator UQRSHLLQ [UQRSHLL_64 UQRSHLL_48])\n+(define_int_iterator SQRSHRLQ [SQRSHRL_64 SQRSHRL_48])\n+(define_int_iterator VSHLCQ_M [VSHLCQ_M_S VSHLCQ_M_U])"}, {"sha": "4322adfa59fd1ce02429427098bf5df0abe40e7d", "filename": "gcc/config/arm/mve.md", "status": "modified", "additions": 0, "deletions": 648, "changes": 648, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a9a88a0a55e131172960fe56013965a7ab4eaf96/gcc%2Fconfig%2Farm%2Fmve.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a9a88a0a55e131172960fe56013965a7ab4eaf96/gcc%2Fconfig%2Farm%2Fmve.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fmve.md?ref=a9a88a0a55e131172960fe56013965a7ab4eaf96", "patch": "@@ -17,654 +17,6 @@\n ;; along with GCC; see the file COPYING3.  If not see\n ;; <http://www.gnu.org/licenses/>.\n \n-(define_mode_iterator MVE_types [V16QI V8HI V4SI V2DI TI V8HF V4SF V2DF])\n-(define_mode_iterator MVE_VLD_ST [V16QI V8HI V4SI V8HF V4SF])\n-(define_mode_iterator MVE_0 [V8HF V4SF])\n-(define_mode_iterator MVE_1 [V16QI V8HI V4SI V2DI])\n-(define_mode_iterator MVE_3 [V16QI V8HI])\n-(define_mode_iterator MVE_2 [V16QI V8HI V4SI])\n-(define_mode_iterator MVE_5 [V8HI V4SI])\n-(define_mode_iterator MVE_6 [V8HI V4SI])\n-\n-(define_c_enum \"unspec\" [VST4Q VRNDXQ_F VRNDQ_F VRNDPQ_F VRNDNQ_F VRNDMQ_F\n-\t\t\t VRNDAQ_F VREV64Q_F VNEGQ_F VDUPQ_N_F VABSQ_F VREV32Q_F\n-\t\t\t VCVTTQ_F32_F16 VCVTBQ_F32_F16 VCVTQ_TO_F_S VQNEGQ_S\n-\t\t\t VCVTQ_TO_F_U VREV16Q_S VREV16Q_U VADDLVQ_S VMVNQ_N_S\n-\t\t\t VMVNQ_N_U VCVTAQ_S VCVTAQ_U VREV64Q_S VREV64Q_U\n-\t\t\t VQABSQ_S VNEGQ_S VMVNQ_S VMVNQ_U VDUPQ_N_U VDUPQ_N_S\n-\t\t\t VCLZQ_U VCLZQ_S VCLSQ_S VADDVQ_S VADDVQ_U VABSQ_S\n-\t\t\t VREV32Q_U VREV32Q_S VMOVLTQ_U VMOVLTQ_S VMOVLBQ_S\n-\t\t\t VMOVLBQ_U VCVTQ_FROM_F_S VCVTQ_FROM_F_U VCVTPQ_S\n-\t\t\t VCVTPQ_U VCVTNQ_S VCVTNQ_U VCVTMQ_S VCVTMQ_U\n-\t\t\t VADDLVQ_U VCTP8Q VCTP16Q VCTP32Q VCTP64Q VPNOT\n-\t\t\t VCREATEQ_F VCVTQ_N_TO_F_S VCVTQ_N_TO_F_U VBRSRQ_N_F\n-\t\t\t VSUBQ_N_F VCREATEQ_U VCREATEQ_S VSHRQ_N_S VSHRQ_N_U\n-\t\t\t VCVTQ_N_FROM_F_S VCVTQ_N_FROM_F_U VADDLVQ_P_S\n-\t\t\t VADDLVQ_P_U VCMPNEQ_U VCMPNEQ_S VSHLQ_S VSHLQ_U VABDQ_S\n-\t\t\t VADDQ_N_S VADDVAQ_S VADDVQ_P_S VANDQ_S VBICQ_S\n-\t\t\t VBRSRQ_N_S VCADDQ_ROT270_S VCADDQ_ROT90_S VCMPEQQ_S\n-\t\t\t VCMPEQQ_N_S VCMPNEQ_N_S VEORQ_S VHADDQ_S VHADDQ_N_S\n-\t\t\t VHSUBQ_S VHSUBQ_N_S VMAXQ_S VMAXVQ_S VMINQ_S VMINVQ_S\n-\t\t\t VMLADAVQ_S VMULHQ_S VMULLBQ_INT_S VMULLTQ_INT_S VMULQ_S\n-\t\t\t VMULQ_N_S VORNQ_S VORRQ_S VQADDQ_S VQADDQ_N_S VQRSHLQ_S\n-\t\t\t VQRSHLQ_N_S VQSHLQ_S VQSHLQ_N_S VQSHLQ_R_S VQSUBQ_S\n-\t\t\t VQSUBQ_N_S VRHADDQ_S VRMULHQ_S VRSHLQ_S VRSHLQ_N_S\n-\t\t\t VRSHRQ_N_S VSHLQ_N_S VSHLQ_R_S VSUBQ_S VSUBQ_N_S\n-\t\t\t VABDQ_U VADDQ_N_U VADDVAQ_U VADDVQ_P_U VANDQ_U VBICQ_U\n-\t\t\t VBRSRQ_N_U VCADDQ_ROT270_U VCADDQ_ROT90_U VCMPEQQ_U\n-\t\t\t VCMPEQQ_N_U VCMPNEQ_N_U VEORQ_U VHADDQ_U VHADDQ_N_U\n-\t\t\t VHSUBQ_U VHSUBQ_N_U VMAXQ_U VMAXVQ_U VMINQ_U VMINVQ_U\n-\t\t\t VMLADAVQ_U VMULHQ_U VMULLBQ_INT_U VMULLTQ_INT_U VMULQ_U\n-\t\t\t VMULQ_N_U VORNQ_U VORRQ_U VQADDQ_U VQADDQ_N_U VQRSHLQ_U\n-\t\t\t VQRSHLQ_N_U VQSHLQ_U VQSHLQ_N_U VQSHLQ_R_U VQSUBQ_U\n-\t\t\t VQSUBQ_N_U VRHADDQ_U VRMULHQ_U VRSHLQ_U VRSHLQ_N_U\n-\t\t\t VRSHRQ_N_U VSHLQ_N_U VSHLQ_R_U VSUBQ_U VSUBQ_N_U\n-\t\t\t VCMPGEQ_N_S VCMPGEQ_S VCMPGTQ_N_S VCMPGTQ_S VCMPLEQ_N_S\n-\t\t\t VCMPLEQ_S VCMPLTQ_N_S VCMPLTQ_S VHCADDQ_ROT270_S\n-\t\t\t VHCADDQ_ROT90_S VMAXAQ_S VMAXAVQ_S VMINAQ_S VMINAVQ_S\n-\t\t\t VMLADAVXQ_S VMLSDAVQ_S VMLSDAVXQ_S VQDMULHQ_N_S\n-\t\t\t VQDMULHQ_S VQRDMULHQ_N_S VQRDMULHQ_S VQSHLUQ_N_S\n-\t\t\t VCMPCSQ_N_U VCMPCSQ_U VCMPHIQ_N_U VCMPHIQ_U VABDQ_M_S\n-\t\t\t VABDQ_M_U VABDQ_F VADDQ_N_F VANDQ_F VBICQ_F\n-\t\t\t VCADDQ_ROT270_F VCADDQ_ROT90_F VCMPEQQ_F VCMPEQQ_N_F\n-\t\t\t VCMPGEQ_F VCMPGEQ_N_F VCMPGTQ_F VCMPGTQ_N_F VCMPLEQ_F\n-\t\t\t VCMPLEQ_N_F VCMPLTQ_F VCMPLTQ_N_F VCMPNEQ_F VCMPNEQ_N_F\n-\t\t\t VCMULQ_F VCMULQ_ROT180_F VCMULQ_ROT270_F VCMULQ_ROT90_F\n-\t\t\t VEORQ_F VMAXNMAQ_F VMAXNMAVQ_F VMAXNMQ_F VMAXNMVQ_F\n-\t\t\t VMINNMAQ_F VMINNMAVQ_F VMINNMQ_F VMINNMVQ_F VMULQ_F\n-\t\t\t VMULQ_N_F VORNQ_F VORRQ_F VSUBQ_F VADDLVAQ_U\n-\t\t\t VADDLVAQ_S VBICQ_N_U VBICQ_N_S VCTP8Q_M VCTP16Q_M\n-\t\t\t VCTP32Q_M VCTP64Q_M VCVTBQ_F16_F32 VCVTTQ_F16_F32\n-\t\t\t VMLALDAVQ_U VMLALDAVXQ_U VMLALDAVXQ_S VMLALDAVQ_S\n-\t\t\t VMLSLDAVQ_S VMLSLDAVXQ_S VMOVNBQ_U VMOVNBQ_S\n-\t\t\t VMOVNTQ_U VMOVNTQ_S VORRQ_N_S VORRQ_N_U VQDMULLBQ_N_S\n-\t\t\t VQDMULLBQ_S VQDMULLTQ_N_S VQDMULLTQ_S VQMOVNBQ_U\n-\t\t\t VQMOVNBQ_S VQMOVUNBQ_S VQMOVUNTQ_S VRMLALDAVHXQ_S\n-\t\t\t VRMLSLDAVHQ_S VRMLSLDAVHXQ_S VSHLLBQ_S\n-\t\t\t VSHLLBQ_U VSHLLTQ_U VSHLLTQ_S VQMOVNTQ_U VQMOVNTQ_S\n-\t\t\t VSHLLBQ_N_S VSHLLBQ_N_U VSHLLTQ_N_U VSHLLTQ_N_S\n-\t\t\t VRMLALDAVHQ_U VRMLALDAVHQ_S VMULLTQ_POLY_P\n-\t\t\t VMULLBQ_POLY_P VBICQ_M_N_S VBICQ_M_N_U VCMPEQQ_M_F\n-\t\t\t VCVTAQ_M_S VCVTAQ_M_U VCVTQ_M_TO_F_S VCVTQ_M_TO_F_U\n-\t\t\t VQRSHRNBQ_N_U VQRSHRNBQ_N_S VQRSHRUNBQ_N_S\n-\t\t\t VRMLALDAVHAQ_S VABAVQ_S VABAVQ_U VSHLCQ_S VSHLCQ_U\n-\t\t\t VRMLALDAVHAQ_U VABSQ_M_S VADDVAQ_P_S VADDVAQ_P_U\n-\t\t\t VCLSQ_M_S VCLZQ_M_S VCLZQ_M_U VCMPCSQ_M_N_U\n-\t\t\t VCMPCSQ_M_U VCMPEQQ_M_N_S VCMPEQQ_M_N_U VCMPEQQ_M_S\n-\t\t\t VCMPEQQ_M_U VCMPGEQ_M_N_S VCMPGEQ_M_S VCMPGTQ_M_N_S\n-\t\t\t VCMPGTQ_M_S VCMPHIQ_M_N_U VCMPHIQ_M_U VCMPLEQ_M_N_S\n-\t\t\t VCMPLEQ_M_S VCMPLTQ_M_N_S VCMPLTQ_M_S VCMPNEQ_M_N_S\n-\t\t\t VCMPNEQ_M_N_U VCMPNEQ_M_S VCMPNEQ_M_U VDUPQ_M_N_S\n-\t\t\t VDUPQ_M_N_U VDWDUPQ_N_U VDWDUPQ_WB_U VIWDUPQ_N_U\n-\t\t\t VIWDUPQ_WB_U VMAXAQ_M_S VMAXAVQ_P_S VMAXVQ_P_S\n-\t\t\t VMAXVQ_P_U VMINAQ_M_S VMINAVQ_P_S VMINVQ_P_S VMINVQ_P_U\n-\t\t\t VMLADAVAQ_S VMLADAVAQ_U VMLADAVQ_P_S VMLADAVQ_P_U\n-\t\t\t VMLADAVXQ_P_S VMLAQ_N_S VMLAQ_N_U VMLASQ_N_S VMLASQ_N_U\n-\t\t\t VMLSDAVQ_P_S VMLSDAVXQ_P_S VMVNQ_M_S VMVNQ_M_U\n-\t\t\t VNEGQ_M_S VPSELQ_S VPSELQ_U VQABSQ_M_S VQDMLAHQ_N_S\n-\t\t\t VQDMLAHQ_N_U VQNEGQ_M_S VQRDMLADHQ_S VQRDMLADHXQ_S\n-\t\t\t VQRDMLAHQ_N_S VQRDMLAHQ_N_U VQRDMLASHQ_N_S\n-\t\t\t VQRDMLASHQ_N_U VQRDMLSDHQ_S VQRDMLSDHXQ_S VQRSHLQ_M_N_S\n-\t\t\t VQRSHLQ_M_N_U VQSHLQ_M_R_S VQSHLQ_M_R_U VREV64Q_M_S\n-\t\t\t VREV64Q_M_U VRSHLQ_M_N_S VRSHLQ_M_N_U VSHLQ_M_R_S\n-\t\t\t VSHLQ_M_R_U VSLIQ_N_S VSLIQ_N_U VSRIQ_N_S VSRIQ_N_U\n-\t\t\t VQDMLSDHXQ_S VQDMLSDHQ_S VQDMLADHXQ_S VQDMLADHQ_S\n-\t\t\t VMLSDAVAXQ_S VMLSDAVAQ_S VMLADAVAXQ_S\n-\t\t\t VCMPGEQ_M_F VCMPGTQ_M_N_F VMLSLDAVQ_P_S VRMLALDAVHAXQ_S\n-\t\t\t VMLSLDAVXQ_P_S VFMAQ_F VMLSLDAVAQ_S VQSHRUNBQ_N_S\n-\t\t\t VQRSHRUNTQ_N_S VCMLAQ_F VMINNMAQ_M_F VFMASQ_N_F\n-\t\t\t VDUPQ_M_N_F VCMPGTQ_M_F VCMPLTQ_M_F VRMLSLDAVHQ_P_S\n-\t\t\t VQSHRUNTQ_N_S VABSQ_M_F VMAXNMAVQ_P_F VFMAQ_N_F\n-\t\t\t VRMLSLDAVHXQ_P_S VREV32Q_M_F VRMLSLDAVHAQ_S\n-\t\t\t VRMLSLDAVHAXQ_S VCMPLTQ_M_N_F VCMPNEQ_M_F VRNDAQ_M_F\n-\t\t\t VRNDPQ_M_F VADDLVAQ_P_S VQMOVUNBQ_M_S VCMPLEQ_M_F\n-\t\t\t VCMLAQ_ROT180_F VMLSLDAVAXQ_S VRNDXQ_M_F VFMSQ_F\n-\t\t\t VMINNMVQ_P_F VMAXNMVQ_P_F VPSELQ_F VCMLAQ_ROT90_F\n-\t\t\t VQMOVUNTQ_M_S VREV64Q_M_F VNEGQ_M_F VRNDMQ_M_F\n-\t\t\t VCMPLEQ_M_N_F VCMPGEQ_M_N_F VRNDNQ_M_F VMINNMAVQ_P_F\n-\t\t\t VCMPNEQ_M_N_F VRMLALDAVHQ_P_S VRMLALDAVHXQ_P_S\n-\t\t\t VCMPEQQ_M_N_F VCMLAQ_ROT270_F VMAXNMAQ_M_F VRNDQ_M_F\n-\t\t\t VMLALDAVQ_P_U VMLALDAVQ_P_S VQMOVNBQ_M_S VQMOVNBQ_M_U\n-\t\t\t VMOVLTQ_M_U VMOVLTQ_M_S VMOVNBQ_M_U VMOVNBQ_M_S\n-\t\t\t VRSHRNTQ_N_U VRSHRNTQ_N_S VORRQ_M_N_S VORRQ_M_N_U\n-\t\t\t VREV32Q_M_S VREV32Q_M_U VQRSHRNTQ_N_U VQRSHRNTQ_N_S\n-\t\t\t VMOVNTQ_M_U VMOVNTQ_M_S VMOVLBQ_M_U VMOVLBQ_M_S\n-\t\t\t VMLALDAVAQ_S VMLALDAVAQ_U VQSHRNBQ_N_U VQSHRNBQ_N_S\n-\t\t\t VSHRNBQ_N_U VSHRNBQ_N_S VRSHRNBQ_N_S VRSHRNBQ_N_U\n-\t\t\t VMLALDAVXQ_P_U VMLALDAVXQ_P_S VQMOVNTQ_M_U VQMOVNTQ_M_S\n-\t\t\t VMVNQ_M_N_U VMVNQ_M_N_S VQSHRNTQ_N_U VQSHRNTQ_N_S\n-\t\t\t VMLALDAVAXQ_S VMLALDAVAXQ_U VSHRNTQ_N_S VSHRNTQ_N_U\n-\t\t\t VCVTBQ_M_F16_F32 VCVTBQ_M_F32_F16 VCVTTQ_M_F16_F32\n-\t\t\t VCVTTQ_M_F32_F16 VCVTMQ_M_S VCVTMQ_M_U VCVTNQ_M_S\n-\t\t\t VCVTPQ_M_S VCVTPQ_M_U VCVTQ_M_N_FROM_F_S VCVTNQ_M_U\n-\t\t\t VREV16Q_M_S VREV16Q_M_U VREV32Q_M VCVTQ_M_FROM_F_U\n-\t\t\t VCVTQ_M_FROM_F_S VRMLALDAVHQ_P_U VADDLVAQ_P_U\n-\t\t\t VCVTQ_M_N_FROM_F_U VQSHLUQ_M_N_S VABAVQ_P_S\n-\t\t\t VABAVQ_P_U VSHLQ_M_S VSHLQ_M_U VSRIQ_M_N_S\n-\t\t\t VSRIQ_M_N_U VSUBQ_M_U VSUBQ_M_S VCVTQ_M_N_TO_F_U\n-\t\t\t VCVTQ_M_N_TO_F_S VQADDQ_M_U VQADDQ_M_S\n-\t\t\t VRSHRQ_M_N_S VSUBQ_M_N_S VSUBQ_M_N_U VBRSRQ_M_N_S\n-\t\t\t VSUBQ_M_N_F VBICQ_M_F VHADDQ_M_U VBICQ_M_U VBICQ_M_S\n-\t\t\t VMULQ_M_N_U VHADDQ_M_S VORNQ_M_F VMLAQ_M_N_S VQSUBQ_M_U\n-\t\t\t VQSUBQ_M_S VMLAQ_M_N_U VQSUBQ_M_N_U VQSUBQ_M_N_S\n-\t\t\t VMULLTQ_INT_M_S VMULLTQ_INT_M_U VMULQ_M_N_S VMULQ_M_N_F\n-\t\t\t VMLASQ_M_N_U VMLASQ_M_N_S VMAXQ_M_U VQRDMLAHQ_M_N_U\n-\t\t\t VCADDQ_ROT270_M_F VCADDQ_ROT270_M_U VCADDQ_ROT270_M_S\n-\t\t\t VQRSHLQ_M_S VMULQ_M_F VRHADDQ_M_U VSHRQ_M_N_U\n-\t\t\t VRHADDQ_M_S VMULQ_M_S VMULQ_M_U VQRDMLASHQ_M_N_S\n-\t\t\t VRSHLQ_M_S VRSHLQ_M_U VRSHRQ_M_N_U VADDQ_M_N_F\n-\t\t\t VADDQ_M_N_S VADDQ_M_N_U VQRDMLASHQ_M_N_U VMAXQ_M_S\n-\t\t\t VQRDMLAHQ_M_N_S VORRQ_M_S VORRQ_M_U VORRQ_M_F\n-\t\t\t VQRSHLQ_M_U VRMULHQ_M_U VRMULHQ_M_S VMINQ_M_S VMINQ_M_U\n-\t\t\t VANDQ_M_F VANDQ_M_U VANDQ_M_S VHSUBQ_M_N_S VHSUBQ_M_N_U\n-\t\t\t VMULHQ_M_S VMULHQ_M_U VMULLBQ_INT_M_U\n-\t\t\t VMULLBQ_INT_M_S VCADDQ_ROT90_M_F\n-\t\t\t VSHRQ_M_N_S VADDQ_M_U VSLIQ_M_N_U\n-\t\t\t VQADDQ_M_N_S VBRSRQ_M_N_F VABDQ_M_F VBRSRQ_M_N_U\n-\t\t\t VEORQ_M_F VSHLQ_M_N_S VQDMLAHQ_M_N_U VQDMLAHQ_M_N_S\n-\t\t\t VSHLQ_M_N_U VMLADAVAQ_P_U VMLADAVAQ_P_S VSLIQ_M_N_S\n-\t\t\t VQSHLQ_M_U VQSHLQ_M_S VCADDQ_ROT90_M_U VCADDQ_ROT90_M_S\n-\t\t\t VORNQ_M_U VORNQ_M_S VQSHLQ_M_N_S VQSHLQ_M_N_U VADDQ_M_S\n-\t\t\t VHADDQ_M_N_S VADDQ_M_F VQADDQ_M_N_U VEORQ_M_S VEORQ_M_U\n-\t\t\t VHSUBQ_M_S VHSUBQ_M_U VHADDQ_M_N_U VHCADDQ_ROT90_M_S\n-\t\t\t VQRDMLSDHQ_M_S VQRDMLSDHXQ_M_S VQRDMLADHXQ_M_S\n-\t\t\t VQDMULHQ_M_S VMLADAVAXQ_P_S VQDMLADHXQ_M_S\n-\t\t\t VQRDMULHQ_M_S VMLSDAVAXQ_P_S VQDMULHQ_M_N_S\n-\t\t\t VHCADDQ_ROT270_M_S VQDMLSDHQ_M_S VQDMLSDHXQ_M_S\n-\t\t\t VMLSDAVAQ_P_S VQRDMLADHQ_M_S VQDMLADHQ_M_S\n-\t\t\t VMLALDAVAQ_P_U VMLALDAVAQ_P_S VMLALDAVAXQ_P_U\n-\t\t\t VQRSHRNBQ_M_N_U VQRSHRNBQ_M_N_S VQRSHRNTQ_M_N_S\n-\t\t\t VQSHRNBQ_M_N_U VQSHRNBQ_M_N_S VQSHRNTQ_M_N_S\n-\t\t\t VRSHRNBQ_M_N_U VRSHRNBQ_M_N_S VRSHRNTQ_M_N_U\n-\t\t\t VSHLLBQ_M_N_U VSHLLBQ_M_N_S VSHLLTQ_M_N_U VSHLLTQ_M_N_S\n-\t\t\t VSHRNBQ_M_N_S VSHRNBQ_M_N_U VSHRNTQ_M_N_S VSHRNTQ_M_N_U\n-\t\t\t VMLALDAVAXQ_P_S VQRSHRNTQ_M_N_U VQSHRNTQ_M_N_U\n-\t\t\t VRSHRNTQ_M_N_S VQRDMULHQ_M_N_S VRMLALDAVHAQ_P_S\n-\t\t\t VMLSLDAVAQ_P_S VMLSLDAVAXQ_P_S VMULLBQ_POLY_M_P\n-\t\t\t VMULLTQ_POLY_M_P VQDMULLBQ_M_N_S VQDMULLBQ_M_S\n-\t\t\t VQDMULLTQ_M_N_S VQDMULLTQ_M_S VQRSHRUNBQ_M_N_S\n-\t\t\t VQRSHRUNTQ_M_N_SVQSHRUNBQ_M_N_S VQSHRUNTQ_M_N_S\n-\t\t\t VRMLALDAVHAQ_P_U VRMLALDAVHAXQ_P_S VRMLSLDAVHAQ_P_S\n-\t\t\t VRMLSLDAVHAXQ_P_S VQRSHRUNTQ_M_N_S VQSHRUNBQ_M_N_S\n-\t\t\t VCMLAQ_M_F VCMLAQ_ROT180_M_F VCMLAQ_ROT270_M_F\n-\t\t\t VCMLAQ_ROT90_M_F VCMULQ_M_F VCMULQ_ROT180_M_F\n-\t\t\t VCMULQ_ROT270_M_F VCMULQ_ROT90_M_F VFMAQ_M_F\n-\t\t\t VFMAQ_M_N_F VFMASQ_M_N_F VFMSQ_M_F VMAXNMQ_M_F\n-\t\t\t VMINNMQ_M_F VSUBQ_M_F VSTRWQSB_S VSTRWQSB_U\n-\t\t\t VSTRBQSO_S VSTRBQSO_U VSTRBQ_S VSTRBQ_U VLDRBQGO_S\n-\t\t\t VLDRBQGO_U VLDRBQ_S VLDRBQ_U VLDRWQGB_S VLDRWQGB_U\n-\t\t\t VLD1Q_F VLD1Q_S VLD1Q_U VLDRHQ_F VLDRHQGO_S\n-\t\t\t VLDRHQGO_U VLDRHQGSO_S VLDRHQGSO_U VLDRHQ_S VLDRHQ_U\n-\t\t\t VLDRWQ_F VLDRWQ_S VLDRWQ_U VLDRDQGB_S VLDRDQGB_U\n-\t\t\t VLDRDQGO_S VLDRDQGO_U VLDRDQGSO_S VLDRDQGSO_U\n-\t\t\t VLDRHQGO_F VLDRHQGSO_F VLDRWQGB_F VLDRWQGO_F\n-\t\t\t VLDRWQGO_S VLDRWQGO_U VLDRWQGSO_F VLDRWQGSO_S\n-\t\t\t VLDRWQGSO_U VSTRHQ_F VST1Q_S VST1Q_U VSTRHQSO_S\n-\t\t\t VSTRHQSO_U VSTRHQSSO_S VSTRHQSSO_U VSTRHQ_S\n-\t\t\t VSTRHQ_U VSTRWQ_S VSTRWQ_U VSTRWQ_F VST1Q_F VSTRDQSB_S\n-\t\t\t VSTRDQSB_U VSTRDQSO_S VSTRDQSO_U VSTRDQSSO_S\n-\t\t\t VSTRDQSSO_U VSTRWQSO_S VSTRWQSO_U VSTRWQSSO_S\n-\t\t\t VSTRWQSSO_U VSTRHQSO_F VSTRHQSSO_F VSTRWQSB_F\n-\t\t\t VSTRWQSO_F VSTRWQSSO_F VDDUPQ VDDUPQ_M VDWDUPQ\n-\t\t\t VDWDUPQ_M VIDUPQ VIDUPQ_M VIWDUPQ VIWDUPQ_M\n-\t\t\t VSTRWQSBWB_S VSTRWQSBWB_U VLDRWQGBWB_S VLDRWQGBWB_U\n-\t\t\t VSTRWQSBWB_F VLDRWQGBWB_F VSTRDQSBWB_S VSTRDQSBWB_U\n-\t\t\t VLDRDQGBWB_S VLDRDQGBWB_U VADCQ_U VADCQ_M_U VADCQ_S\n-\t\t\t VADCQ_M_S VSBCIQ_U VSBCIQ_S VSBCIQ_M_U VSBCIQ_M_S\n-\t\t\t VSBCQ_U VSBCQ_S VSBCQ_M_U VSBCQ_M_S VADCIQ_U VADCIQ_M_U\n-\t\t\t VADCIQ_S VADCIQ_M_S VLD2Q VLD4Q VST2Q SRSHRL SRSHR\n-\t\t\t URSHR URSHRL SQRSHR UQRSHL UQRSHLL_64 VSHLCQ_M_U\n-\t\t\t UQRSHLL_48 SQRSHRL_64 SQRSHRL_48 VSHLCQ_M_S])\n-\n-(define_mode_attr MVE_CNVT [(V8HI \"V8HF\") (V4SI \"V4SF\") (V8HF \"V8HI\")\n-\t\t\t    (V4SF \"V4SI\")])\n-\n-(define_int_attr supf [(VCVTQ_TO_F_S \"s\") (VCVTQ_TO_F_U \"u\") (VREV16Q_S \"s\")\n-\t\t       (VREV16Q_U \"u\") (VMVNQ_N_S \"s\") (VMVNQ_N_U \"u\")\n-\t\t       (VCVTAQ_U \"u\") (VCVTAQ_S \"s\") (VREV64Q_S \"s\")\n-\t\t       (VREV64Q_U \"u\") (VMVNQ_S \"s\") (VMVNQ_U \"u\")\n-\t\t       (VDUPQ_N_U \"u\") (VDUPQ_N_S\"s\") (VADDVQ_S \"s\")\n-\t\t       (VADDVQ_U \"u\") (VADDVQ_S \"s\") (VADDVQ_U \"u\")\n-\t\t       (VMOVLTQ_U \"u\") (VMOVLTQ_S \"s\") (VMOVLBQ_S \"s\")\n-\t\t       (VMOVLBQ_U \"u\") (VCVTQ_FROM_F_S \"s\") (VCVTQ_FROM_F_U \"u\")\n-\t\t       (VCVTPQ_S \"s\") (VCVTPQ_U \"u\") (VCVTNQ_S \"s\")\n-\t\t       (VCVTNQ_U \"u\") (VCVTMQ_S \"s\") (VCVTMQ_U \"u\")\n-\t\t       (VCLZQ_U \"u\") (VCLZQ_S \"s\") (VREV32Q_U \"u\")\n-\t\t       (VREV32Q_S \"s\") (VADDLVQ_U \"u\") (VADDLVQ_S \"s\")\n-\t\t       (VCVTQ_N_TO_F_S \"s\") (VCVTQ_N_TO_F_U \"u\")\n-\t\t       (VCREATEQ_U \"u\") (VCREATEQ_S \"s\") (VSHRQ_N_S \"s\")\n-\t\t       (VSHRQ_N_U \"u\") (VCVTQ_N_FROM_F_S \"s\") (VSHLQ_U \"u\")\n-\t\t       (VCVTQ_N_FROM_F_U \"u\") (VADDLVQ_P_S \"s\") (VSHLQ_S \"s\")\n-\t\t       (VADDLVQ_P_U \"u\") (VCMPNEQ_U \"u\") (VCMPNEQ_S \"s\")\n-\t\t       (VABDQ_M_S \"s\") (VABDQ_M_U \"u\") (VABDQ_S \"s\")\n-\t\t       (VABDQ_U \"u\") (VADDQ_N_S \"s\") (VADDQ_N_U \"u\")\n-\t\t       (VADDVQ_P_S \"s\")\t(VADDVQ_P_U \"u\") (VANDQ_S \"s\")\n-\t\t       (VANDQ_U \"u\") (VBICQ_S \"s\") (VBICQ_U \"u\")\n-\t\t       (VBRSRQ_N_S \"s\") (VBRSRQ_N_U \"u\") (VCADDQ_ROT270_S \"s\")\n-\t\t       (VCADDQ_ROT270_U \"u\") (VCADDQ_ROT90_S \"s\")\n-\t\t       (VCMPEQQ_S \"s\") (VCMPEQQ_U \"u\") (VCADDQ_ROT90_U \"u\")\n-\t\t       (VCMPEQQ_N_S \"s\") (VCMPEQQ_N_U \"u\") (VCMPNEQ_N_S \"s\")\n-\t\t       (VCMPNEQ_N_U \"u\") (VEORQ_S \"s\") (VEORQ_U \"u\")\n-\t\t       (VHADDQ_N_S \"s\") (VHADDQ_N_U \"u\") (VHADDQ_S \"s\")\n-\t\t       (VHADDQ_U \"u\") (VHSUBQ_N_S \"s\")\t(VHSUBQ_N_U \"u\")\n-\t\t       (VHSUBQ_S \"s\") (VMAXQ_S \"s\") (VMAXQ_U \"u\") (VHSUBQ_U \"u\")\n-\t\t       (VMAXVQ_S \"s\") (VMAXVQ_U \"u\") (VMINQ_S \"s\") (VMINQ_U \"u\")\n-\t\t       (VMINVQ_S \"s\") (VMINVQ_U \"u\") (VMLADAVQ_S \"s\")\n-\t\t       (VMLADAVQ_U \"u\") (VMULHQ_S \"s\") (VMULHQ_U \"u\")\n-\t\t       (VMULLBQ_INT_S \"s\") (VMULLBQ_INT_U \"u\") (VQADDQ_S \"s\")\n-\t\t       (VMULLTQ_INT_S \"s\") (VMULLTQ_INT_U \"u\") (VQADDQ_U \"u\")\n-\t\t       (VMULQ_N_S \"s\") (VMULQ_N_U \"u\") (VMULQ_S \"s\")\n-\t\t       (VMULQ_U \"u\") (VORNQ_S \"s\") (VORNQ_U \"u\") (VORRQ_S \"s\")\n-\t\t       (VORRQ_U \"u\") (VQADDQ_N_S \"s\") (VQADDQ_N_U \"u\")\n-\t\t       (VQRSHLQ_N_S \"s\") (VQRSHLQ_N_U \"u\") (VQRSHLQ_S \"s\")\n-\t\t       (VQRSHLQ_U \"u\") (VQSHLQ_N_S \"s\")\t(VQSHLQ_N_U \"u\")\n-\t\t       (VQSHLQ_R_S \"s\") (VQSHLQ_R_U \"u\") (VQSHLQ_S \"s\")\n-\t\t       (VQSHLQ_U \"u\") (VQSUBQ_N_S \"s\") (VQSUBQ_N_U \"u\")\n-\t\t       (VQSUBQ_S \"s\") (VQSUBQ_U \"u\") (VRHADDQ_S \"s\")\n-\t\t       (VRHADDQ_U \"u\") (VRMULHQ_S \"s\") (VRMULHQ_U \"u\")\n-\t\t       (VRSHLQ_N_S \"s\") (VRSHLQ_N_U \"u\") (VRSHLQ_S \"s\")\n-\t\t       (VRSHLQ_U \"u\") (VRSHRQ_N_S \"s\") (VRSHRQ_N_U \"u\")\n-\t\t       (VSHLQ_N_S \"s\") (VSHLQ_N_U \"u\") (VSHLQ_R_S \"s\")\n-\t\t       (VSHLQ_R_U \"u\") (VSUBQ_N_S \"s\") (VSUBQ_N_U \"u\")\n-\t\t       (VSUBQ_S \"s\") (VSUBQ_U \"u\") (VADDVAQ_S \"s\")\n-\t\t       (VADDVAQ_U \"u\") (VADDLVAQ_S \"s\") (VADDLVAQ_U \"u\")\n-\t\t       (VBICQ_N_S \"s\") (VBICQ_N_U \"u\") (VMLALDAVQ_U \"u\")\n-\t\t       (VMLALDAVQ_S \"s\") (VMLALDAVXQ_U \"u\") (VMLALDAVXQ_S \"s\")\n-\t\t       (VMOVNBQ_U \"u\") (VMOVNBQ_S \"s\") (VMOVNTQ_U \"u\")\n-\t\t       (VMOVNTQ_S \"s\") (VORRQ_N_S \"s\") (VORRQ_N_U \"u\")\n-\t\t       (VQMOVNBQ_U \"u\") (VQMOVNBQ_S \"s\") (VQMOVNTQ_S \"s\")\n-\t\t       (VQMOVNTQ_U \"u\") (VSHLLBQ_N_U \"u\") (VSHLLBQ_N_S \"s\")\n-\t\t       (VSHLLTQ_N_U \"u\") (VSHLLTQ_N_S \"s\") (VRMLALDAVHQ_U \"u\")\n-\t\t       (VRMLALDAVHQ_S \"s\") (VBICQ_M_N_S \"s\") (VBICQ_M_N_U \"u\")\n-\t\t       (VCVTAQ_M_S \"s\") (VCVTAQ_M_U \"u\") (VCVTQ_M_TO_F_S \"s\")\n-\t\t       (VCVTQ_M_TO_F_U \"u\") (VQRSHRNBQ_N_S \"s\")\n-\t\t       (VQRSHRNBQ_N_U \"u\") (VABAVQ_S \"s\") (VABAVQ_U \"u\")\n-\t\t       (VRMLALDAVHAQ_U \"u\") (VRMLALDAVHAQ_S \"s\") (VSHLCQ_S \"s\")\n-\t\t       (VSHLCQ_U \"u\") (VADDVAQ_P_S \"s\") (VADDVAQ_P_U \"u\")\n-\t\t       (VCLZQ_M_S \"s\") (VCLZQ_M_U \"u\") (VCMPEQQ_M_N_S \"s\")\n-\t\t       (VCMPEQQ_M_N_U \"u\") (VCMPEQQ_M_S \"s\") (VCMPEQQ_M_U \"u\")\n-\t\t       (VCMPNEQ_M_N_S \"s\") (VCMPNEQ_M_N_U \"u\") (VCMPNEQ_M_S \"s\")\n-\t\t       (VCMPNEQ_M_U \"u\") (VDUPQ_M_N_S \"s\") (VDUPQ_M_N_U \"u\")\n-\t\t       (VMAXVQ_P_S \"s\") (VMAXVQ_P_U \"u\") (VMINVQ_P_S \"s\")\n-\t\t       (VMINVQ_P_U \"u\") (VMLADAVAQ_S \"s\") (VMLADAVAQ_U \"u\")\n-\t\t       (VMLADAVQ_P_S \"s\") (VMLADAVQ_P_U \"u\") (VMLAQ_N_S \"s\")\n-\t\t       (VMLAQ_N_U \"u\") (VMLASQ_N_S \"s\") (VMLASQ_N_U \"u\")\n-\t\t       (VMVNQ_M_S \"s\") (VMVNQ_M_U \"u\") (VPSELQ_S \"s\")\n-\t\t       (VPSELQ_U \"u\") (VQDMLAHQ_N_S \"s\") (VQDMLAHQ_N_U \"u\")\n-\t\t       (VQRDMLAHQ_N_S \"s\") (VQRDMLAHQ_N_U \"u\")\n-\t\t       (VQRDMLASHQ_N_S \"s\") (VQRDMLASHQ_N_U \"u\")\n-\t\t       (VQRSHLQ_M_N_S \"s\") (VQRSHLQ_M_N_U \"u\")\n-\t\t       (VQSHLQ_M_R_S \"s\") (VQSHLQ_M_R_U \"u\") (VSRIQ_N_S \"s\")\n-\t\t       (VREV64Q_M_S \"s\") (VREV64Q_M_U \"u\") (VSRIQ_N_U \"u\")\n-\t\t       (VRSHLQ_M_N_S \"s\") (VRSHLQ_M_N_U \"u\") (VSHLQ_M_R_S \"s\")\n-\t\t       (VSHLQ_M_R_U \"u\") (VSLIQ_N_S \"s\") (VSLIQ_N_U \"u\")\n-\t\t       (VMLALDAVQ_P_S \"s\") (VQMOVNBQ_M_S \"s\") (VMOVLTQ_M_S \"s\")\n-\t\t       (VMOVNBQ_M_S \"s\") (VRSHRNTQ_N_S \"s\") (VORRQ_M_N_S \"s\")\n-\t\t       (VREV32Q_M_S \"s\") (VQRSHRNTQ_N_S \"s\") (VMOVNTQ_M_S \"s\")\n-\t\t       (VMOVLBQ_M_S \"s\") (VMLALDAVAQ_S \"s\") (VQSHRNBQ_N_S \"s\")\n-\t\t       (VSHRNBQ_N_S \"s\") (VRSHRNBQ_N_S \"s\") (VMLALDAVXQ_P_S \"s\")\n-\t\t       (VQMOVNTQ_M_S \"s\") (VMVNQ_M_N_S \"s\") (VQSHRNTQ_N_S \"s\")\n-\t\t       (VMLALDAVAXQ_S \"s\") (VSHRNTQ_N_S \"s\") (VMLALDAVQ_P_U \"u\")\n-\t\t       (VQMOVNBQ_M_U \"u\") (VMOVLTQ_M_U \"u\") (VMOVNBQ_M_U \"u\")\n-\t\t       (VRSHRNTQ_N_U \"u\") (VORRQ_M_N_U \"u\") (VREV32Q_M_U \"u\")\n-\t\t       (VREV16Q_M_S \"s\") (VREV16Q_M_U \"u\")\n-\t\t       (VQRSHRNTQ_N_U \"u\") (VMOVNTQ_M_U \"u\") (VMOVLBQ_M_U \"u\")\n-\t\t       (VMLALDAVAQ_U \"u\") (VQSHRNBQ_N_U \"u\") (VSHRNBQ_N_U \"u\")\n-\t\t       (VRSHRNBQ_N_U \"u\") (VMLALDAVXQ_P_U \"u\")\n-\t\t       (VMVNQ_M_N_U \"u\") (VQSHRNTQ_N_U \"u\") (VMLALDAVAXQ_U \"u\")\n-\t\t       (VQMOVNTQ_M_U \"u\") (VSHRNTQ_N_U \"u\") (VCVTMQ_M_S \"s\")\n-\t\t       (VCVTMQ_M_U \"u\") (VCVTNQ_M_S \"s\") (VCVTNQ_M_U \"u\")\n-\t\t       (VCVTPQ_M_S \"s\") (VCVTPQ_M_U \"u\") (VADDLVAQ_P_S \"s\")\n-\t\t       (VCVTQ_M_N_FROM_F_U \"u\") (VCVTQ_M_FROM_F_S \"s\")\n-\t\t       (VCVTQ_M_FROM_F_U \"u\") (VRMLALDAVHQ_P_U \"u\")\n-\t\t       (VRMLALDAVHQ_P_S \"s\") (VADDLVAQ_P_U \"u\")\n-\t\t       (VCVTQ_M_N_FROM_F_S \"s\") (VABAVQ_P_U \"u\")\n-\t\t       (VABAVQ_P_S \"s\") (VSHLQ_M_S \"s\") (VSHLQ_M_U \"u\")\n-\t\t       (VSRIQ_M_N_S \"s\") (VSRIQ_M_N_U \"u\") (VSUBQ_M_S \"s\")\n-\t\t       (VSUBQ_M_U \"u\") (VCVTQ_M_N_TO_F_S \"s\")\n-\t\t       (VCVTQ_M_N_TO_F_U \"u\") (VADDQ_M_N_U \"u\")\n-\t\t       (VSHLQ_M_N_S \"s\") (VMAXQ_M_U \"u\") (VHSUBQ_M_N_U \"u\")\n-\t\t       (VMULQ_M_N_S \"s\") (VQSHLQ_M_U \"u\") (VRHADDQ_M_S \"s\")\n-\t\t       (VEORQ_M_U \"u\") (VSHRQ_M_N_U \"u\") (VCADDQ_ROT90_M_U \"u\")\n-\t\t       (VMLADAVAQ_P_U \"u\") (VEORQ_M_S \"s\") (VBRSRQ_M_N_S \"s\")\n-\t\t       (VMULQ_M_U \"u\") (VQRDMLAHQ_M_N_S \"s\") (VHSUBQ_M_N_S \"s\")\n-\t\t       (VQRSHLQ_M_S \"s\") (VMULQ_M_N_U \"u\")\n-\t\t       (VMULQ_M_S \"s\") (VQSHLQ_M_N_U \"u\") (VSLIQ_M_N_U \"u\")\n-\t\t       (VMLADAVAQ_P_S \"s\") (VQRSHLQ_M_U \"u\")\n-\t\t       (VMULLBQ_INT_M_U \"u\") (VSHLQ_M_N_U \"u\") (VQSUBQ_M_U \"u\")\n-\t\t       (VQRDMLASHQ_M_N_U \"u\") (VRSHRQ_M_N_S \"s\")\n-\t\t       (VORNQ_M_S \"s\") (VCADDQ_ROT270_M_S \"s\") (VRHADDQ_M_U \"u\")\n-\t\t       (VRSHRQ_M_N_U \"u\") (VMLASQ_M_N_U \"u\") (VHSUBQ_M_U \"u\")\n-\t\t       (VQSUBQ_M_N_S \"s\") (VMULLTQ_INT_M_S \"s\")\n-\t\t       (VORRQ_M_S \"s\") (VQDMLAHQ_M_N_U \"u\") (VRSHLQ_M_S \"s\")\n-\t\t       (VHADDQ_M_U \"u\") (VHADDQ_M_N_S \"s\") (VMULLTQ_INT_M_U \"u\")\n-\t\t       (VORRQ_M_U \"u\") (VHADDQ_M_S \"s\") (VHADDQ_M_N_U \"u\")\n-\t\t       (VQDMLAHQ_M_N_S \"s\") (VMAXQ_M_S \"s\") (VORNQ_M_U \"u\")\n-\t\t       (VCADDQ_ROT270_M_U \"u\") (VQADDQ_M_U \"u\")\n-\t\t       (VQRDMLASHQ_M_N_S \"s\") (VBICQ_M_U \"u\") (VMINQ_M_U \"u\")\n-\t\t       (VSUBQ_M_N_S \"s\") (VMULLBQ_INT_M_S \"s\") (VQSUBQ_M_S \"s\")\n-\t\t       (VCADDQ_ROT90_M_S \"s\") (VRMULHQ_M_S \"s\") (VANDQ_M_U \"u\")\n-\t\t       (VMULHQ_M_S \"s\") (VADDQ_M_S \"s\") (VQRDMLAHQ_M_N_U \"u\")\n-\t\t       (VMLASQ_M_N_S \"s\") (VHSUBQ_M_S \"s\") (VRMULHQ_M_U \"u\")\n-\t\t       (VQADDQ_M_N_S \"s\") (VSHRQ_M_N_S \"s\") (VANDQ_M_S \"s\")\n-\t\t       (VABDQ_M_U \"u\") (VQSHLQ_M_S \"s\") (VABDQ_M_S \"s\")\n-\t\t       (VSUBQ_M_N_U \"u\") (VMLAQ_M_N_S \"s\") (VBRSRQ_M_N_U \"u\")\n-\t\t       (VADDQ_M_U \"u\") (VRSHLQ_M_U \"u\") (VSLIQ_M_N_S \"s\")\n-\t\t       (VQADDQ_M_N_U \"u\") (VADDQ_M_N_S \"s\") (VQSUBQ_M_N_U \"u\")\n-\t\t       (VMLAQ_M_N_U \"u\") (VMINQ_M_S \"s\") (VMULHQ_M_U \"u\")\n-\t\t       (VQADDQ_M_S \"s\") (VBICQ_M_S \"s\") (VQSHLQ_M_N_S \"s\")\n-\t\t       (VQSHRNTQ_M_N_S \"s\") (VQSHRNTQ_M_N_U \"u\")\n-\t\t       (VSHRNTQ_M_N_U \"u\") (VSHRNTQ_M_N_S \"s\")\n-\t\t       (VSHRNBQ_M_N_S \"s\") (VSHRNBQ_M_N_U \"u\")\n-\t\t       (VSHLLTQ_M_N_S \"s\") (VSHLLTQ_M_N_U \"u\")\n-\t\t       (VSHLLBQ_M_N_S \"s\") (VSHLLBQ_M_N_U \"u\")\n-\t\t       (VRSHRNTQ_M_N_S \"s\") (VRSHRNTQ_M_N_U \"u\")\n-\t\t       (VRSHRNBQ_M_N_U \"u\") (VRSHRNBQ_M_N_S \"s\")\n-\t\t       (VQSHRNTQ_M_N_U \"u\") (VQSHRNTQ_M_N_S \"s\")\n-\t\t       (VQSHRNBQ_M_N_S \"s\") (VQSHRNBQ_M_N_U \"u\")\n-\t\t       (VQRSHRNTQ_M_N_S \"s\") (VQRSHRNTQ_M_N_U \"u\")\n-\t\t       (VQRSHRNBQ_M_N_S \"s\") (VQRSHRNBQ_M_N_U \"u\")\n-\t\t       (VMLALDAVAXQ_P_S \"s\") (VMLALDAVAXQ_P_U \"u\")\n-\t\t       (VMLALDAVAQ_P_S \"s\") (VMLALDAVAQ_P_U \"u\")\n-\t\t       (VSTRWQSB_S \"s\") (VSTRWQSB_U \"u\") (VSTRBQSO_S \"s\")\n-\t\t       (VSTRBQSO_U \"u\") (VSTRBQ_S \"s\") (VSTRBQ_U \"u\")\n-\t\t       (VLDRBQGO_S \"s\") (VLDRBQGO_U \"u\") (VLDRBQ_S \"s\")\n-\t\t       (VLDRBQ_U \"u\") (VLDRWQGB_S \"s\") (VLDRWQGB_U \"u\")\n-\t\t       (VLD1Q_S \"s\") (VLD1Q_U \"u\") (VLDRHQGO_S \"s\")\n-\t\t       (VLDRHQGO_U \"u\") (VLDRHQGSO_S \"s\") (VLDRHQGSO_U \"u\")\n-\t\t       (VLDRHQ_S \"s\") (VLDRHQ_U \"u\") (VLDRWQ_S \"s\")\n-\t\t       (VLDRWQ_U \"u\") (VLDRDQGB_S \"s\") (VLDRDQGB_U \"u\")\n-\t\t       (VLDRDQGO_S \"s\") (VLDRDQGO_U \"u\") (VLDRDQGSO_S \"s\")\n-\t\t       (VLDRDQGSO_U \"u\") (VLDRWQGO_S \"s\") (VLDRWQGO_U \"u\")\n-\t\t       (VLDRWQGSO_S \"s\") (VLDRWQGSO_U \"u\") (VST1Q_S \"s\")\n-\t\t       (VST1Q_U \"u\") (VSTRHQSO_S \"s\") (VSTRHQSO_U \"u\")\n-\t\t       (VSTRHQSSO_S \"s\") (VSTRHQSSO_U \"u\") (VSTRHQ_S \"s\")\n-\t\t       (VSTRHQ_U \"u\") (VSTRWQ_S \"s\") (VSTRWQ_U \"u\")\n-\t\t       (VSTRDQSB_S \"s\") (VSTRDQSB_U \"u\") (VSTRDQSO_S \"s\")\n-\t\t       (VSTRDQSO_U \"u\") (VSTRDQSSO_S \"s\") (VSTRDQSSO_U \"u\")\n-\t\t       (VSTRWQSO_U \"u\") (VSTRWQSO_S \"s\") (VSTRWQSSO_U \"u\")\n-\t\t       (VSTRWQSSO_S \"s\") (VSTRWQSBWB_S \"s\") (VSTRWQSBWB_U \"u\")\n-\t\t       (VLDRWQGBWB_S \"s\") (VLDRWQGBWB_U \"u\") (VLDRDQGBWB_S \"s\")\n-\t\t       (VLDRDQGBWB_U \"u\") (VSTRDQSBWB_S \"s\") (VADCQ_M_S \"s\")\n-\t\t       (VSTRDQSBWB_U \"u\") (VSBCQ_U \"u\")  (VSBCQ_M_U \"u\")\n-\t\t       (VSBCQ_S \"s\")  (VSBCQ_M_S \"s\") (VSBCIQ_U \"u\")\n-\t\t       (VSBCIQ_M_U \"u\") (VSBCIQ_S \"s\") (VSBCIQ_M_S \"s\")\n-\t\t       (VADCQ_U \"u\")  (VADCQ_M_U \"u\") (VADCQ_S \"s\")\n-\t\t       (VADCIQ_U \"u\") (VADCIQ_M_U \"u\") (VADCIQ_S \"s\")\n-\t\t       (VADCIQ_M_S \"s\") (SQRSHRL_64 \"64\") (SQRSHRL_48 \"48\")\n-\t\t       (UQRSHLL_64 \"64\") (UQRSHLL_48 \"48\") (VSHLCQ_M_S \"s\")\n-\t\t       (VSHLCQ_M_U \"u\")])\n-\n-(define_int_attr mode1 [(VCTP8Q \"8\") (VCTP16Q \"16\") (VCTP32Q \"32\")\n-\t\t\t(VCTP64Q \"64\") (VCTP8Q_M \"8\") (VCTP16Q_M \"16\")\n-\t\t\t(VCTP32Q_M \"32\") (VCTP64Q_M \"64\")])\n-(define_mode_attr MVE_pred2 [(V16QI \"mve_imm_8\") (V8HI \"mve_imm_16\")\n-\t\t\t     (V4SI \"mve_imm_32\")\n-\t\t\t     (V8HF \"mve_imm_16\") (V4SF \"mve_imm_32\")])\n-(define_mode_attr MVE_constraint2 [(V16QI \"Rb\") (V8HI \"Rd\") (V4SI \"Rf\")\n-\t\t\t\t    (V8HF \"Rd\") (V4SF \"Rf\")])\n-(define_mode_attr MVE_LANES [(V16QI \"16\") (V8HI \"8\") (V4SI \"4\")])\n-(define_mode_attr MVE_constraint [ (V16QI \"Ra\") (V8HI \"Rc\") (V4SI \"Re\")])\n-(define_mode_attr MVE_pred [ (V16QI \"mve_imm_7\") (V8HI \"mve_imm_15\")\n-\t\t\t\t   (V4SI \"mve_imm_31\")])\n-(define_mode_attr MVE_constraint3 [ (V8HI \"Rb\") (V4SI \"Rd\")])\n-(define_mode_attr MVE_pred3 [ (V8HI \"mve_imm_8\") (V4SI \"mve_imm_16\")])\n-(define_mode_attr MVE_constraint1 [ (V8HI \"Ra\") (V4SI \"Rc\")])\n-(define_mode_attr MVE_pred1 [ (V8HI \"mve_imm_7\") (V4SI \"mve_imm_15\")])\n-(define_mode_attr MVE_B_ELEM [ (V16QI \"V16QI\") (V8HI \"V8QI\") (V4SI \"V4QI\")])\n-(define_mode_attr MVE_H_ELEM [ (V8HI \"V8HI\") (V4SI \"V4HI\")])\n-(define_mode_attr V_sz_elem1 [(V16QI \"b\") (V8HI  \"h\") (V4SI \"w\") (V8HF \"h\")\n-\t\t\t      (V4SF \"w\")])\n-(define_mode_attr V_extr_elem [(V16QI \"u8\") (V8HI \"u16\") (V4SI \"32\")\n-                              (V8HF \"u16\") (V4SF \"32\")])\n-\n-(define_mode_attr earlyclobber_32 [(V16QI \"=w\") (V8HI \"=w\") (V4SI \"=&w\")\n-\t\t\t\t\t\t(V8HF \"=w\") (V4SF \"=&w\")])\n-\n-(define_int_iterator VCVTQ_TO_F [VCVTQ_TO_F_S VCVTQ_TO_F_U])\n-(define_int_iterator VMVNQ_N [VMVNQ_N_U VMVNQ_N_S])\n-(define_int_iterator VREV64Q [VREV64Q_S VREV64Q_U])\n-(define_int_iterator VCVTQ_FROM_F [VCVTQ_FROM_F_S VCVTQ_FROM_F_U])\n-(define_int_iterator VREV16Q [VREV16Q_U VREV16Q_S])\n-(define_int_iterator VCVTAQ [VCVTAQ_U VCVTAQ_S])\n-(define_int_iterator VMVNQ [VMVNQ_U VMVNQ_S])\n-(define_int_iterator VDUPQ_N [VDUPQ_N_U VDUPQ_N_S])\n-(define_int_iterator VCLZQ [VCLZQ_U VCLZQ_S])\n-(define_int_iterator VADDVQ [VADDVQ_U VADDVQ_S])\n-(define_int_iterator VREV32Q [VREV32Q_U VREV32Q_S])\n-(define_int_iterator VMOVLBQ [VMOVLBQ_S VMOVLBQ_U])\n-(define_int_iterator VMOVLTQ [VMOVLTQ_U VMOVLTQ_S])\n-(define_int_iterator VCVTPQ [VCVTPQ_S VCVTPQ_U])\n-(define_int_iterator VCVTNQ [VCVTNQ_S VCVTNQ_U])\n-(define_int_iterator VCVTMQ [VCVTMQ_S VCVTMQ_U])\n-(define_int_iterator VADDLVQ [VADDLVQ_U VADDLVQ_S])\n-(define_int_iterator VCTPQ [VCTP8Q VCTP16Q VCTP32Q VCTP64Q])\n-(define_int_iterator VCTPQ_M [VCTP8Q_M VCTP16Q_M VCTP32Q_M VCTP64Q_M])\n-(define_int_iterator VCVTQ_N_TO_F [VCVTQ_N_TO_F_S VCVTQ_N_TO_F_U])\n-(define_int_iterator VCREATEQ [VCREATEQ_U VCREATEQ_S])\n-(define_int_iterator VSHRQ_N [VSHRQ_N_S VSHRQ_N_U])\n-(define_int_iterator VCVTQ_N_FROM_F [VCVTQ_N_FROM_F_S VCVTQ_N_FROM_F_U])\n-(define_int_iterator VADDLVQ_P [VADDLVQ_P_S VADDLVQ_P_U])\n-(define_int_iterator VCMPNEQ [VCMPNEQ_U VCMPNEQ_S])\n-(define_int_iterator VSHLQ [VSHLQ_S VSHLQ_U])\n-(define_int_iterator VABDQ [VABDQ_S VABDQ_U])\n-(define_int_iterator VADDQ_N [VADDQ_N_S VADDQ_N_U])\n-(define_int_iterator VADDVAQ [VADDVAQ_S VADDVAQ_U])\n-(define_int_iterator VADDVQ_P [VADDVQ_P_U VADDVQ_P_S])\n-(define_int_iterator VANDQ [VANDQ_U VANDQ_S])\n-(define_int_iterator VBICQ [VBICQ_S VBICQ_U])\n-(define_int_iterator VBRSRQ_N [VBRSRQ_N_U VBRSRQ_N_S])\n-(define_int_iterator VCADDQ_ROT270 [VCADDQ_ROT270_S VCADDQ_ROT270_U])\n-(define_int_iterator VCADDQ_ROT90 [VCADDQ_ROT90_U VCADDQ_ROT90_S])\n-(define_int_iterator VCMPEQQ [VCMPEQQ_U VCMPEQQ_S])\n-(define_int_iterator VCMPEQQ_N [VCMPEQQ_N_S VCMPEQQ_N_U])\n-(define_int_iterator VCMPNEQ_N [VCMPNEQ_N_U VCMPNEQ_N_S])\n-(define_int_iterator VEORQ [VEORQ_U VEORQ_S])\n-(define_int_iterator VHADDQ [VHADDQ_S VHADDQ_U])\n-(define_int_iterator VHADDQ_N [VHADDQ_N_U VHADDQ_N_S])\n-(define_int_iterator VHSUBQ [VHSUBQ_S VHSUBQ_U])\n-(define_int_iterator VHSUBQ_N [VHSUBQ_N_U VHSUBQ_N_S])\n-(define_int_iterator VMAXQ [VMAXQ_U VMAXQ_S])\n-(define_int_iterator VMAXVQ [VMAXVQ_U VMAXVQ_S])\n-(define_int_iterator VMINQ [VMINQ_S VMINQ_U])\n-(define_int_iterator VMINVQ [VMINVQ_U VMINVQ_S])\n-(define_int_iterator VMLADAVQ [VMLADAVQ_U VMLADAVQ_S])\n-(define_int_iterator VMULHQ [VMULHQ_S VMULHQ_U])\n-(define_int_iterator VMULLBQ_INT [VMULLBQ_INT_U VMULLBQ_INT_S])\n-(define_int_iterator VMULLTQ_INT [VMULLTQ_INT_U VMULLTQ_INT_S])\n-(define_int_iterator VMULQ [VMULQ_U VMULQ_S])\n-(define_int_iterator VMULQ_N [VMULQ_N_U VMULQ_N_S])\n-(define_int_iterator VORNQ [VORNQ_U VORNQ_S])\n-(define_int_iterator VORRQ [VORRQ_S VORRQ_U])\n-(define_int_iterator VQADDQ [VQADDQ_U VQADDQ_S])\n-(define_int_iterator VQADDQ_N [VQADDQ_N_S VQADDQ_N_U])\n-(define_int_iterator VQRSHLQ [VQRSHLQ_S VQRSHLQ_U])\n-(define_int_iterator VQRSHLQ_N [VQRSHLQ_N_S VQRSHLQ_N_U])\n-(define_int_iterator VQSHLQ [VQSHLQ_S VQSHLQ_U])\n-(define_int_iterator VQSHLQ_N [VQSHLQ_N_S VQSHLQ_N_U])\n-(define_int_iterator VQSHLQ_R [VQSHLQ_R_U VQSHLQ_R_S])\n-(define_int_iterator VQSUBQ [VQSUBQ_U VQSUBQ_S])\n-(define_int_iterator VQSUBQ_N [VQSUBQ_N_S VQSUBQ_N_U])\n-(define_int_iterator VRHADDQ [VRHADDQ_S VRHADDQ_U])\n-(define_int_iterator VRMULHQ [VRMULHQ_S VRMULHQ_U])\n-(define_int_iterator VRSHLQ [VRSHLQ_S VRSHLQ_U])\n-(define_int_iterator VRSHLQ_N [VRSHLQ_N_U VRSHLQ_N_S])\n-(define_int_iterator VRSHRQ_N [VRSHRQ_N_S VRSHRQ_N_U])\n-(define_int_iterator VSHLQ_N [VSHLQ_N_U VSHLQ_N_S])\n-(define_int_iterator VSHLQ_R [VSHLQ_R_S VSHLQ_R_U])\n-(define_int_iterator VSUBQ [VSUBQ_S VSUBQ_U])\n-(define_int_iterator VSUBQ_N [VSUBQ_N_S VSUBQ_N_U])\n-(define_int_iterator VADDLVAQ [VADDLVAQ_S VADDLVAQ_U])\n-(define_int_iterator VBICQ_N [VBICQ_N_S VBICQ_N_U])\n-(define_int_iterator VMLALDAVQ [VMLALDAVQ_U VMLALDAVQ_S])\n-(define_int_iterator VMLALDAVXQ [VMLALDAVXQ_U VMLALDAVXQ_S])\n-(define_int_iterator VMOVNBQ [VMOVNBQ_U VMOVNBQ_S])\n-(define_int_iterator VMOVNTQ [VMOVNTQ_S VMOVNTQ_U])\n-(define_int_iterator VORRQ_N [VORRQ_N_U VORRQ_N_S])\n-(define_int_iterator VQMOVNBQ [VQMOVNBQ_U VQMOVNBQ_S])\n-(define_int_iterator VQMOVNTQ [VQMOVNTQ_U VQMOVNTQ_S])\n-(define_int_iterator VSHLLBQ_N [VSHLLBQ_N_S VSHLLBQ_N_U])\n-(define_int_iterator VSHLLTQ_N [VSHLLTQ_N_U VSHLLTQ_N_S])\n-(define_int_iterator VRMLALDAVHQ [VRMLALDAVHQ_U VRMLALDAVHQ_S])\n-(define_int_iterator VBICQ_M_N [VBICQ_M_N_S VBICQ_M_N_U])\n-(define_int_iterator VCVTAQ_M [VCVTAQ_M_S VCVTAQ_M_U])\n-(define_int_iterator VCVTQ_M_TO_F [VCVTQ_M_TO_F_S VCVTQ_M_TO_F_U])\n-(define_int_iterator VQRSHRNBQ_N [VQRSHRNBQ_N_U VQRSHRNBQ_N_S])\n-(define_int_iterator VABAVQ [VABAVQ_S VABAVQ_U])\n-(define_int_iterator VSHLCQ [VSHLCQ_S VSHLCQ_U])\n-(define_int_iterator VRMLALDAVHAQ [VRMLALDAVHAQ_S VRMLALDAVHAQ_U])\n-(define_int_iterator VADDVAQ_P [VADDVAQ_P_S VADDVAQ_P_U])\n-(define_int_iterator VCLZQ_M [VCLZQ_M_S VCLZQ_M_U])\n-(define_int_iterator VCMPEQQ_M_N [VCMPEQQ_M_N_S VCMPEQQ_M_N_U])\n-(define_int_iterator VCMPEQQ_M [VCMPEQQ_M_S VCMPEQQ_M_U])\n-(define_int_iterator VCMPNEQ_M_N [VCMPNEQ_M_N_S VCMPNEQ_M_N_U])\n-(define_int_iterator VCMPNEQ_M [VCMPNEQ_M_S VCMPNEQ_M_U])\n-(define_int_iterator VDUPQ_M_N [VDUPQ_M_N_S VDUPQ_M_N_U])\n-(define_int_iterator VMAXVQ_P [VMAXVQ_P_S VMAXVQ_P_U])\n-(define_int_iterator VMINVQ_P [VMINVQ_P_S VMINVQ_P_U])\n-(define_int_iterator VMLADAVAQ [VMLADAVAQ_S VMLADAVAQ_U])\n-(define_int_iterator VMLADAVQ_P [VMLADAVQ_P_S VMLADAVQ_P_U])\n-(define_int_iterator VMLAQ_N [VMLAQ_N_S VMLAQ_N_U])\n-(define_int_iterator VMLASQ_N [VMLASQ_N_S VMLASQ_N_U])\n-(define_int_iterator VMVNQ_M [VMVNQ_M_S VMVNQ_M_U])\n-(define_int_iterator VPSELQ [VPSELQ_S VPSELQ_U])\n-(define_int_iterator VQDMLAHQ_N [VQDMLAHQ_N_S VQDMLAHQ_N_U])\n-(define_int_iterator VQRDMLAHQ_N [VQRDMLAHQ_N_S VQRDMLAHQ_N_U])\n-(define_int_iterator VQRDMLASHQ_N [VQRDMLASHQ_N_S VQRDMLASHQ_N_U])\n-(define_int_iterator VQRSHLQ_M_N [VQRSHLQ_M_N_S VQRSHLQ_M_N_U])\n-(define_int_iterator VQSHLQ_M_R [VQSHLQ_M_R_S VQSHLQ_M_R_U])\n-(define_int_iterator VREV64Q_M [VREV64Q_M_S VREV64Q_M_U])\n-(define_int_iterator VRSHLQ_M_N [VRSHLQ_M_N_S VRSHLQ_M_N_U])\n-(define_int_iterator VSHLQ_M_R [VSHLQ_M_R_S VSHLQ_M_R_U])\n-(define_int_iterator VSLIQ_N [VSLIQ_N_S VSLIQ_N_U])\n-(define_int_iterator VSRIQ_N [VSRIQ_N_S VSRIQ_N_U])\n-(define_int_iterator VMLALDAVQ_P [VMLALDAVQ_P_U VMLALDAVQ_P_S])\n-(define_int_iterator VQMOVNBQ_M [VQMOVNBQ_M_S VQMOVNBQ_M_U])\n-(define_int_iterator VMOVLTQ_M [VMOVLTQ_M_U VMOVLTQ_M_S])\n-(define_int_iterator VMOVNBQ_M [VMOVNBQ_M_U VMOVNBQ_M_S])\n-(define_int_iterator VRSHRNTQ_N [VRSHRNTQ_N_U VRSHRNTQ_N_S])\n-(define_int_iterator VORRQ_M_N [VORRQ_M_N_S VORRQ_M_N_U])\n-(define_int_iterator VREV32Q_M [VREV32Q_M_S VREV32Q_M_U])\n-(define_int_iterator VREV16Q_M [VREV16Q_M_S VREV16Q_M_U])\n-(define_int_iterator VQRSHRNTQ_N [VQRSHRNTQ_N_U VQRSHRNTQ_N_S])\n-(define_int_iterator VMOVNTQ_M [VMOVNTQ_M_U VMOVNTQ_M_S])\n-(define_int_iterator VMOVLBQ_M [VMOVLBQ_M_U VMOVLBQ_M_S])\n-(define_int_iterator VMLALDAVAQ [VMLALDAVAQ_S VMLALDAVAQ_U])\n-(define_int_iterator VQSHRNBQ_N [VQSHRNBQ_N_U VQSHRNBQ_N_S])\n-(define_int_iterator VSHRNBQ_N [VSHRNBQ_N_U VSHRNBQ_N_S])\n-(define_int_iterator VRSHRNBQ_N [VRSHRNBQ_N_S VRSHRNBQ_N_U])\n-(define_int_iterator VMLALDAVXQ_P [VMLALDAVXQ_P_U VMLALDAVXQ_P_S])\n-(define_int_iterator VQMOVNTQ_M [VQMOVNTQ_M_U VQMOVNTQ_M_S])\n-(define_int_iterator VMVNQ_M_N [VMVNQ_M_N_U VMVNQ_M_N_S])\n-(define_int_iterator VQSHRNTQ_N [VQSHRNTQ_N_U VQSHRNTQ_N_S])\n-(define_int_iterator VMLALDAVAXQ [VMLALDAVAXQ_S VMLALDAVAXQ_U])\n-(define_int_iterator VSHRNTQ_N [VSHRNTQ_N_S VSHRNTQ_N_U])\n-(define_int_iterator VCVTMQ_M [VCVTMQ_M_S VCVTMQ_M_U])\n-(define_int_iterator VCVTNQ_M [VCVTNQ_M_S VCVTNQ_M_U])\n-(define_int_iterator VCVTPQ_M [VCVTPQ_M_S VCVTPQ_M_U])\n-(define_int_iterator VCVTQ_M_N_FROM_F [VCVTQ_M_N_FROM_F_S VCVTQ_M_N_FROM_F_U])\n-(define_int_iterator VCVTQ_M_FROM_F [VCVTQ_M_FROM_F_U VCVTQ_M_FROM_F_S])\n-(define_int_iterator VRMLALDAVHQ_P [VRMLALDAVHQ_P_S VRMLALDAVHQ_P_U])\n-(define_int_iterator VADDLVAQ_P [VADDLVAQ_P_U VADDLVAQ_P_S])\n-(define_int_iterator VABAVQ_P [VABAVQ_P_S VABAVQ_P_U])\n-(define_int_iterator VSHLQ_M [VSHLQ_M_S VSHLQ_M_U])\n-(define_int_iterator VSRIQ_M_N [VSRIQ_M_N_S VSRIQ_M_N_U])\n-(define_int_iterator VSUBQ_M [VSUBQ_M_U VSUBQ_M_S])\n-(define_int_iterator VCVTQ_M_N_TO_F [VCVTQ_M_N_TO_F_U VCVTQ_M_N_TO_F_S])\n-(define_int_iterator VHSUBQ_M [VHSUBQ_M_S VHSUBQ_M_U])\n-(define_int_iterator VSLIQ_M_N [VSLIQ_M_N_U VSLIQ_M_N_S])\n-(define_int_iterator VRSHLQ_M [VRSHLQ_M_S VRSHLQ_M_U])\n-(define_int_iterator VMINQ_M [VMINQ_M_S VMINQ_M_U])\n-(define_int_iterator VMULLBQ_INT_M [VMULLBQ_INT_M_U VMULLBQ_INT_M_S])\n-(define_int_iterator VMULHQ_M [VMULHQ_M_S VMULHQ_M_U])\n-(define_int_iterator VMULQ_M [VMULQ_M_S VMULQ_M_U])\n-(define_int_iterator VHSUBQ_M_N [VHSUBQ_M_N_S VHSUBQ_M_N_U])\n-(define_int_iterator VHADDQ_M_N [VHADDQ_M_N_S VHADDQ_M_N_U])\n-(define_int_iterator VORRQ_M [VORRQ_M_S VORRQ_M_U])\n-(define_int_iterator VRMULHQ_M [VRMULHQ_M_U VRMULHQ_M_S])\n-(define_int_iterator VQADDQ_M [VQADDQ_M_U VQADDQ_M_S])\n-(define_int_iterator VRSHRQ_M_N [VRSHRQ_M_N_S VRSHRQ_M_N_U])\n-(define_int_iterator VQSUBQ_M_N [VQSUBQ_M_N_U VQSUBQ_M_N_S])\n-(define_int_iterator VADDQ_M [VADDQ_M_U VADDQ_M_S])\n-(define_int_iterator VORNQ_M [VORNQ_M_U VORNQ_M_S])\n-(define_int_iterator VRHADDQ_M [VRHADDQ_M_U VRHADDQ_M_S])\n-(define_int_iterator VQSHLQ_M [VQSHLQ_M_U VQSHLQ_M_S])\n-(define_int_iterator VANDQ_M [VANDQ_M_U VANDQ_M_S])\n-(define_int_iterator VBICQ_M [VBICQ_M_U VBICQ_M_S])\n-(define_int_iterator VSHLQ_M_N [VSHLQ_M_N_S VSHLQ_M_N_U])\n-(define_int_iterator VCADDQ_ROT270_M [VCADDQ_ROT270_M_U VCADDQ_ROT270_M_S])\n-(define_int_iterator VQRSHLQ_M [VQRSHLQ_M_U VQRSHLQ_M_S])\n-(define_int_iterator VQADDQ_M_N [VQADDQ_M_N_U VQADDQ_M_N_S])\n-(define_int_iterator VADDQ_M_N [VADDQ_M_N_S VADDQ_M_N_U])\n-(define_int_iterator VMAXQ_M [VMAXQ_M_S VMAXQ_M_U])\n-(define_int_iterator VQSUBQ_M [VQSUBQ_M_U VQSUBQ_M_S])\n-(define_int_iterator VMLASQ_M_N [VMLASQ_M_N_U VMLASQ_M_N_S])\n-(define_int_iterator VMLADAVAQ_P [VMLADAVAQ_P_U VMLADAVAQ_P_S])\n-(define_int_iterator VBRSRQ_M_N [VBRSRQ_M_N_U VBRSRQ_M_N_S])\n-(define_int_iterator VMULQ_M_N [VMULQ_M_N_U VMULQ_M_N_S])\n-(define_int_iterator VCADDQ_ROT90_M [VCADDQ_ROT90_M_U VCADDQ_ROT90_M_S])\n-(define_int_iterator VMULLTQ_INT_M [VMULLTQ_INT_M_S VMULLTQ_INT_M_U])\n-(define_int_iterator VEORQ_M [VEORQ_M_S VEORQ_M_U])\n-(define_int_iterator VSHRQ_M_N [VSHRQ_M_N_S VSHRQ_M_N_U])\n-(define_int_iterator VSUBQ_M_N [VSUBQ_M_N_S VSUBQ_M_N_U])\n-(define_int_iterator VHADDQ_M [VHADDQ_M_S VHADDQ_M_U])\n-(define_int_iterator VABDQ_M [VABDQ_M_S VABDQ_M_U])\n-(define_int_iterator VMLAQ_M_N [VMLAQ_M_N_S VMLAQ_M_N_U])\n-(define_int_iterator VQSHLQ_M_N [VQSHLQ_M_N_S VQSHLQ_M_N_U])\n-(define_int_iterator VMLALDAVAQ_P [VMLALDAVAQ_P_U VMLALDAVAQ_P_S])\n-(define_int_iterator VMLALDAVAXQ_P [VMLALDAVAXQ_P_U VMLALDAVAXQ_P_S])\n-(define_int_iterator VQRSHRNBQ_M_N [VQRSHRNBQ_M_N_U VQRSHRNBQ_M_N_S])\n-(define_int_iterator VQRSHRNTQ_M_N [VQRSHRNTQ_M_N_S VQRSHRNTQ_M_N_U])\n-(define_int_iterator VQSHRNBQ_M_N [VQSHRNBQ_M_N_U VQSHRNBQ_M_N_S])\n-(define_int_iterator VQSHRNTQ_M_N [VQSHRNTQ_M_N_S VQSHRNTQ_M_N_U])\n-(define_int_iterator VRSHRNBQ_M_N [VRSHRNBQ_M_N_U VRSHRNBQ_M_N_S])\n-(define_int_iterator VRSHRNTQ_M_N [VRSHRNTQ_M_N_U VRSHRNTQ_M_N_S])\n-(define_int_iterator VSHLLBQ_M_N [VSHLLBQ_M_N_U VSHLLBQ_M_N_S])\n-(define_int_iterator VSHLLTQ_M_N [VSHLLTQ_M_N_U VSHLLTQ_M_N_S])\n-(define_int_iterator VSHRNBQ_M_N [VSHRNBQ_M_N_S VSHRNBQ_M_N_U])\n-(define_int_iterator VSHRNTQ_M_N [VSHRNTQ_M_N_S VSHRNTQ_M_N_U])\n-(define_int_iterator VSTRWSBQ [VSTRWQSB_S VSTRWQSB_U])\n-(define_int_iterator VSTRBSOQ [VSTRBQSO_S VSTRBQSO_U])\n-(define_int_iterator VSTRBQ [VSTRBQ_S VSTRBQ_U])\n-(define_int_iterator VLDRBGOQ [VLDRBQGO_S VLDRBQGO_U])\n-(define_int_iterator VLDRBQ [VLDRBQ_S VLDRBQ_U])\n-(define_int_iterator VLDRWGBQ [VLDRWQGB_S VLDRWQGB_U])\n-(define_int_iterator VLD1Q [VLD1Q_S VLD1Q_U])\n-(define_int_iterator VLDRHGOQ [VLDRHQGO_S VLDRHQGO_U])\n-(define_int_iterator VLDRHGSOQ [VLDRHQGSO_S VLDRHQGSO_U])\n-(define_int_iterator VLDRHQ [VLDRHQ_S VLDRHQ_U])\n-(define_int_iterator VLDRWQ [VLDRWQ_S VLDRWQ_U])\n-(define_int_iterator VLDRDGBQ [VLDRDQGB_S VLDRDQGB_U])\n-(define_int_iterator VLDRDGOQ [VLDRDQGO_S VLDRDQGO_U])\n-(define_int_iterator VLDRDGSOQ [VLDRDQGSO_S VLDRDQGSO_U])\n-(define_int_iterator VLDRWGOQ [VLDRWQGO_S VLDRWQGO_U])\n-(define_int_iterator VLDRWGSOQ [VLDRWQGSO_S VLDRWQGSO_U])\n-(define_int_iterator VST1Q [VST1Q_S VST1Q_U])\n-(define_int_iterator VSTRHSOQ [VSTRHQSO_S VSTRHQSO_U])\n-(define_int_iterator VSTRHSSOQ [VSTRHQSSO_S VSTRHQSSO_U])\n-(define_int_iterator VSTRHQ [VSTRHQ_S VSTRHQ_U])\n-(define_int_iterator VSTRWQ [VSTRWQ_S VSTRWQ_U])\n-(define_int_iterator VSTRDSBQ [VSTRDQSB_S VSTRDQSB_U])\n-(define_int_iterator VSTRDSOQ [VSTRDQSO_S VSTRDQSO_U])\n-(define_int_iterator VSTRDSSOQ [VSTRDQSSO_S VSTRDQSSO_U])\n-(define_int_iterator VSTRWSOQ [VSTRWQSO_S VSTRWQSO_U])\n-(define_int_iterator VSTRWSSOQ [VSTRWQSSO_S VSTRWQSSO_U])\n-(define_int_iterator VSTRWSBWBQ [VSTRWQSBWB_S VSTRWQSBWB_U])\n-(define_int_iterator VLDRWGBWBQ [VLDRWQGBWB_S VLDRWQGBWB_U])\n-(define_int_iterator VSTRDSBWBQ [VSTRDQSBWB_S VSTRDQSBWB_U])\n-(define_int_iterator VLDRDGBWBQ [VLDRDQGBWB_S VLDRDQGBWB_U])\n-(define_int_iterator VADCIQ [VADCIQ_U VADCIQ_S])\n-(define_int_iterator VADCIQ_M [VADCIQ_M_U VADCIQ_M_S])\n-(define_int_iterator VSBCQ [VSBCQ_U VSBCQ_S])\n-(define_int_iterator VSBCQ_M [VSBCQ_M_U VSBCQ_M_S])\n-(define_int_iterator VSBCIQ [VSBCIQ_U VSBCIQ_S])\n-(define_int_iterator VSBCIQ_M [VSBCIQ_M_U VSBCIQ_M_S])\n-(define_int_iterator VADCQ [VADCQ_U VADCQ_S])\n-(define_int_iterator VADCQ_M [VADCQ_M_U VADCQ_M_S])\n-(define_int_iterator UQRSHLLQ [UQRSHLL_64 UQRSHLL_48])\n-(define_int_iterator SQRSHRLQ [SQRSHRL_64 SQRSHRL_48])\n-(define_int_iterator VSHLCQ_M [VSHLCQ_M_S VSHLCQ_M_U])\n-\n (define_insn \"*mve_mov<mode>\"\n   [(set (match_operand:MVE_types 0 \"nonimmediate_operand\" \"=w,w,r,w,w,r,w,Ux,w\")\n \t(match_operand:MVE_types 1 \"general_operand\" \"w,r,w,Dn,Uxi,r,Dm,w,Ul\"))]"}, {"sha": "caee18a95723f79b1bc12601fb3862732de35a02", "filename": "gcc/config/arm/unspecs.md", "status": "modified", "additions": 802, "deletions": 0, "changes": 802, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a9a88a0a55e131172960fe56013965a7ab4eaf96/gcc%2Fconfig%2Farm%2Funspecs.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a9a88a0a55e131172960fe56013965a7ab4eaf96/gcc%2Fconfig%2Farm%2Funspecs.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Funspecs.md?ref=a9a88a0a55e131172960fe56013965a7ab4eaf96", "patch": "@@ -519,3 +519,805 @@\n   UNSPEC_BFMAB\n   UNSPEC_BFMAT\n ])\n+\n+;; Enumerators for MVE unspecs.\n+(define_c_enum \"unspec\" [\n+  VST4Q\n+  VRNDXQ_F\n+  VRNDQ_F\n+  VRNDPQ_F\n+  VRNDNQ_F\n+  VRNDMQ_F\n+  VRNDAQ_F\n+  VREV64Q_F\n+  VNEGQ_F\n+  VDUPQ_N_F\n+  VABSQ_F\n+  VREV32Q_F\n+  VCVTTQ_F32_F16\n+  VCVTBQ_F32_F16\n+  VCVTQ_TO_F_S\n+  VQNEGQ_S\n+  VCVTQ_TO_F_U\n+  VREV16Q_S\n+  VREV16Q_U\n+  VADDLVQ_S\n+  VMVNQ_N_S\n+  VMVNQ_N_U\n+  VCVTAQ_S\n+  VCVTAQ_U\n+  VREV64Q_S\n+  VREV64Q_U\n+  VQABSQ_S\n+  VNEGQ_S\n+  VMVNQ_S\n+  VMVNQ_U\n+  VDUPQ_N_U\n+  VDUPQ_N_S\n+  VCLZQ_U\n+  VCLZQ_S\n+  VCLSQ_S\n+  VADDVQ_S\n+  VADDVQ_U\n+  VABSQ_S\n+  VREV32Q_U\n+  VREV32Q_S\n+  VMOVLTQ_U\n+  VMOVLTQ_S\n+  VMOVLBQ_S\n+  VMOVLBQ_U\n+  VCVTQ_FROM_F_S\n+  VCVTQ_FROM_F_U\n+  VCVTPQ_S\n+  VCVTPQ_U\n+  VCVTNQ_S\n+  VCVTNQ_U\n+  VCVTMQ_S\n+  VCVTMQ_U\n+  VADDLVQ_U\n+  VCTP8Q\n+  VCTP16Q\n+  VCTP32Q\n+  VCTP64Q\n+  VPNOT\n+  VCREATEQ_F\n+  VCVTQ_N_TO_F_S\n+  VCVTQ_N_TO_F_U\n+  VBRSRQ_N_F\n+  VSUBQ_N_F\n+  VCREATEQ_U\n+  VCREATEQ_S\n+  VSHRQ_N_S\n+  VSHRQ_N_U\n+  VCVTQ_N_FROM_F_S\n+  VCVTQ_N_FROM_F_U\n+  VADDLVQ_P_S\n+  VADDLVQ_P_U\n+  VCMPNEQ_U\n+  VCMPNEQ_S\n+  VSHLQ_S\n+  VSHLQ_U\n+  VABDQ_S\n+  VADDQ_N_S\n+  VADDVAQ_S\n+  VADDVQ_P_S\n+  VANDQ_S\n+  VBICQ_S\n+  VBRSRQ_N_S\n+  VCADDQ_ROT270_S\n+  VCADDQ_ROT90_S\n+  VCMPEQQ_S\n+  VCMPEQQ_N_S\n+  VCMPNEQ_N_S\n+  VEORQ_S\n+  VHADDQ_S\n+  VHADDQ_N_S\n+  VHSUBQ_S\n+  VHSUBQ_N_S\n+  VMAXQ_S\n+  VMAXVQ_S\n+  VMINQ_S\n+  VMINVQ_S\n+  VMLADAVQ_S\n+  VMULHQ_S\n+  VMULLBQ_INT_S\n+  VMULLTQ_INT_S\n+  VMULQ_S\n+  VMULQ_N_S\n+  VORNQ_S\n+  VORRQ_S\n+  VQADDQ_S\n+  VQADDQ_N_S\n+  VQRSHLQ_S\n+  VQRSHLQ_N_S\n+  VQSHLQ_S\n+  VQSHLQ_N_S\n+  VQSHLQ_R_S\n+  VQSUBQ_S\n+  VQSUBQ_N_S\n+  VRHADDQ_S\n+  VRMULHQ_S\n+  VRSHLQ_S\n+  VRSHLQ_N_S\n+  VRSHRQ_N_S\n+  VSHLQ_N_S\n+  VSHLQ_R_S\n+  VSUBQ_S\n+  VSUBQ_N_S\n+  VABDQ_U\n+  VADDQ_N_U\n+  VADDVAQ_U\n+  VADDVQ_P_U\n+  VANDQ_U\n+  VBICQ_U\n+  VBRSRQ_N_U\n+  VCADDQ_ROT270_U\n+  VCADDQ_ROT90_U\n+  VCMPEQQ_U\n+  VCMPEQQ_N_U\n+  VCMPNEQ_N_U\n+  VEORQ_U\n+  VHADDQ_U\n+  VHADDQ_N_U\n+  VHSUBQ_U\n+  VHSUBQ_N_U\n+  VMAXQ_U\n+  VMAXVQ_U\n+  VMINQ_U\n+  VMINVQ_U\n+  VMLADAVQ_U\n+  VMULHQ_U\n+  VMULLBQ_INT_U\n+  VMULLTQ_INT_U\n+  VMULQ_U\n+  VMULQ_N_U\n+  VORNQ_U\n+  VORRQ_U\n+  VQADDQ_U\n+  VQADDQ_N_U\n+  VQRSHLQ_U\n+  VQRSHLQ_N_U\n+  VQSHLQ_U\n+  VQSHLQ_N_U\n+  VQSHLQ_R_U\n+  VQSUBQ_U\n+  VQSUBQ_N_U\n+  VRHADDQ_U\n+  VRMULHQ_U\n+  VRSHLQ_U\n+  VRSHLQ_N_U\n+  VRSHRQ_N_U\n+  VSHLQ_N_U\n+  VSHLQ_R_U\n+  VSUBQ_U\n+  VSUBQ_N_U\n+  VCMPGEQ_N_S\n+  VCMPGEQ_S\n+  VCMPGTQ_N_S\n+  VCMPGTQ_S\n+  VCMPLEQ_N_S\n+  VCMPLEQ_S\n+  VCMPLTQ_N_S\n+  VCMPLTQ_S\n+  VHCADDQ_ROT270_S\n+  VHCADDQ_ROT90_S\n+  VMAXAQ_S\n+  VMAXAVQ_S\n+  VMINAQ_S\n+  VMINAVQ_S\n+  VMLADAVXQ_S\n+  VMLSDAVQ_S\n+  VMLSDAVXQ_S\n+  VQDMULHQ_N_S\n+  VQDMULHQ_S\n+  VQRDMULHQ_N_S\n+  VQRDMULHQ_S\n+  VQSHLUQ_N_S\n+  VCMPCSQ_N_U\n+  VCMPCSQ_U\n+  VCMPHIQ_N_U\n+  VCMPHIQ_U\n+  VABDQ_M_S\n+  VABDQ_M_U\n+  VABDQ_F\n+  VADDQ_N_F\n+  VANDQ_F\n+  VBICQ_F\n+  VCADDQ_ROT270_F\n+  VCADDQ_ROT90_F\n+  VCMPEQQ_F\n+  VCMPEQQ_N_F\n+  VCMPGEQ_F\n+  VCMPGEQ_N_F\n+  VCMPGTQ_F\n+  VCMPGTQ_N_F\n+  VCMPLEQ_F\n+  VCMPLEQ_N_F\n+  VCMPLTQ_F\n+  VCMPLTQ_N_F\n+  VCMPNEQ_F\n+  VCMPNEQ_N_F\n+  VCMULQ_F\n+  VCMULQ_ROT180_F\n+  VCMULQ_ROT270_F\n+  VCMULQ_ROT90_F\n+  VEORQ_F\n+  VMAXNMAQ_F\n+  VMAXNMAVQ_F\n+  VMAXNMQ_F\n+  VMAXNMVQ_F\n+  VMINNMAQ_F\n+  VMINNMAVQ_F\n+  VMINNMQ_F\n+  VMINNMVQ_F\n+  VMULQ_F\n+  VMULQ_N_F\n+  VORNQ_F\n+  VORRQ_F\n+  VSUBQ_F\n+  VADDLVAQ_U\n+  VADDLVAQ_S\n+  VBICQ_N_U\n+  VBICQ_N_S\n+  VCTP8Q_M\n+  VCTP16Q_M\n+  VCTP32Q_M\n+  VCTP64Q_M\n+  VCVTBQ_F16_F32\n+  VCVTTQ_F16_F32\n+  VMLALDAVQ_U\n+  VMLALDAVXQ_U\n+  VMLALDAVXQ_S\n+  VMLALDAVQ_S\n+  VMLSLDAVQ_S\n+  VMLSLDAVXQ_S\n+  VMOVNBQ_U\n+  VMOVNBQ_S\n+  VMOVNTQ_U\n+  VMOVNTQ_S\n+  VORRQ_N_S\n+  VORRQ_N_U\n+  VQDMULLBQ_N_S\n+  VQDMULLBQ_S\n+  VQDMULLTQ_N_S\n+  VQDMULLTQ_S\n+  VQMOVNBQ_U\n+  VQMOVNBQ_S\n+  VQMOVUNBQ_S\n+  VQMOVUNTQ_S\n+  VRMLALDAVHXQ_S\n+  VRMLSLDAVHQ_S\n+  VRMLSLDAVHXQ_S\n+  VSHLLBQ_S\n+  VSHLLBQ_U\n+  VSHLLTQ_U\n+  VSHLLTQ_S\n+  VQMOVNTQ_U\n+  VQMOVNTQ_S\n+  VSHLLBQ_N_S\n+  VSHLLBQ_N_U\n+  VSHLLTQ_N_U\n+  VSHLLTQ_N_S\n+  VRMLALDAVHQ_U\n+  VRMLALDAVHQ_S\n+  VMULLTQ_POLY_P\n+  VMULLBQ_POLY_P\n+  VBICQ_M_N_S\n+  VBICQ_M_N_U\n+  VCMPEQQ_M_F\n+  VCVTAQ_M_S\n+  VCVTAQ_M_U\n+  VCVTQ_M_TO_F_S\n+  VCVTQ_M_TO_F_U\n+  VQRSHRNBQ_N_U\n+  VQRSHRNBQ_N_S\n+  VQRSHRUNBQ_N_S\n+  VRMLALDAVHAQ_S\n+  VABAVQ_S\n+  VABAVQ_U\n+  VSHLCQ_S\n+  VSHLCQ_U\n+  VRMLALDAVHAQ_U\n+  VABSQ_M_S\n+  VADDVAQ_P_S\n+  VADDVAQ_P_U\n+  VCLSQ_M_S\n+  VCLZQ_M_S\n+  VCLZQ_M_U\n+  VCMPCSQ_M_N_U\n+  VCMPCSQ_M_U\n+  VCMPEQQ_M_N_S\n+  VCMPEQQ_M_N_U\n+  VCMPEQQ_M_S\n+  VCMPEQQ_M_U\n+  VCMPGEQ_M_N_S\n+  VCMPGEQ_M_S\n+  VCMPGTQ_M_N_S\n+  VCMPGTQ_M_S\n+  VCMPHIQ_M_N_U\n+  VCMPHIQ_M_U\n+  VCMPLEQ_M_N_S\n+  VCMPLEQ_M_S\n+  VCMPLTQ_M_N_S\n+  VCMPLTQ_M_S\n+  VCMPNEQ_M_N_S\n+  VCMPNEQ_M_N_U\n+  VCMPNEQ_M_S\n+  VCMPNEQ_M_U\n+  VDUPQ_M_N_S\n+  VDUPQ_M_N_U\n+  VDWDUPQ_N_U\n+  VDWDUPQ_WB_U\n+  VIWDUPQ_N_U\n+  VIWDUPQ_WB_U\n+  VMAXAQ_M_S\n+  VMAXAVQ_P_S\n+  VMAXVQ_P_S\n+  VMAXVQ_P_U\n+  VMINAQ_M_S\n+  VMINAVQ_P_S\n+  VMINVQ_P_S\n+  VMINVQ_P_U\n+  VMLADAVAQ_S\n+  VMLADAVAQ_U\n+  VMLADAVQ_P_S\n+  VMLADAVQ_P_U\n+  VMLADAVXQ_P_S\n+  VMLAQ_N_S\n+  VMLAQ_N_U\n+  VMLASQ_N_S\n+  VMLASQ_N_U\n+  VMLSDAVQ_P_S\n+  VMLSDAVXQ_P_S\n+  VMVNQ_M_S\n+  VMVNQ_M_U\n+  VNEGQ_M_S\n+  VPSELQ_S\n+  VPSELQ_U\n+  VQABSQ_M_S\n+  VQDMLAHQ_N_S\n+  VQDMLAHQ_N_U\n+  VQNEGQ_M_S\n+  VQRDMLADHQ_S\n+  VQRDMLADHXQ_S\n+  VQRDMLAHQ_N_S\n+  VQRDMLAHQ_N_U\n+  VQRDMLASHQ_N_S\n+  VQRDMLASHQ_N_U\n+  VQRDMLSDHQ_S\n+  VQRDMLSDHXQ_S\n+  VQRSHLQ_M_N_S\n+  VQRSHLQ_M_N_U\n+  VQSHLQ_M_R_S\n+  VQSHLQ_M_R_U\n+  VREV64Q_M_S\n+  VREV64Q_M_U\n+  VRSHLQ_M_N_S\n+  VRSHLQ_M_N_U\n+  VSHLQ_M_R_S\n+  VSHLQ_M_R_U\n+  VSLIQ_N_S\n+  VSLIQ_N_U\n+  VSRIQ_N_S\n+  VSRIQ_N_U\n+  VQDMLSDHXQ_S\n+  VQDMLSDHQ_S\n+  VQDMLADHXQ_S\n+  VQDMLADHQ_S\n+  VMLSDAVAXQ_S\n+  VMLSDAVAQ_S\n+  VMLADAVAXQ_S\n+  VCMPGEQ_M_F\n+  VCMPGTQ_M_N_F\n+  VMLSLDAVQ_P_S\n+  VRMLALDAVHAXQ_S\n+  VMLSLDAVXQ_P_S\n+  VFMAQ_F\n+  VMLSLDAVAQ_S\n+  VQSHRUNBQ_N_S\n+  VQRSHRUNTQ_N_S\n+  VCMLAQ_F\n+  VMINNMAQ_M_F\n+  VFMASQ_N_F\n+  VDUPQ_M_N_F\n+  VCMPGTQ_M_F\n+  VCMPLTQ_M_F\n+  VRMLSLDAVHQ_P_S\n+  VQSHRUNTQ_N_S\n+  VABSQ_M_F\n+  VMAXNMAVQ_P_F\n+  VFMAQ_N_F\n+  VRMLSLDAVHXQ_P_S\n+  VREV32Q_M_F\n+  VRMLSLDAVHAQ_S\n+  VRMLSLDAVHAXQ_S\n+  VCMPLTQ_M_N_F\n+  VCMPNEQ_M_F\n+  VRNDAQ_M_F\n+  VRNDPQ_M_F\n+  VADDLVAQ_P_S\n+  VQMOVUNBQ_M_S\n+  VCMPLEQ_M_F\n+  VCMLAQ_ROT180_F\n+  VMLSLDAVAXQ_S\n+  VRNDXQ_M_F\n+  VFMSQ_F\n+  VMINNMVQ_P_F\n+  VMAXNMVQ_P_F\n+  VPSELQ_F\n+  VCMLAQ_ROT90_F\n+  VQMOVUNTQ_M_S\n+  VREV64Q_M_F\n+  VNEGQ_M_F\n+  VRNDMQ_M_F\n+  VCMPLEQ_M_N_F\n+  VCMPGEQ_M_N_F\n+  VRNDNQ_M_F\n+  VMINNMAVQ_P_F\n+  VCMPNEQ_M_N_F\n+  VRMLALDAVHQ_P_S\n+  VRMLALDAVHXQ_P_S\n+  VCMPEQQ_M_N_F\n+  VCMLAQ_ROT270_F\n+  VMAXNMAQ_M_F\n+  VRNDQ_M_F\n+  VMLALDAVQ_P_U\n+  VMLALDAVQ_P_S\n+  VQMOVNBQ_M_S\n+  VQMOVNBQ_M_U\n+  VMOVLTQ_M_U\n+  VMOVLTQ_M_S\n+  VMOVNBQ_M_U\n+  VMOVNBQ_M_S\n+  VRSHRNTQ_N_U\n+  VRSHRNTQ_N_S\n+  VORRQ_M_N_S\n+  VORRQ_M_N_U\n+  VREV32Q_M_S\n+  VREV32Q_M_U\n+  VQRSHRNTQ_N_U\n+  VQRSHRNTQ_N_S\n+  VMOVNTQ_M_U\n+  VMOVNTQ_M_S\n+  VMOVLBQ_M_U\n+  VMOVLBQ_M_S\n+  VMLALDAVAQ_S\n+  VMLALDAVAQ_U\n+  VQSHRNBQ_N_U\n+  VQSHRNBQ_N_S\n+  VSHRNBQ_N_U\n+  VSHRNBQ_N_S\n+  VRSHRNBQ_N_S\n+  VRSHRNBQ_N_U\n+  VMLALDAVXQ_P_U\n+  VMLALDAVXQ_P_S\n+  VQMOVNTQ_M_U\n+  VQMOVNTQ_M_S\n+  VMVNQ_M_N_U\n+  VMVNQ_M_N_S\n+  VQSHRNTQ_N_U\n+  VQSHRNTQ_N_S\n+  VMLALDAVAXQ_S\n+  VMLALDAVAXQ_U\n+  VSHRNTQ_N_S\n+  VSHRNTQ_N_U\n+  VCVTBQ_M_F16_F32\n+  VCVTBQ_M_F32_F16\n+  VCVTTQ_M_F16_F32\n+  VCVTTQ_M_F32_F16\n+  VCVTMQ_M_S\n+  VCVTMQ_M_U\n+  VCVTNQ_M_S\n+  VCVTPQ_M_S\n+  VCVTPQ_M_U\n+  VCVTQ_M_N_FROM_F_S\n+  VCVTNQ_M_U\n+  VREV16Q_M_S\n+  VREV16Q_M_U\n+  VREV32Q_M\n+  VCVTQ_M_FROM_F_U\n+  VCVTQ_M_FROM_F_S\n+  VRMLALDAVHQ_P_U\n+  VADDLVAQ_P_U\n+  VCVTQ_M_N_FROM_F_U\n+  VQSHLUQ_M_N_S\n+  VABAVQ_P_S\n+  VABAVQ_P_U\n+  VSHLQ_M_S\n+  VSHLQ_M_U\n+  VSRIQ_M_N_S\n+  VSRIQ_M_N_U\n+  VSUBQ_M_U\n+  VSUBQ_M_S\n+  VCVTQ_M_N_TO_F_U\n+  VCVTQ_M_N_TO_F_S\n+  VQADDQ_M_U\n+  VQADDQ_M_S\n+  VRSHRQ_M_N_S\n+  VSUBQ_M_N_S\n+  VSUBQ_M_N_U\n+  VBRSRQ_M_N_S\n+  VSUBQ_M_N_F\n+  VBICQ_M_F\n+  VHADDQ_M_U\n+  VBICQ_M_U\n+  VBICQ_M_S\n+  VMULQ_M_N_U\n+  VHADDQ_M_S\n+  VORNQ_M_F\n+  VMLAQ_M_N_S\n+  VQSUBQ_M_U\n+  VQSUBQ_M_S\n+  VMLAQ_M_N_U\n+  VQSUBQ_M_N_U\n+  VQSUBQ_M_N_S\n+  VMULLTQ_INT_M_S\n+  VMULLTQ_INT_M_U\n+  VMULQ_M_N_S\n+  VMULQ_M_N_F\n+  VMLASQ_M_N_U\n+  VMLASQ_M_N_S\n+  VMAXQ_M_U\n+  VQRDMLAHQ_M_N_U\n+  VCADDQ_ROT270_M_F\n+  VCADDQ_ROT270_M_U\n+  VCADDQ_ROT270_M_S\n+  VQRSHLQ_M_S\n+  VMULQ_M_F\n+  VRHADDQ_M_U\n+  VSHRQ_M_N_U\n+  VRHADDQ_M_S\n+  VMULQ_M_S\n+  VMULQ_M_U\n+  VQRDMLASHQ_M_N_S\n+  VRSHLQ_M_S\n+  VRSHLQ_M_U\n+  VRSHRQ_M_N_U\n+  VADDQ_M_N_F\n+  VADDQ_M_N_S\n+  VADDQ_M_N_U\n+  VQRDMLASHQ_M_N_U\n+  VMAXQ_M_S\n+  VQRDMLAHQ_M_N_S\n+  VORRQ_M_S\n+  VORRQ_M_U\n+  VORRQ_M_F\n+  VQRSHLQ_M_U\n+  VRMULHQ_M_U\n+  VRMULHQ_M_S\n+  VMINQ_M_S\n+  VMINQ_M_U\n+  VANDQ_M_F\n+  VANDQ_M_U\n+  VANDQ_M_S\n+  VHSUBQ_M_N_S\n+  VHSUBQ_M_N_U\n+  VMULHQ_M_S\n+  VMULHQ_M_U\n+  VMULLBQ_INT_M_U\n+  VMULLBQ_INT_M_S\n+  VCADDQ_ROT90_M_F\n+  VSHRQ_M_N_S\n+  VADDQ_M_U\n+  VSLIQ_M_N_U\n+  VQADDQ_M_N_S\n+  VBRSRQ_M_N_F\n+  VABDQ_M_F\n+  VBRSRQ_M_N_U\n+  VEORQ_M_F\n+  VSHLQ_M_N_S\n+  VQDMLAHQ_M_N_U\n+  VQDMLAHQ_M_N_S\n+  VSHLQ_M_N_U\n+  VMLADAVAQ_P_U\n+  VMLADAVAQ_P_S\n+  VSLIQ_M_N_S\n+  VQSHLQ_M_U\n+  VQSHLQ_M_S\n+  VCADDQ_ROT90_M_U\n+  VCADDQ_ROT90_M_S\n+  VORNQ_M_U\n+  VORNQ_M_S\n+  VQSHLQ_M_N_S\n+  VQSHLQ_M_N_U\n+  VADDQ_M_S\n+  VHADDQ_M_N_S\n+  VADDQ_M_F\n+  VQADDQ_M_N_U\n+  VEORQ_M_S\n+  VEORQ_M_U\n+  VHSUBQ_M_S\n+  VHSUBQ_M_U\n+  VHADDQ_M_N_U\n+  VHCADDQ_ROT90_M_S\n+  VQRDMLSDHQ_M_S\n+  VQRDMLSDHXQ_M_S\n+  VQRDMLADHXQ_M_S\n+  VQDMULHQ_M_S\n+  VMLADAVAXQ_P_S\n+  VQDMLADHXQ_M_S\n+  VQRDMULHQ_M_S\n+  VMLSDAVAXQ_P_S\n+  VQDMULHQ_M_N_S\n+  VHCADDQ_ROT270_M_S\n+  VQDMLSDHQ_M_S\n+  VQDMLSDHXQ_M_S\n+  VMLSDAVAQ_P_S\n+  VQRDMLADHQ_M_S\n+  VQDMLADHQ_M_S\n+  VMLALDAVAQ_P_U\n+  VMLALDAVAQ_P_S\n+  VMLALDAVAXQ_P_U\n+  VQRSHRNBQ_M_N_U\n+  VQRSHRNBQ_M_N_S\n+  VQRSHRNTQ_M_N_S\n+  VQSHRNBQ_M_N_U\n+  VQSHRNBQ_M_N_S\n+  VQSHRNTQ_M_N_S\n+  VRSHRNBQ_M_N_U\n+  VRSHRNBQ_M_N_S\n+  VRSHRNTQ_M_N_U\n+  VSHLLBQ_M_N_U\n+  VSHLLBQ_M_N_S\n+  VSHLLTQ_M_N_U\n+  VSHLLTQ_M_N_S\n+  VSHRNBQ_M_N_S\n+  VSHRNBQ_M_N_U\n+  VSHRNTQ_M_N_S\n+  VSHRNTQ_M_N_U\n+  VMLALDAVAXQ_P_S\n+  VQRSHRNTQ_M_N_U\n+  VQSHRNTQ_M_N_U\n+  VRSHRNTQ_M_N_S\n+  VQRDMULHQ_M_N_S\n+  VRMLALDAVHAQ_P_S\n+  VMLSLDAVAQ_P_S\n+  VMLSLDAVAXQ_P_S\n+  VMULLBQ_POLY_M_P\n+  VMULLTQ_POLY_M_P\n+  VQDMULLBQ_M_N_S\n+  VQDMULLBQ_M_S\n+  VQDMULLTQ_M_N_S\n+  VQDMULLTQ_M_S\n+  VQRSHRUNBQ_M_N_S\n+  VQSHRUNBQ_M_N_S\n+  VQSHRUNTQ_M_N_S\n+  VRMLALDAVHAQ_P_U\n+  VRMLALDAVHAXQ_P_S\n+  VRMLSLDAVHAQ_P_S\n+  VRMLSLDAVHAXQ_P_S\n+  VQRSHRUNTQ_M_N_S\n+  VCMLAQ_M_F\n+  VCMLAQ_ROT180_M_F\n+  VCMLAQ_ROT270_M_F\n+  VCMLAQ_ROT90_M_F\n+  VCMULQ_M_F\n+  VCMULQ_ROT180_M_F\n+  VCMULQ_ROT270_M_F\n+  VCMULQ_ROT90_M_F\n+  VFMAQ_M_F\n+  VFMAQ_M_N_F\n+  VFMASQ_M_N_F\n+  VFMSQ_M_F\n+  VMAXNMQ_M_F\n+  VMINNMQ_M_F\n+  VSUBQ_M_F\n+  VSTRWQSB_S\n+  VSTRWQSB_U\n+  VSTRBQSO_S\n+  VSTRBQSO_U\n+  VSTRBQ_S\n+  VSTRBQ_U\n+  VLDRBQGO_S\n+  VLDRBQGO_U\n+  VLDRBQ_S\n+  VLDRBQ_U\n+  VLDRWQGB_S\n+  VLDRWQGB_U\n+  VLD1Q_F\n+  VLD1Q_S\n+  VLD1Q_U\n+  VLDRHQ_F\n+  VLDRHQGO_S\n+  VLDRHQGO_U\n+  VLDRHQGSO_S\n+  VLDRHQGSO_U\n+  VLDRHQ_S\n+  VLDRHQ_U\n+  VLDRWQ_F\n+  VLDRWQ_S\n+  VLDRWQ_U\n+  VLDRDQGB_S\n+  VLDRDQGB_U\n+  VLDRDQGO_S\n+  VLDRDQGO_U\n+  VLDRDQGSO_S\n+  VLDRDQGSO_U\n+  VLDRHQGO_F\n+  VLDRHQGSO_F\n+  VLDRWQGB_F\n+  VLDRWQGO_F\n+  VLDRWQGO_S\n+  VLDRWQGO_U\n+  VLDRWQGSO_F\n+  VLDRWQGSO_S\n+  VLDRWQGSO_U\n+  VSTRHQ_F\n+  VST1Q_S\n+  VST1Q_U\n+  VSTRHQSO_S\n+  VSTRHQ_U\n+  VSTRWQ_S\n+  VSTRWQ_U\n+  VSTRWQ_F\n+  VST1Q_F\n+  VSTRDQSB_S\n+  VSTRDQSB_U\n+  VSTRDQSO_S\n+  VSTRDQSO_U\n+  VSTRDQSSO_S\n+  VSTRDQSSO_U\n+  VSTRWQSO_S\n+  VSTRWQSO_U\n+  VSTRWQSSO_S\n+  VSTRWQSSO_U\n+  VSTRHQSO_F\n+  VSTRHQSSO_F\n+  VSTRWQSB_F\n+  VSTRWQSO_F\n+  VSTRWQSSO_F\n+  VDDUPQ\n+  VDDUPQ_M\n+  VDWDUPQ\n+  VDWDUPQ_M\n+  VIDUPQ\n+  VIDUPQ_M\n+  VIWDUPQ\n+  VIWDUPQ_M\n+  VSTRWQSBWB_S\n+  VSTRWQSBWB_U\n+  VLDRWQGBWB_S\n+  VLDRWQGBWB_U\n+  VSTRWQSBWB_F\n+  VLDRWQGBWB_F\n+  VSTRDQSBWB_S\n+  VSTRDQSBWB_U\n+  VLDRDQGBWB_S\n+  VLDRDQGBWB_U\n+  VADCQ_U\n+  VADCQ_M_U\n+  VADCQ_S\n+  VADCQ_M_S\n+  VSBCIQ_U\n+  VSBCIQ_S\n+  VSBCIQ_M_U\n+  VSBCIQ_M_S\n+  VSBCQ_U\n+  VSBCQ_S\n+  VSBCQ_M_U\n+  VSBCQ_M_S\n+  VADCIQ_U\n+  VADCIQ_M_U\n+  VADCIQ_S\n+  VADCIQ_M_S\n+  VLD2Q\n+  VLD4Q\n+  VST2Q\n+  VSHLCQ_M_U\n+  VSHLCQ_M_S\n+  VSTRHQSO_U\n+  VSTRHQSSO_S\n+  VSTRHQSSO_U\n+  VSTRHQ_S\n+  SRSHRL\n+  SRSHR\n+  URSHR\n+  URSHRL\n+  SQRSHR\n+  UQRSHL\n+  UQRSHLL_64\n+  UQRSHLL_48\n+  SQRSHRL_64\n+  SQRSHRL_48\n+  VSHLCQ_M_\n+])"}]}