
==============================================================================
XRT Build Version: 2.2.2157
       Build Date: 2019-05-22 17:58:55
          Hash ID: 496442e176495c42c9bf519ed0f4b87685c41ed0
==============================================================================
xclbin Information
------------------
   Generated by:           xocc (2019.1) on Fri May 24 14:47:09 MDT 2019
   Version:                2.2.2157
   Kernels:                krnl_output_stage_rtl, krnl_input_stage_rtl, drm_controller_axi4st, krnl_adder_stage_rtl
   Signature:              Not Present
   Content:                Bitstream
   UUID:                   e2fa1628-17f2-40ea-9ea5-8fe3a754d570
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, EMBEDDED_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.1
   Generated Version:      Vivado 2018.3 (SW Build: 2388429)
   Created:                Wed Nov 14 20:06:10 2018
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_1
   Static UUID:            00194bb3-707b-49c4-911e-a66899000b6b
   Feature ROM TimeStamp:  1542252769

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 100 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: krnl_output_stage_rtl

Definition
----------
   Signature: krnl_output_stage_rtl (int* output, int size,  __xcl_gv_p1)

Ports
-----
   Port:          m_axi_gmem
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          p1
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        krnl_output_stage_rtl_1
   Base Address: 0x1810000

   Argument:          output
   Register Offset:   0x10
   Port:              m_axi_gmem
   Memory:            bank1 (MEM_DDR4)

   Argument:          size
   Register Offset:   0x1C
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          __xcl_gv_p1
   Register Offset:   0x24
   Port:              p1
   Memory:            <not applicable>
Kernel: krnl_input_stage_rtl

Definition
----------
   Signature: krnl_input_stage_rtl (int* input, int size,  __xcl_gv_p0)

Ports
-----
   Port:          m_axi_gmem
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          p0
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        krnl_input_stage_rtl_1
   Base Address: 0x1800000

   Argument:          input
   Register Offset:   0x10
   Port:              m_axi_gmem
   Memory:            bank1 (MEM_DDR4)

   Argument:          size
   Register Offset:   0x1C
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          __xcl_gv_p0
   Register Offset:   0x24
   Port:              p0
   Memory:            <not applicable>
Kernel: drm_controller_axi4st

Definition
----------
   Signature: drm_controller_axi4st ()

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          drm_to_uip0
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          uip0_to_drm
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        drm_controller_axi4st_1
   Base Address: 0x1c00000

Kernel: krnl_adder_stage_rtl

Definition
----------
   Signature: krnl_adder_stage_rtl (int inc, int size,  __xcl_gv_p0,  __xcl_gv_p1)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          p0
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          p1
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          uip_to_drm
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          drm_to_uip
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        krnl_adder_stage_rtl_1
   Base Address: 0x1c10000

   Argument:          inc
   Register Offset:   0x10
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x18
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          __xcl_gv_p0
   Register Offset:   0x20
   Port:              p0
   Memory:            <not applicable>

   Argument:          __xcl_gv_p1
   Register Offset:   0x28
   Port:              p1
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       xocc
   Version:       2019.1 - Fri May 24 14:47:09 MDT 2019 (SW BUILD: 2552052)
   Command Line:  xocc -l --xp param:compiler.preserveHlsOutput=1 --xp param:compiler.generateExtraRunData=true -s -o xclbin/rtl_adder_pipes_drm.xclbin -t hw --platform /tools/xilinx/vivado_2018.3/platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm --kernel_frequency 100 xclbin/drm.xo xclbin/adder.xo xclbin/input.xo xclbin/output.xo 
   Options:       -l
                  --xp param:compiler.preserveHlsOutput=1
                  --xp param:compiler.generateExtraRunData=true
                  -s
                  -o xclbin/rtl_adder_pipes_drm.xclbin
                  -t hw
                  --platform /tools/xilinx/vivado_2018.3/platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm
                  --kernel_frequency 100 xclbin/drm.xo xclbin/adder.xo xclbin/input.xo xclbin/output.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
