
# Overview

## Extension support status. 

D=implemented but not validated, V= validated
```
D  ZBA
D  ZBB
-  ZBC
D  ZBS
-  ROT These have no extension designation in known docs
```

## Instruction status
```
D  add.uw/zext.w   zba   RV64
D  andn            zbb   RV32 RV64
D  bclr            zbs   RV32 RV64
D  bclri           zbs   RV32 RV64
D  bext            zbs   RV32 RV64
D  bexti           zbs   RV32 RV64
D  binv            zbs   RV32 RV64
D  binvi           zbs   RV32 RV64
D  bset            zbs   RV32 RV64
D  bseti           zbs   RV32 RV64
-  clmul           zbc   RV32 RV64
-  clmulh          zbc   RV32 RV64
-  clmulr          zbc   RV32 RV64
D  clz             zbb   RV32 RV64
D  clzw            zbb   RV64
D  cpop            zbb   RV32 RV64
D  cpopw           zbb   RV64
D  ctz             zbb   RV32 RV64
D  ctzw            zbb   RV64
D  max             zbb   RV32 RV64
D  maxu            zbb   RV32 RV64
D  min             zbb   RV32 RV64
D  minu            zbb   RV32 RV64
-  orc.b           ???   RV32 RV64
D  orn             zbb   RV32 RV64
-  rev8            ???   RV32 RV64
-  rol             ???   RV32 RV64
-  rolw            ???   RV64
-  ror             ???   RV32 RV64
-  rori            ???   RV32 RV64
-  roriw           ???   RV64
-  rorw            ???   RV64
D  sext.b          zbb   RV32 RV64
D  sext.h          zbb   RV32 RV64
D  sh1add          zba   RV32 RV64
D  sh1add.uw       zba   RV64
D  sh2add          zba   RV32 RV64
D  sh2add.uw       zba   RV64
D  sh3add          zba   RV32 RV64
D  sh3add.uw       zba   RV64
D  slli.uw         zba   RV64
D  xnor            zbb   RV32 RV64
D  zext.h          zbb   RV32 RV64
```

```
Also - had to reimplement this
D  sub
```

# ZBB
---------------------------------------------------------------------
## ANDN
```
usage:   andn rd, rs1, rs2
opc:     0x33
func7:   0x20
func3:   0x7
pcode: 
    X(rd) = X(rs1) & ~X(rs2);

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0100000 |   rs2   |   rs1   |   111   |   rd   |0110011|
|  0x20   |         |         |   0x7   |        | 0x33  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## CLZ
```
usage:   clz rd, rs 
opc:     0x13
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV32 RV64
pcode: 
    COUNT LEADING ZEROS

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00000  |   rs1   |   001   |   rd   |0010011|
|  0x30   |   0x0   |         |   0x1   |        | 0x13  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## CLZW
```
usage:   clzw rd, rs 
opc:     0x1b
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV64
pcode: 
    COUNT LEADING ZEROS WORD

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00000  |   rs1   |   001   |   rd   |0011011|
|  0x30   |   0x0   |         |   0x1   |        | 0x1B  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## CPOP
```
usage:   cpop rd, rs 
opc:     0x13
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV32 RV64
pcode: 
    COUNT ONES

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00010  |   rs1   |   001   |   rd   |0010011|
|  0x30   |   0x2   |         |   0x1   |        | 0x13  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## CPOPW
```
usage:   cpopw rd, rs 
opc:     0x1b
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV64
pcode: 
    COUNT ONES WORD

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00010  |   rs1   |   001   |   rd   |0011011|
|  0x30   |   0x2   |         |   0x1   |        | 0x1B  |
+---------+---------+---------+---------+--------+-------+
011000000010
```
---------------------------------------------------------------------
## CTZ
```
usage:   ctz rd, rs 
opc:     0x13
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV32 RV64
pcode: 
    COUNT TRAILING ZEROS

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00001  |   rs1   |   001   |   rd   |0010011|
|  0x30   |   0x1   |         |   0x1   |        | 0x13  |
+---------+---------+---------+---------+--------+-------+

011000000001

```
---------------------------------------------------------------------
## CTZW
```
usage:   ctzw rd, rs 
opc:     0x1b
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV64
pcode: 
    COUNT TRAILING ZEROS WORD

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00001  |   rs1   |   001   |   rd   |0011011|
|  0x30   |   0x1   |         |   0x1   |        | 0x1B  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## MAX
```
usage:   max rd, rs1, rs2 
opc:     0x33
func7:   0x5
func3:   0x6
ext:     ZBB
arch:    RV32 RV64
pcode: 
    X(rd) = X(rs1) <s X(rs2) ? X(rs2) : X(rs1)

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0000101 |   rs2   |   rs1   |   110   |   rd   |0110011|
|   0x5   |         |         |   0x6   |        | 0x33  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## MAXU
```
usage:   maxu rd, rs1, rs2 
opc:     0x33
func7:   0x5
func3:   0x7
ext:     ZBB
arch:    RV32 RV64
pcode: 
    X(rd) = X(rs1) <u X(rs2) ? X(rs2) : X(rs1)

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0000101 |   rs2   |   rs1   |   111   |   rd   |0110011|
|   0x5   |         |         |   0x7   |        | 0x33  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## MIN
```
usage:   min rd, rs1, rs2 
opc:     0x33
func7:   0x5
func3:   0x4
ext:     ZBB
arch:    RV32 RV64
pcode: 
    X(rd) = X(rs1) <s X(rs2) ? X(rs1) : X(rs2)

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0000101 |   rs2   |   rs1   |   100   |   rd   |0110011|
|   0x5   |         |         |   0x4   |        | 0x33  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## MINU
```
usage:   minu rd, rs1, rs2 
opc:     0x33
func7:   0x5
func3:   0x5
ext:     ZBB
arch:    RV32 RV64
pcode: 
    X(rd) = X(rs1) <u X(rs2) ? X(rs1) : X(rs2)

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0000101 |   rs2   |   rs1   |   101   |   rd   |0110011|
|   0x5   |         |         |   0x5   |        | 0x33  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## ORN
```
usage:   orn rd, rs1, rs2 
opc:     0x33
func7:   0x20
func3:   0x6
ext:     ZBB
arch:    RV32 RV64
pcode: 
    X(rd) = X(rs1) | ~X(rs2)

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0100000 |   rs2   |   rs1   |   110   |   rd   |0110011|
|  0x20   |         |         |   0x6   |        | 0x33  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## SEXT.B
```
usage:   sext.b rd, rs
opc:     0x13
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV32 RV64
pcode: 
         X(rd) = EXTS(X(rs)[7..0]);

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00100  |   rs1   |   001   |   rd   |0010011|
|  0x30   |   0x4   |         |   0x1   |        | 0x13  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## SEXT.H
```
usage:   sext.h rd, rs
opc:     0x13
func7:   0x30
func3:   0x1
ext:     ZBB
arch:    RV32 RV64
pcode: 
         X(rd) = EXTS(X(rs)[15..0]);

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0110000 |  00101  |   rs1   |   001   |   rd   |0010011|
|  0x30   |   0x5   |         |   0x1   |        | 0x13  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## XNOR
```
usage:   xnor rd, rs1, rs2
opc:     0x33
func7:   0x20
func3:   0x4
ext:     ZBB
arch:    RV32 RV64
pcode: 
         X(rd) = ~(X(rs1) ^ X(rs2));

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0100000 |   rs2   |   rs1   |   100   |   rd   |0110011|
|  0x20   |         |         |   0x4   |        | 0x33  |
+---------+---------+---------+---------+--------+-------+
```
---------------------------------------------------------------------
## ZEXT.H
```
usage:   zext.h rd, rs
opc:     0x3b
func7:   0x4
func3:   0x4
ext:     ZBB
arch:    RV32 RV64
pcode: 
         X(rd) = EXTZ(X(rs)[15..0]);

| 31   25 | 24   20 | 19   15 | 14   12 |11    7 |6     0|
+---------+---------+---------+---------+--------+-------+
| 0000100 |  00000  |   rs1   |   100   |   rd   |0111011|
|   0x4   |   0x0   |         |   0x4   |        | 0x3B  |
+---------+---------+---------+---------+--------+-------+
'''
