cd synth && \
mkdir -p pipeline && cd pipeline && \
SW_VCS=2017.12-SP2-1 vcs +v2k -sverilog +vc -Mupdate -line -full64 -timescale=1ns/100ps  +define+PIPELINE=1 ../../verilog/pipeline.v ../../verilog/misc/CAM.v ../../verilog/misc/encoder.v ../../verilog/misc/psel_generic.v ../../verilog/misc/psel_single.v ../../verilog/PHT_TWO_SC.v ../../verilog/phys_reg.v ../../verilog/id_stage.v ../../verilog/ex_stage.v ../../verilog/cachemem.v ../../verilog/Free_List.v ../../verilog/RS.v ../../verilog/wb_stage.v ../../verilog/pipe_mult.v ../../verilog/BP.v ../../verilog/cdb.v ../../verilog/BTB.v ../../verilog/ROB.v ../../verilog/Free_List_Check.v ../../verilog/OBQ.v ../../verilog/if_stage.v ../../verilog/RAS.v ../../verilog/Arch_Map_Table.v ../../verilog/mult_stage.v ../../verilog/SQ.v ../../verilog/GSHARE.v ../../verilog/Map_Table.v ../../verilog/icache.v ../../verilog/regfile.v ../../verilog/mem_stage.v ../../testbench/pipe_print.c ../../testbench/mem.v ../../testbench/pipeline_test.v -o simv_pipeline &&\
./simv_pipeline | tee pipeline_simv_program.out
                         Chronologic VCS (TM)
      Version N-2017.12-SP2-1_Full64 -- Sun Apr  7 19:32:44 2019
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../verilog/pipeline.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/pipeline.v'.

Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 140
  Second declaration for identifier 'map_table_out' ignored
  Identifier 'map_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 89]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 151
  Second declaration for identifier 'ROB_enable' ignored
  Identifier 'ROB_enable' previously declared as output port. 
  [../../verilog/pipeline.v, 96]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 154
  Second declaration for identifier 'rs_table_out' ignored
  Identifier 'rs_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 86]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 223
  Second declaration for identifier 'co_ret_NPC' ignored
  Identifier 'co_ret_NPC' previously declared as output port. 
  [../../verilog/pipeline.v, 81]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 224
  Second declaration for identifier 'co_ret_IR' ignored
  Identifier 'co_ret_IR' previously declared as output port. 
  [../../verilog/pipeline.v, 82]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 225
  Second declaration for identifier 'co_ret_valid_inst' ignored
  Identifier 'co_ret_valid_inst' previously declared as output port. 
  [../../verilog/pipeline.v, 83]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 238
  Second declaration for identifier 'ROB_table_out' ignored
  Identifier 'ROB_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 88]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 249
  Second declaration for identifier 'arch_table' ignored
  Identifier 'arch_table' previously declared as output port. 
  [../../verilog/pipeline.v, 87]


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "../../verilog/pipeline.v", 449: token is 'begin'
  				`JSR_GRP begin
                                                ^

8 warnings
1 error
CPU time: .108 seconds to compile
