
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.638789                       # Number of seconds simulated
sim_ticks                                1638788676500                       # Number of ticks simulated
final_tick                               1638788676500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181413                       # Simulator instruction rate (inst/s)
host_op_rate                                   298738                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              594594407                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833012                       # Number of bytes of host memory used
host_seconds                                  2756.15                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          339968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       537507456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          537847424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       339968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        339968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534368256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534368256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8398554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8403866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8349504                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8349504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             207451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          327990707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328198157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        207451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           207451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       326075145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            326075145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       326075145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            207451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         327990707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            654273303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8403866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8349504                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8403866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8349504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              537764224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534349888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               537847424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534368256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        37808                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            525828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            524098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           525259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           526358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521725                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1638778014500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8403866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8349504                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8402565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1428248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    750.649826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   549.230765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.794187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       207069     14.50%     14.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        58998      4.13%     18.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62917      4.41%     23.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56100      3.93%     26.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43199      3.02%     29.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        70704      4.95%     34.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42620      2.98%     37.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54836      3.84%     41.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831805     58.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1428248                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.131391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.076791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.493808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520876    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520882                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.255732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514040     98.69%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.00%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5400      1.04%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1427      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520882                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88656826250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            246204938750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                42012830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10551.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29301.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       328.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       326.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    328.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    326.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7623794                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97817.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5428223640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2961828375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32807010600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27056455920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         107037640320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         418091410710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         616525862250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1209908431815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.294726                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1018644594750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54722720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  565420555250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5369331240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2929694625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32733004200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27046470240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         107037640320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         404603389845                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         628357459500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1208076989970                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.177167                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1038430377500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54722720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  545634772500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3277577353                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3277577353                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8978156                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.491284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           262695367                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8979180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.256053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7171468500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.491284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999503                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999503                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          525                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         280653727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        280653727                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156696192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156696192                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    105999175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      105999175                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     262695367                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        262695367                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    262695367                       # number of overall hits
system.cpu.dcache.overall_hits::total       262695367                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       518186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        518186                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8460994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8460994                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8979180                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8979180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8979180                       # number of overall misses
system.cpu.dcache.overall_misses::total       8979180                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  14416146000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14416146000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 678083507000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 678083507000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 692499653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 692499653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 692499653000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 692499653000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003296                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073921                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033051                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27820.408116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27820.408116                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80142.298529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80142.298529                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77122.816671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77122.816671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77122.816671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77122.816671                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8707579                       # number of writebacks
system.cpu.dcache.writebacks::total           8707579                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       518186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       518186                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8460994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8460994                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8979180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8979180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8979180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8979180                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  13897960000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13897960000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 669622513000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 669622513000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 683520473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 683520473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 683520473000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 683520473000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033051                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26820.408116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26820.408116                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79142.298529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79142.298529                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76122.816671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76122.816671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76122.816671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76122.816671                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            653255                       # number of replacements
system.cpu.icache.tags.tagsinuse           480.876664                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674699895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            653767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1032.018892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      826977663500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   480.876664                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.939212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.939212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5403483063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5403483063                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    674699895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674699895                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674699895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674699895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674699895                       # number of overall hits
system.cpu.icache.overall_hits::total       674699895                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       653767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        653767                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       653767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         653767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       653767                       # number of overall misses
system.cpu.icache.overall_misses::total        653767                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8894179000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8894179000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8894179000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8894179000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8894179000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8894179000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000968                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000968                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000968                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000968                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13604.508946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13604.508946                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13604.508946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13604.508946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13604.508946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13604.508946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       653255                       # number of writebacks
system.cpu.icache.writebacks::total            653255                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       653767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       653767                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       653767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       653767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       653767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       653767                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   8240412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8240412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   8240412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8240412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   8240412000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8240412000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000968                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12604.508946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12604.508946                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12604.508946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12604.508946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12604.508946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12604.508946                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8431499                       # number of replacements
system.l2.tags.tagsinuse                 15699.488806                       # Cycle average of tags in use
system.l2.tags.total_refs                     2323798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8447711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.275080                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10528.593098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        219.953804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4950.941903                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.642614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.302182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958221                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36173062                       # Number of tag accesses
system.l2.tags.data_accesses                 36173062                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8707579                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8707579                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       653255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           653255                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             162874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162874                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          648455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             648455                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         417752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            417752                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                648455                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                580626                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1229081                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               648455                       # number of overall hits
system.l2.overall_hits::cpu.data               580626                       # number of overall hits
system.l2.overall_hits::total                 1229081                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8298120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8298120                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5312                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       100434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          100434                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5312                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8398554                       # number of demand (read+write) misses
system.l2.demand_misses::total                8403866                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5312                       # number of overall misses
system.l2.overall_misses::cpu.data            8398554                       # number of overall misses
system.l2.overall_misses::total               8403866                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655220513500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655220513500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    444193500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    444193500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8733093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8733093000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     444193500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  663953606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     664397800000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    444193500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 663953606500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    664397800000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8707579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8707579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       653255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       653255                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8460994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8460994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       653767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         653767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       518186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        518186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            653767                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8979180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9632947                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           653767                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8979180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9632947                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980750                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.008125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008125                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.193818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.193818                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.008125                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.935336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872409                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.008125                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.935336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872409                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78960.115484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78960.115484                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83620.764307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83620.764307                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86953.551586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86953.551586                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83620.764307                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79055.704887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79058.590415                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83620.764307                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79055.704887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79058.590415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8349504                       # number of writebacks
system.l2.writebacks::total                   8349504                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        19134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19134                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8298120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8298120                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5312                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       100434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       100434                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8398554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8403866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8398554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8403866                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572239313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572239313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    391073500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    391073500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7728753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7728753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    391073500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 579968066500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 580359140000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    391073500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 579968066500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 580359140000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.008125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.193818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.193818                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.008125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.935336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.008125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.935336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.872409                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68960.115484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68960.115484                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73620.764307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73620.764307                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76953.551586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76953.551586                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73620.764307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69055.704887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69058.590415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73620.764307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69055.704887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69058.590415                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             105746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8349504                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37808                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8298120                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8298120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        105746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25195044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25195044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25195044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1072215680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1072215680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1072215680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16791178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16791178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16791178                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50194699500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44228616500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19264358                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9631411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          63321                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        63320                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1171953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17057083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       653255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          352571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8460994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8460994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        653767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       518186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1960789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26936515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28897304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83649408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1131952576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1215601984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8431499                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18064446                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18001124     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  63321      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18064446                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18993013000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         980650500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13468770000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
