
F103_InputCapture_Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ae8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08003bf4  08003bf4  00013bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c98  08003c98  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003c98  08003c98  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c98  08003c98  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c98  08003c98  00013c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c9c  08003c9c  00013c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003ca0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  2000005c  08003cfc  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08003cfc  00020278  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c5d4  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f97  00000000  00000000  0002c69c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c48  00000000  00000000  0002e638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000993  00000000  00000000  0002f280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017f0d  00000000  00000000  0002fc13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ef47  00000000  00000000  00047b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a462  00000000  00000000  00056a67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003794  00000000  00000000  000e0ecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000e4660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003bdc 	.word	0x08003bdc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003bdc 	.word	0x08003bdc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000162:	4b1a      	ldr	r3, [pc, #104]	; (80001cc <MX_GPIO_Init+0x70>)
 8000164:	699b      	ldr	r3, [r3, #24]
 8000166:	4a19      	ldr	r2, [pc, #100]	; (80001cc <MX_GPIO_Init+0x70>)
 8000168:	f043 0310 	orr.w	r3, r3, #16
 800016c:	6193      	str	r3, [r2, #24]
 800016e:	4b17      	ldr	r3, [pc, #92]	; (80001cc <MX_GPIO_Init+0x70>)
 8000170:	699b      	ldr	r3, [r3, #24]
 8000172:	f003 0310 	and.w	r3, r3, #16
 8000176:	60fb      	str	r3, [r7, #12]
 8000178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800017a:	4b14      	ldr	r3, [pc, #80]	; (80001cc <MX_GPIO_Init+0x70>)
 800017c:	699b      	ldr	r3, [r3, #24]
 800017e:	4a13      	ldr	r2, [pc, #76]	; (80001cc <MX_GPIO_Init+0x70>)
 8000180:	f043 0320 	orr.w	r3, r3, #32
 8000184:	6193      	str	r3, [r2, #24]
 8000186:	4b11      	ldr	r3, [pc, #68]	; (80001cc <MX_GPIO_Init+0x70>)
 8000188:	699b      	ldr	r3, [r3, #24]
 800018a:	f003 0320 	and.w	r3, r3, #32
 800018e:	60bb      	str	r3, [r7, #8]
 8000190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000192:	4b0e      	ldr	r3, [pc, #56]	; (80001cc <MX_GPIO_Init+0x70>)
 8000194:	699b      	ldr	r3, [r3, #24]
 8000196:	4a0d      	ldr	r2, [pc, #52]	; (80001cc <MX_GPIO_Init+0x70>)
 8000198:	f043 0304 	orr.w	r3, r3, #4
 800019c:	6193      	str	r3, [r2, #24]
 800019e:	4b0b      	ldr	r3, [pc, #44]	; (80001cc <MX_GPIO_Init+0x70>)
 80001a0:	699b      	ldr	r3, [r3, #24]
 80001a2:	f003 0304 	and.w	r3, r3, #4
 80001a6:	607b      	str	r3, [r7, #4]
 80001a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001aa:	4b08      	ldr	r3, [pc, #32]	; (80001cc <MX_GPIO_Init+0x70>)
 80001ac:	699b      	ldr	r3, [r3, #24]
 80001ae:	4a07      	ldr	r2, [pc, #28]	; (80001cc <MX_GPIO_Init+0x70>)
 80001b0:	f043 0308 	orr.w	r3, r3, #8
 80001b4:	6193      	str	r3, [r2, #24]
 80001b6:	4b05      	ldr	r3, [pc, #20]	; (80001cc <MX_GPIO_Init+0x70>)
 80001b8:	699b      	ldr	r3, [r3, #24]
 80001ba:	f003 0308 	and.w	r3, r3, #8
 80001be:	603b      	str	r3, [r7, #0]
 80001c0:	683b      	ldr	r3, [r7, #0]

}
 80001c2:	bf00      	nop
 80001c4:	3714      	adds	r7, #20
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bc80      	pop	{r7}
 80001ca:	4770      	bx	lr
 80001cc:	40021000 	.word	0x40021000

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b590      	push	{r4, r7, lr}
 80001d2:	b099      	sub	sp, #100	; 0x64
 80001d4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d6:	f000 fbd7 	bl	8000988 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001da:	f000 f861 	bl	80002a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001de:	f7ff ffbd 	bl	800015c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001e2:	f000 fb1f 	bl	8000824 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80001e6:	f000 fa37 	bl	8000658 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80001ea:	2100      	movs	r1, #0
 80001ec:	4824      	ldr	r0, [pc, #144]	; (8000280 <main+0xb0>)
 80001ee:	f001 fc4d 	bl	8001a8c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80001f2:	2104      	movs	r1, #4
 80001f4:	4822      	ldr	r0, [pc, #136]	; (8000280 <main+0xb0>)
 80001f6:	f001 fc49 	bl	8001a8c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80001fa:	2108      	movs	r1, #8
 80001fc:	4820      	ldr	r0, [pc, #128]	; (8000280 <main+0xb0>)
 80001fe:	f001 fc45 	bl	8001a8c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000202:	210c      	movs	r1, #12
 8000204:	481e      	ldr	r0, [pc, #120]	; (8000280 <main+0xb0>)
 8000206:	f001 fc41 	bl	8001a8c <HAL_TIM_IC_Start_IT>
	uint8_t buff[80] = {0,};
 800020a:	2300      	movs	r3, #0
 800020c:	603b      	str	r3, [r7, #0]
 800020e:	1d3b      	adds	r3, r7, #4
 8000210:	224c      	movs	r2, #76	; 0x4c
 8000212:	2100      	movs	r1, #0
 8000214:	4618      	mov	r0, r3
 8000216:	f003 f84f 	bl	80032b8 <memset>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(flag_IC == 1)
 800021a:	4b1a      	ldr	r3, [pc, #104]	; (8000284 <main+0xb4>)
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	b2db      	uxtb	r3, r3
 8000220:	2b01      	cmp	r3, #1
 8000222:	d1fa      	bne.n	800021a <main+0x4a>
	{
		CALC_FREQ();
 8000224:	f000 f8d0 	bl	80003c8 <CALC_FREQ>
		snprintf(buff, 80, "Freq 1 = %d fill_factor 1 = %d  Freq 2 = %d fill_factor 2 = %d\r\n", freq1, fill_factor1, freq2, fill_factor2);
 8000228:	4b17      	ldr	r3, [pc, #92]	; (8000288 <main+0xb8>)
 800022a:	881b      	ldrh	r3, [r3, #0]
 800022c:	b29b      	uxth	r3, r3
 800022e:	461c      	mov	r4, r3
 8000230:	4b16      	ldr	r3, [pc, #88]	; (800028c <main+0xbc>)
 8000232:	881b      	ldrh	r3, [r3, #0]
 8000234:	b29b      	uxth	r3, r3
 8000236:	461a      	mov	r2, r3
 8000238:	4b15      	ldr	r3, [pc, #84]	; (8000290 <main+0xc0>)
 800023a:	881b      	ldrh	r3, [r3, #0]
 800023c:	b29b      	uxth	r3, r3
 800023e:	4619      	mov	r1, r3
 8000240:	4b14      	ldr	r3, [pc, #80]	; (8000294 <main+0xc4>)
 8000242:	881b      	ldrh	r3, [r3, #0]
 8000244:	b29b      	uxth	r3, r3
 8000246:	4638      	mov	r0, r7
 8000248:	9302      	str	r3, [sp, #8]
 800024a:	9101      	str	r1, [sp, #4]
 800024c:	9200      	str	r2, [sp, #0]
 800024e:	4623      	mov	r3, r4
 8000250:	4a11      	ldr	r2, [pc, #68]	; (8000298 <main+0xc8>)
 8000252:	2150      	movs	r1, #80	; 0x50
 8000254:	f002 fffc 	bl	8003250 <sniprintf>
		HAL_UART_Transmit_IT(&huart1, buff, strlen(buff));
 8000258:	463b      	mov	r3, r7
 800025a:	4618      	mov	r0, r3
 800025c:	f7ff ff76 	bl	800014c <strlen>
 8000260:	4603      	mov	r3, r0
 8000262:	b29a      	uxth	r2, r3
 8000264:	463b      	mov	r3, r7
 8000266:	4619      	mov	r1, r3
 8000268:	480c      	ldr	r0, [pc, #48]	; (800029c <main+0xcc>)
 800026a:	f002 fad9 	bl	8002820 <HAL_UART_Transmit_IT>
		HAL_Delay(500);
 800026e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000272:	f000 fbeb 	bl	8000a4c <HAL_Delay>
		flag_IC = 0;
 8000276:	4b03      	ldr	r3, [pc, #12]	; (8000284 <main+0xb4>)
 8000278:	2200      	movs	r2, #0
 800027a:	701a      	strb	r2, [r3, #0]
	if(flag_IC == 1)
 800027c:	e7cd      	b.n	800021a <main+0x4a>
 800027e:	bf00      	nop
 8000280:	2000009c 	.word	0x2000009c
 8000284:	20000094 	.word	0x20000094
 8000288:	20000090 	.word	0x20000090
 800028c:	20000086 	.word	0x20000086
 8000290:	20000092 	.word	0x20000092
 8000294:	2000008c 	.word	0x2000008c
 8000298:	08003bf4 	.word	0x08003bf4
 800029c:	200000e4 	.word	0x200000e4

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b090      	sub	sp, #64	; 0x40
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	f107 0318 	add.w	r3, r7, #24
 80002aa:	2228      	movs	r2, #40	; 0x28
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f003 f802 	bl	80032b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
 80002c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c2:	2302      	movs	r3, #2
 80002c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c6:	2301      	movs	r3, #1
 80002c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ca:	2310      	movs	r3, #16
 80002cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ce:	2302      	movs	r3, #2
 80002d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002d2:	2300      	movs	r3, #0
 80002d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002d6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002dc:	f107 0318 	add.w	r3, r7, #24
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 ff1b 	bl	800111c <HAL_RCC_OscConfig>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002ec:	f000 f904 	bl	80004f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f0:	230f      	movs	r3, #15
 80002f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f4:	2302      	movs	r3, #2
 80002f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f8:	2300      	movs	r3, #0
 80002fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000300:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000302:	2300      	movs	r3, #0
 8000304:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2102      	movs	r1, #2
 800030a:	4618      	mov	r0, r3
 800030c:	f001 f988 	bl	8001620 <HAL_RCC_ClockConfig>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000316:	f000 f8ef 	bl	80004f8 <Error_Handler>
  }
}
 800031a:	bf00      	nop
 800031c:	3740      	adds	r7, #64	; 0x40
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
	...

08000324 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
/*----------------------------------------------------------------------------*/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000334:	d134      	bne.n	80003a0 <HAL_TIM_IC_CaptureCallback+0x7c>
	{
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	7f1b      	ldrb	r3, [r3, #28]
 800033a:	2b01      	cmp	r3, #1
 800033c:	d114      	bne.n	8000368 <HAL_TIM_IC_CaptureCallback+0x44>
		{
			start1 = end_per1;
 800033e:	4b1a      	ldr	r3, [pc, #104]	; (80003a8 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000340:	881b      	ldrh	r3, [r3, #0]
 8000342:	b29a      	uxth	r2, r3
 8000344:	4b19      	ldr	r3, [pc, #100]	; (80003ac <HAL_TIM_IC_CaptureCallback+0x88>)
 8000346:	801a      	strh	r2, [r3, #0]
			end_per1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8000348:	2100      	movs	r1, #0
 800034a:	4819      	ldr	r0, [pc, #100]	; (80003b0 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800034c:	f001 ff16 	bl	800217c <HAL_TIM_ReadCapturedValue>
 8000350:	4603      	mov	r3, r0
 8000352:	b29a      	uxth	r2, r3
 8000354:	4b14      	ldr	r3, [pc, #80]	; (80003a8 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000356:	801a      	strh	r2, [r3, #0]
			end_imp1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 8000358:	2104      	movs	r1, #4
 800035a:	4815      	ldr	r0, [pc, #84]	; (80003b0 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800035c:	f001 ff0e 	bl	800217c <HAL_TIM_ReadCapturedValue>
 8000360:	4603      	mov	r3, r0
 8000362:	b29a      	uxth	r2, r3
 8000364:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <HAL_TIM_IC_CaptureCallback+0x90>)
 8000366:	801a      	strh	r2, [r3, #0]
		}
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	7f1b      	ldrb	r3, [r3, #28]
 800036c:	2b04      	cmp	r3, #4
 800036e:	d114      	bne.n	800039a <HAL_TIM_IC_CaptureCallback+0x76>
		{
			start2 = end_per2;
 8000370:	4b11      	ldr	r3, [pc, #68]	; (80003b8 <HAL_TIM_IC_CaptureCallback+0x94>)
 8000372:	881b      	ldrh	r3, [r3, #0]
 8000374:	b29a      	uxth	r2, r3
 8000376:	4b11      	ldr	r3, [pc, #68]	; (80003bc <HAL_TIM_IC_CaptureCallback+0x98>)
 8000378:	801a      	strh	r2, [r3, #0]
			end_per2 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_3);
 800037a:	2108      	movs	r1, #8
 800037c:	480c      	ldr	r0, [pc, #48]	; (80003b0 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800037e:	f001 fefd 	bl	800217c <HAL_TIM_ReadCapturedValue>
 8000382:	4603      	mov	r3, r0
 8000384:	b29a      	uxth	r2, r3
 8000386:	4b0c      	ldr	r3, [pc, #48]	; (80003b8 <HAL_TIM_IC_CaptureCallback+0x94>)
 8000388:	801a      	strh	r2, [r3, #0]
			end_imp2 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_4);
 800038a:	210c      	movs	r1, #12
 800038c:	4808      	ldr	r0, [pc, #32]	; (80003b0 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800038e:	f001 fef5 	bl	800217c <HAL_TIM_ReadCapturedValue>
 8000392:	4603      	mov	r3, r0
 8000394:	b29a      	uxth	r2, r3
 8000396:	4b0a      	ldr	r3, [pc, #40]	; (80003c0 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000398:	801a      	strh	r2, [r3, #0]
		}
		flag_IC = 1;
 800039a:	4b0a      	ldr	r3, [pc, #40]	; (80003c4 <HAL_TIM_IC_CaptureCallback+0xa0>)
 800039c:	2201      	movs	r2, #1
 800039e:	701a      	strb	r2, [r3, #0]
	}
}
 80003a0:	bf00      	nop
 80003a2:	3708      	adds	r7, #8
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	2000007c 	.word	0x2000007c
 80003ac:	20000078 	.word	0x20000078
 80003b0:	2000009c 	.word	0x2000009c
 80003b4:	2000007a 	.word	0x2000007a
 80003b8:	20000082 	.word	0x20000082
 80003bc:	2000007e 	.word	0x2000007e
 80003c0:	20000080 	.word	0x20000080
 80003c4:	20000094 	.word	0x20000094

080003c8 <CALC_FREQ>:

/*----------------------------------------------------------------------------*/
void CALC_FREQ (void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
	// длительность периода в импульсах (1 импульс = 1 мкс)
	if (end_per1 > start1)                          	                       // Все три точки были в одном периоде таймера
 80003cc:	4b3b      	ldr	r3, [pc, #236]	; (80004bc <CALC_FREQ+0xf4>)
 80003ce:	881b      	ldrh	r3, [r3, #0]
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	4b3b      	ldr	r3, [pc, #236]	; (80004c0 <CALC_FREQ+0xf8>)
 80003d4:	881b      	ldrh	r3, [r3, #0]
 80003d6:	b29b      	uxth	r3, r3
 80003d8:	429a      	cmp	r2, r3
 80003da:	d931      	bls.n	8000440 <CALC_FREQ+0x78>
	{
		period1 = end_per1 - start1;
 80003dc:	4b37      	ldr	r3, [pc, #220]	; (80004bc <CALC_FREQ+0xf4>)
 80003de:	881b      	ldrh	r3, [r3, #0]
 80003e0:	b29a      	uxth	r2, r3
 80003e2:	4b37      	ldr	r3, [pc, #220]	; (80004c0 <CALC_FREQ+0xf8>)
 80003e4:	881b      	ldrh	r3, [r3, #0]
 80003e6:	b29b      	uxth	r3, r3
 80003e8:	1ad3      	subs	r3, r2, r3
 80003ea:	b29a      	uxth	r2, r3
 80003ec:	4b35      	ldr	r3, [pc, #212]	; (80004c4 <CALC_FREQ+0xfc>)
 80003ee:	801a      	strh	r2, [r3, #0]
		long_imp1 = end_imp1 - start1;
 80003f0:	4b35      	ldr	r3, [pc, #212]	; (80004c8 <CALC_FREQ+0x100>)
 80003f2:	881b      	ldrh	r3, [r3, #0]
 80003f4:	b29a      	uxth	r2, r3
 80003f6:	4b32      	ldr	r3, [pc, #200]	; (80004c0 <CALC_FREQ+0xf8>)
 80003f8:	881b      	ldrh	r3, [r3, #0]
 80003fa:	b29b      	uxth	r3, r3
 80003fc:	1ad3      	subs	r3, r2, r3
 80003fe:	b29a      	uxth	r2, r3
 8000400:	4b32      	ldr	r3, [pc, #200]	; (80004cc <CALC_FREQ+0x104>)
 8000402:	801a      	strh	r2, [r3, #0]
		if (period1 > 0)
 8000404:	4b2f      	ldr	r3, [pc, #188]	; (80004c4 <CALC_FREQ+0xfc>)
 8000406:	881b      	ldrh	r3, [r3, #0]
 8000408:	b29b      	uxth	r3, r3
 800040a:	2b00      	cmp	r3, #0
 800040c:	d018      	beq.n	8000440 <CALC_FREQ+0x78>
		{
			freq1 = 1000000 / period1;
 800040e:	4b2d      	ldr	r3, [pc, #180]	; (80004c4 <CALC_FREQ+0xfc>)
 8000410:	881b      	ldrh	r3, [r3, #0]
 8000412:	b29b      	uxth	r3, r3
 8000414:	461a      	mov	r2, r3
 8000416:	4b2e      	ldr	r3, [pc, #184]	; (80004d0 <CALC_FREQ+0x108>)
 8000418:	fb93 f3f2 	sdiv	r3, r3, r2
 800041c:	b29a      	uxth	r2, r3
 800041e:	4b2d      	ldr	r3, [pc, #180]	; (80004d4 <CALC_FREQ+0x10c>)
 8000420:	801a      	strh	r2, [r3, #0]
			fill_factor1 = (long_imp1 * 100) / period1;
 8000422:	4b2a      	ldr	r3, [pc, #168]	; (80004cc <CALC_FREQ+0x104>)
 8000424:	881b      	ldrh	r3, [r3, #0]
 8000426:	b29b      	uxth	r3, r3
 8000428:	461a      	mov	r2, r3
 800042a:	2364      	movs	r3, #100	; 0x64
 800042c:	fb02 f303 	mul.w	r3, r2, r3
 8000430:	4a24      	ldr	r2, [pc, #144]	; (80004c4 <CALC_FREQ+0xfc>)
 8000432:	8812      	ldrh	r2, [r2, #0]
 8000434:	b292      	uxth	r2, r2
 8000436:	fb93 f3f2 	sdiv	r3, r3, r2
 800043a:	b29a      	uxth	r2, r3
 800043c:	4b26      	ldr	r3, [pc, #152]	; (80004d8 <CALC_FREQ+0x110>)
 800043e:	801a      	strh	r2, [r3, #0]
		}
	}
	if (end_per2 > start2)
 8000440:	4b26      	ldr	r3, [pc, #152]	; (80004dc <CALC_FREQ+0x114>)
 8000442:	881b      	ldrh	r3, [r3, #0]
 8000444:	b29a      	uxth	r2, r3
 8000446:	4b26      	ldr	r3, [pc, #152]	; (80004e0 <CALC_FREQ+0x118>)
 8000448:	881b      	ldrh	r3, [r3, #0]
 800044a:	b29b      	uxth	r3, r3
 800044c:	429a      	cmp	r2, r3
 800044e:	d931      	bls.n	80004b4 <CALC_FREQ+0xec>
	{
		period2 = end_per2 - start2;
 8000450:	4b22      	ldr	r3, [pc, #136]	; (80004dc <CALC_FREQ+0x114>)
 8000452:	881b      	ldrh	r3, [r3, #0]
 8000454:	b29a      	uxth	r2, r3
 8000456:	4b22      	ldr	r3, [pc, #136]	; (80004e0 <CALC_FREQ+0x118>)
 8000458:	881b      	ldrh	r3, [r3, #0]
 800045a:	b29b      	uxth	r3, r3
 800045c:	1ad3      	subs	r3, r2, r3
 800045e:	b29a      	uxth	r2, r3
 8000460:	4b20      	ldr	r3, [pc, #128]	; (80004e4 <CALC_FREQ+0x11c>)
 8000462:	801a      	strh	r2, [r3, #0]
		long_imp2 = end_imp2 - start2;
 8000464:	4b20      	ldr	r3, [pc, #128]	; (80004e8 <CALC_FREQ+0x120>)
 8000466:	881b      	ldrh	r3, [r3, #0]
 8000468:	b29a      	uxth	r2, r3
 800046a:	4b1d      	ldr	r3, [pc, #116]	; (80004e0 <CALC_FREQ+0x118>)
 800046c:	881b      	ldrh	r3, [r3, #0]
 800046e:	b29b      	uxth	r3, r3
 8000470:	1ad3      	subs	r3, r2, r3
 8000472:	b29a      	uxth	r2, r3
 8000474:	4b1d      	ldr	r3, [pc, #116]	; (80004ec <CALC_FREQ+0x124>)
 8000476:	801a      	strh	r2, [r3, #0]
		if (period2 > 0)
 8000478:	4b1a      	ldr	r3, [pc, #104]	; (80004e4 <CALC_FREQ+0x11c>)
 800047a:	881b      	ldrh	r3, [r3, #0]
 800047c:	b29b      	uxth	r3, r3
 800047e:	2b00      	cmp	r3, #0
 8000480:	d018      	beq.n	80004b4 <CALC_FREQ+0xec>
		{
			freq2 = 1000000 / period2;
 8000482:	4b18      	ldr	r3, [pc, #96]	; (80004e4 <CALC_FREQ+0x11c>)
 8000484:	881b      	ldrh	r3, [r3, #0]
 8000486:	b29b      	uxth	r3, r3
 8000488:	461a      	mov	r2, r3
 800048a:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <CALC_FREQ+0x108>)
 800048c:	fb93 f3f2 	sdiv	r3, r3, r2
 8000490:	b29a      	uxth	r2, r3
 8000492:	4b17      	ldr	r3, [pc, #92]	; (80004f0 <CALC_FREQ+0x128>)
 8000494:	801a      	strh	r2, [r3, #0]
			fill_factor2 = (long_imp2 * 100) / period2;
 8000496:	4b15      	ldr	r3, [pc, #84]	; (80004ec <CALC_FREQ+0x124>)
 8000498:	881b      	ldrh	r3, [r3, #0]
 800049a:	b29b      	uxth	r3, r3
 800049c:	461a      	mov	r2, r3
 800049e:	2364      	movs	r3, #100	; 0x64
 80004a0:	fb02 f303 	mul.w	r3, r2, r3
 80004a4:	4a0f      	ldr	r2, [pc, #60]	; (80004e4 <CALC_FREQ+0x11c>)
 80004a6:	8812      	ldrh	r2, [r2, #0]
 80004a8:	b292      	uxth	r2, r2
 80004aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80004ae:	b29a      	uxth	r2, r3
 80004b0:	4b10      	ldr	r3, [pc, #64]	; (80004f4 <CALC_FREQ+0x12c>)
 80004b2:	801a      	strh	r2, [r3, #0]
		}
	}
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr
 80004bc:	2000007c 	.word	0x2000007c
 80004c0:	20000078 	.word	0x20000078
 80004c4:	20000084 	.word	0x20000084
 80004c8:	2000007a 	.word	0x2000007a
 80004cc:	20000088 	.word	0x20000088
 80004d0:	000f4240 	.word	0x000f4240
 80004d4:	20000090 	.word	0x20000090
 80004d8:	20000086 	.word	0x20000086
 80004dc:	20000082 	.word	0x20000082
 80004e0:	2000007e 	.word	0x2000007e
 80004e4:	2000008a 	.word	0x2000008a
 80004e8:	20000080 	.word	0x20000080
 80004ec:	2000008e 	.word	0x2000008e
 80004f0:	20000092 	.word	0x20000092
 80004f4:	2000008c 	.word	0x2000008c

080004f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004fc:	b672      	cpsid	i
}
 80004fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000500:	e7fe      	b.n	8000500 <Error_Handler+0x8>
	...

08000504 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800050a:	4b15      	ldr	r3, [pc, #84]	; (8000560 <HAL_MspInit+0x5c>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	4a14      	ldr	r2, [pc, #80]	; (8000560 <HAL_MspInit+0x5c>)
 8000510:	f043 0301 	orr.w	r3, r3, #1
 8000514:	6193      	str	r3, [r2, #24]
 8000516:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_MspInit+0x5c>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	f003 0301 	and.w	r3, r3, #1
 800051e:	60bb      	str	r3, [r7, #8]
 8000520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000522:	4b0f      	ldr	r3, [pc, #60]	; (8000560 <HAL_MspInit+0x5c>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	4a0e      	ldr	r2, [pc, #56]	; (8000560 <HAL_MspInit+0x5c>)
 8000528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800052c:	61d3      	str	r3, [r2, #28]
 800052e:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <HAL_MspInit+0x5c>)
 8000530:	69db      	ldr	r3, [r3, #28]
 8000532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000536:	607b      	str	r3, [r7, #4]
 8000538:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800053a:	4b0a      	ldr	r3, [pc, #40]	; (8000564 <HAL_MspInit+0x60>)
 800053c:	685b      	ldr	r3, [r3, #4]
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	4a04      	ldr	r2, [pc, #16]	; (8000564 <HAL_MspInit+0x60>)
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000556:	bf00      	nop
 8000558:	3714      	adds	r7, #20
 800055a:	46bd      	mov	sp, r7
 800055c:	bc80      	pop	{r7}
 800055e:	4770      	bx	lr
 8000560:	40021000 	.word	0x40021000
 8000564:	40010000 	.word	0x40010000

08000568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800056c:	e7fe      	b.n	800056c <NMI_Handler+0x4>

0800056e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056e:	b480      	push	{r7}
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000572:	e7fe      	b.n	8000572 <HardFault_Handler+0x4>

08000574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000578:	e7fe      	b.n	8000578 <MemManage_Handler+0x4>

0800057a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800057e:	e7fe      	b.n	800057e <BusFault_Handler+0x4>

08000580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000584:	e7fe      	b.n	8000584 <UsageFault_Handler+0x4>

08000586 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr

08000592 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000596:	bf00      	nop
 8000598:	46bd      	mov	sp, r7
 800059a:	bc80      	pop	{r7}
 800059c:	4770      	bx	lr

0800059e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr

080005aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005aa:	b580      	push	{r7, lr}
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005ae:	f000 fa31 	bl	8000a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
	...

080005b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80005bc:	4802      	ldr	r0, [pc, #8]	; (80005c8 <TIM2_IRQHandler+0x10>)
 80005be:	f001 fb71 	bl	8001ca4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	2000009c 	.word	0x2000009c

080005cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80005d0:	4802      	ldr	r0, [pc, #8]	; (80005dc <USART1_IRQHandler+0x10>)
 80005d2:	f002 f95b 	bl	800288c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	200000e4 	.word	0x200000e4

080005e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005e8:	4a14      	ldr	r2, [pc, #80]	; (800063c <_sbrk+0x5c>)
 80005ea:	4b15      	ldr	r3, [pc, #84]	; (8000640 <_sbrk+0x60>)
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005f4:	4b13      	ldr	r3, [pc, #76]	; (8000644 <_sbrk+0x64>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d102      	bne.n	8000602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <_sbrk+0x64>)
 80005fe:	4a12      	ldr	r2, [pc, #72]	; (8000648 <_sbrk+0x68>)
 8000600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000602:	4b10      	ldr	r3, [pc, #64]	; (8000644 <_sbrk+0x64>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	429a      	cmp	r2, r3
 800060e:	d207      	bcs.n	8000620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000610:	f002 fe5a 	bl	80032c8 <__errno>
 8000614:	4603      	mov	r3, r0
 8000616:	220c      	movs	r2, #12
 8000618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800061a:	f04f 33ff 	mov.w	r3, #4294967295
 800061e:	e009      	b.n	8000634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <_sbrk+0x64>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000626:	4b07      	ldr	r3, [pc, #28]	; (8000644 <_sbrk+0x64>)
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4413      	add	r3, r2
 800062e:	4a05      	ldr	r2, [pc, #20]	; (8000644 <_sbrk+0x64>)
 8000630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000632:	68fb      	ldr	r3, [r7, #12]
}
 8000634:	4618      	mov	r0, r3
 8000636:	3718      	adds	r7, #24
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20005000 	.word	0x20005000
 8000640:	00000400 	.word	0x00000400
 8000644:	20000098 	.word	0x20000098
 8000648:	20000278 	.word	0x20000278

0800064c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08a      	sub	sp, #40	; 0x28
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800065e:	f107 0318 	add.w	r3, r7, #24
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800066c:	f107 0310 	add.w	r3, r7, #16
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000676:	463b      	mov	r3, r7
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000682:	4b45      	ldr	r3, [pc, #276]	; (8000798 <MX_TIM2_Init+0x140>)
 8000684:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000688:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 800068a:	4b43      	ldr	r3, [pc, #268]	; (8000798 <MX_TIM2_Init+0x140>)
 800068c:	223f      	movs	r2, #63	; 0x3f
 800068e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000690:	4b41      	ldr	r3, [pc, #260]	; (8000798 <MX_TIM2_Init+0x140>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000696:	4b40      	ldr	r3, [pc, #256]	; (8000798 <MX_TIM2_Init+0x140>)
 8000698:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800069c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800069e:	4b3e      	ldr	r3, [pc, #248]	; (8000798 <MX_TIM2_Init+0x140>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006a4:	4b3c      	ldr	r3, [pc, #240]	; (8000798 <MX_TIM2_Init+0x140>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006aa:	483b      	ldr	r0, [pc, #236]	; (8000798 <MX_TIM2_Init+0x140>)
 80006ac:	f001 f946 	bl	800193c <HAL_TIM_Base_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80006b6:	f7ff ff1f 	bl	80004f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006be:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006c0:	f107 0318 	add.w	r3, r7, #24
 80006c4:	4619      	mov	r1, r3
 80006c6:	4834      	ldr	r0, [pc, #208]	; (8000798 <MX_TIM2_Init+0x140>)
 80006c8:	f001 fc90 	bl	8001fec <HAL_TIM_ConfigClockSource>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80006d2:	f7ff ff11 	bl	80004f8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80006d6:	4830      	ldr	r0, [pc, #192]	; (8000798 <MX_TIM2_Init+0x140>)
 80006d8:	f001 f97f 	bl	80019da <HAL_TIM_IC_Init>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80006e2:	f7ff ff09 	bl	80004f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006e6:	2300      	movs	r3, #0
 80006e8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006ea:	2300      	movs	r3, #0
 80006ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006ee:	f107 0310 	add.w	r3, r7, #16
 80006f2:	4619      	mov	r1, r3
 80006f4:	4828      	ldr	r0, [pc, #160]	; (8000798 <MX_TIM2_Init+0x140>)
 80006f6:	f001 ffd3 	bl	80026a0 <HAL_TIMEx_MasterConfigSynchronization>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8000700:	f7ff fefa 	bl	80004f8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000704:	2300      	movs	r3, #0
 8000706:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000708:	2301      	movs	r3, #1
 800070a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8000710:	230f      	movs	r3, #15
 8000712:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000714:	463b      	mov	r3, r7
 8000716:	2200      	movs	r2, #0
 8000718:	4619      	mov	r1, r3
 800071a:	481f      	ldr	r0, [pc, #124]	; (8000798 <MX_TIM2_Init+0x140>)
 800071c:	f001 fbca 	bl	8001eb4 <HAL_TIM_IC_ConfigChannel>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8000726:	f7ff fee7 	bl	80004f8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800072a:	2302      	movs	r3, #2
 800072c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800072e:	2302      	movs	r3, #2
 8000730:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000736:	463b      	mov	r3, r7
 8000738:	2204      	movs	r2, #4
 800073a:	4619      	mov	r1, r3
 800073c:	4816      	ldr	r0, [pc, #88]	; (8000798 <MX_TIM2_Init+0x140>)
 800073e:	f001 fbb9 	bl	8001eb4 <HAL_TIM_IC_ConfigChannel>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8000748:	f7ff fed6 	bl	80004f8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800074c:	2300      	movs	r3, #0
 800074e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000750:	2301      	movs	r3, #1
 8000752:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 15;
 8000754:	230f      	movs	r3, #15
 8000756:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000758:	463b      	mov	r3, r7
 800075a:	2208      	movs	r2, #8
 800075c:	4619      	mov	r1, r3
 800075e:	480e      	ldr	r0, [pc, #56]	; (8000798 <MX_TIM2_Init+0x140>)
 8000760:	f001 fba8 	bl	8001eb4 <HAL_TIM_IC_ConfigChannel>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_TIM2_Init+0x116>
  {
    Error_Handler();
 800076a:	f7ff fec5 	bl	80004f8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800076e:	2302      	movs	r3, #2
 8000770:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000772:	2302      	movs	r3, #2
 8000774:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800077a:	463b      	mov	r3, r7
 800077c:	220c      	movs	r2, #12
 800077e:	4619      	mov	r1, r3
 8000780:	4805      	ldr	r0, [pc, #20]	; (8000798 <MX_TIM2_Init+0x140>)
 8000782:	f001 fb97 	bl	8001eb4 <HAL_TIM_IC_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_TIM2_Init+0x138>
  {
    Error_Handler();
 800078c:	f7ff feb4 	bl	80004f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000790:	bf00      	nop
 8000792:	3728      	adds	r7, #40	; 0x28
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	2000009c 	.word	0x2000009c

0800079c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b088      	sub	sp, #32
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	f107 0310 	add.w	r3, r7, #16
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80007ba:	d12b      	bne.n	8000814 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007bc:	4b17      	ldr	r3, [pc, #92]	; (800081c <HAL_TIM_Base_MspInit+0x80>)
 80007be:	69db      	ldr	r3, [r3, #28]
 80007c0:	4a16      	ldr	r2, [pc, #88]	; (800081c <HAL_TIM_Base_MspInit+0x80>)
 80007c2:	f043 0301 	orr.w	r3, r3, #1
 80007c6:	61d3      	str	r3, [r2, #28]
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <HAL_TIM_Base_MspInit+0x80>)
 80007ca:	69db      	ldr	r3, [r3, #28]
 80007cc:	f003 0301 	and.w	r3, r3, #1
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d4:	4b11      	ldr	r3, [pc, #68]	; (800081c <HAL_TIM_Base_MspInit+0x80>)
 80007d6:	699b      	ldr	r3, [r3, #24]
 80007d8:	4a10      	ldr	r2, [pc, #64]	; (800081c <HAL_TIM_Base_MspInit+0x80>)
 80007da:	f043 0304 	orr.w	r3, r3, #4
 80007de:	6193      	str	r3, [r2, #24]
 80007e0:	4b0e      	ldr	r3, [pc, #56]	; (800081c <HAL_TIM_Base_MspInit+0x80>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	f003 0304 	and.w	r3, r3, #4
 80007e8:	60bb      	str	r3, [r7, #8]
 80007ea:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80007ec:	2305      	movs	r3, #5
 80007ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f8:	f107 0310 	add.w	r3, r7, #16
 80007fc:	4619      	mov	r1, r3
 80007fe:	4808      	ldr	r0, [pc, #32]	; (8000820 <HAL_TIM_Base_MspInit+0x84>)
 8000800:	f000 fb08 	bl	8000e14 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000804:	2200      	movs	r2, #0
 8000806:	2100      	movs	r1, #0
 8000808:	201c      	movs	r0, #28
 800080a:	f000 fa1a 	bl	8000c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800080e:	201c      	movs	r0, #28
 8000810:	f000 fa33 	bl	8000c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000814:	bf00      	nop
 8000816:	3720      	adds	r7, #32
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40021000 	.word	0x40021000
 8000820:	40010800 	.word	0x40010800

08000824 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000828:	4b11      	ldr	r3, [pc, #68]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 800082a:	4a12      	ldr	r2, [pc, #72]	; (8000874 <MX_USART1_UART_Init+0x50>)
 800082c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800082e:	4b10      	ldr	r3, [pc, #64]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 8000830:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000834:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000836:	4b0e      	ldr	r3, [pc, #56]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800083c:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000842:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000848:	4b09      	ldr	r3, [pc, #36]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 800084a:	220c      	movs	r2, #12
 800084c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084e:	4b08      	ldr	r3, [pc, #32]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	; (8000870 <MX_USART1_UART_Init+0x4c>)
 800085c:	f001 ff90 	bl	8002780 <HAL_UART_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000866:	f7ff fe47 	bl	80004f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	200000e4 	.word	0x200000e4
 8000874:	40013800 	.word	0x40013800

08000878 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	; 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a26      	ldr	r2, [pc, #152]	; (800092c <HAL_UART_MspInit+0xb4>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d145      	bne.n	8000924 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000898:	4b25      	ldr	r3, [pc, #148]	; (8000930 <HAL_UART_MspInit+0xb8>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a24      	ldr	r2, [pc, #144]	; (8000930 <HAL_UART_MspInit+0xb8>)
 800089e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a2:	6193      	str	r3, [r2, #24]
 80008a4:	4b22      	ldr	r3, [pc, #136]	; (8000930 <HAL_UART_MspInit+0xb8>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ac:	613b      	str	r3, [r7, #16]
 80008ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b0:	4b1f      	ldr	r3, [pc, #124]	; (8000930 <HAL_UART_MspInit+0xb8>)
 80008b2:	699b      	ldr	r3, [r3, #24]
 80008b4:	4a1e      	ldr	r2, [pc, #120]	; (8000930 <HAL_UART_MspInit+0xb8>)
 80008b6:	f043 0308 	orr.w	r3, r3, #8
 80008ba:	6193      	str	r3, [r2, #24]
 80008bc:	4b1c      	ldr	r3, [pc, #112]	; (8000930 <HAL_UART_MspInit+0xb8>)
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	f003 0308 	and.w	r3, r3, #8
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008c8:	2340      	movs	r3, #64	; 0x40
 80008ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008d0:	2303      	movs	r3, #3
 80008d2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4619      	mov	r1, r3
 80008da:	4816      	ldr	r0, [pc, #88]	; (8000934 <HAL_UART_MspInit+0xbc>)
 80008dc:	f000 fa9a 	bl	8000e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008e0:	2380      	movs	r3, #128	; 0x80
 80008e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4619      	mov	r1, r3
 80008f2:	4810      	ldr	r0, [pc, #64]	; (8000934 <HAL_UART_MspInit+0xbc>)
 80008f4:	f000 fa8e 	bl	8000e14 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <HAL_UART_MspInit+0xc0>)
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
 80008fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000900:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000904:	627b      	str	r3, [r7, #36]	; 0x24
 8000906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000908:	f043 0304 	orr.w	r3, r3, #4
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
 800090e:	4a0a      	ldr	r2, [pc, #40]	; (8000938 <HAL_UART_MspInit+0xc0>)
 8000910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000912:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000914:	2200      	movs	r2, #0
 8000916:	2100      	movs	r1, #0
 8000918:	2025      	movs	r0, #37	; 0x25
 800091a:	f000 f992 	bl	8000c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800091e:	2025      	movs	r0, #37	; 0x25
 8000920:	f000 f9ab 	bl	8000c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000924:	bf00      	nop
 8000926:	3728      	adds	r7, #40	; 0x28
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40013800 	.word	0x40013800
 8000930:	40021000 	.word	0x40021000
 8000934:	40010c00 	.word	0x40010c00
 8000938:	40010000 	.word	0x40010000

0800093c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800093c:	f7ff fe86 	bl	800064c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000940:	480b      	ldr	r0, [pc, #44]	; (8000970 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000942:	490c      	ldr	r1, [pc, #48]	; (8000974 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000944:	4a0c      	ldr	r2, [pc, #48]	; (8000978 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000948:	e002      	b.n	8000950 <LoopCopyDataInit>

0800094a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800094a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800094c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800094e:	3304      	adds	r3, #4

08000950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000954:	d3f9      	bcc.n	800094a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000956:	4a09      	ldr	r2, [pc, #36]	; (800097c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000958:	4c09      	ldr	r4, [pc, #36]	; (8000980 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800095a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800095c:	e001      	b.n	8000962 <LoopFillZerobss>

0800095e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800095e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000960:	3204      	adds	r2, #4

08000962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000964:	d3fb      	bcc.n	800095e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000966:	f002 fcb5 	bl	80032d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800096a:	f7ff fc31 	bl	80001d0 <main>
  bx lr
 800096e:	4770      	bx	lr
  ldr r0, =_sdata
 8000970:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000974:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000978:	08003ca0 	.word	0x08003ca0
  ldr r2, =_sbss
 800097c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000980:	20000278 	.word	0x20000278

08000984 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000984:	e7fe      	b.n	8000984 <ADC1_2_IRQHandler>
	...

08000988 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800098c:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <HAL_Init+0x28>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a07      	ldr	r2, [pc, #28]	; (80009b0 <HAL_Init+0x28>)
 8000992:	f043 0310 	orr.w	r3, r3, #16
 8000996:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000998:	2003      	movs	r0, #3
 800099a:	f000 f947 	bl	8000c2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800099e:	200f      	movs	r0, #15
 80009a0:	f000 f808 	bl	80009b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009a4:	f7ff fdae 	bl	8000504 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a8:	2300      	movs	r3, #0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40022000 	.word	0x40022000

080009b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009bc:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <HAL_InitTick+0x54>)
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <HAL_InitTick+0x58>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 f95f 	bl	8000c96 <HAL_SYSTICK_Config>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
 80009e0:	e00e      	b.n	8000a00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2b0f      	cmp	r3, #15
 80009e6:	d80a      	bhi.n	80009fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e8:	2200      	movs	r2, #0
 80009ea:	6879      	ldr	r1, [r7, #4]
 80009ec:	f04f 30ff 	mov.w	r0, #4294967295
 80009f0:	f000 f927 	bl	8000c42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009f4:	4a06      	ldr	r2, [pc, #24]	; (8000a10 <HAL_InitTick+0x5c>)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009fa:	2300      	movs	r3, #0
 80009fc:	e000      	b.n	8000a00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000000 	.word	0x20000000
 8000a0c:	20000008 	.word	0x20000008
 8000a10:	20000004 	.word	0x20000004

08000a14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a18:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <HAL_IncTick+0x1c>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <HAL_IncTick+0x20>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4413      	add	r3, r2
 8000a24:	4a03      	ldr	r2, [pc, #12]	; (8000a34 <HAL_IncTick+0x20>)
 8000a26:	6013      	str	r3, [r2, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr
 8000a30:	20000008 	.word	0x20000008
 8000a34:	2000012c 	.word	0x2000012c

08000a38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a3c:	4b02      	ldr	r3, [pc, #8]	; (8000a48 <HAL_GetTick+0x10>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	2000012c 	.word	0x2000012c

08000a4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a54:	f7ff fff0 	bl	8000a38 <HAL_GetTick>
 8000a58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a64:	d005      	beq.n	8000a72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a66:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <HAL_Delay+0x44>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	4413      	add	r3, r2
 8000a70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a72:	bf00      	nop
 8000a74:	f7ff ffe0 	bl	8000a38 <HAL_GetTick>
 8000a78:	4602      	mov	r2, r0
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	68fa      	ldr	r2, [r7, #12]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d8f7      	bhi.n	8000a74 <HAL_Delay+0x28>
  {
  }
}
 8000a84:	bf00      	nop
 8000a86:	bf00      	nop
 8000a88:	3710      	adds	r7, #16
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000008 	.word	0x20000008

08000a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aaa:	68ba      	ldr	r2, [r7, #8]
 8000aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000abc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ac0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ac6:	4a04      	ldr	r2, [pc, #16]	; (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	60d3      	str	r3, [r2, #12]
}
 8000acc:	bf00      	nop
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bc80      	pop	{r7}
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae0:	4b04      	ldr	r3, [pc, #16]	; (8000af4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	0a1b      	lsrs	r3, r3, #8
 8000ae6:	f003 0307 	and.w	r3, r3, #7
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	db0b      	blt.n	8000b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	f003 021f 	and.w	r2, r3, #31
 8000b10:	4906      	ldr	r1, [pc, #24]	; (8000b2c <__NVIC_EnableIRQ+0x34>)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	095b      	lsrs	r3, r3, #5
 8000b18:	2001      	movs	r0, #1
 8000b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr
 8000b2c:	e000e100 	.word	0xe000e100

08000b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	6039      	str	r1, [r7, #0]
 8000b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	db0a      	blt.n	8000b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	490c      	ldr	r1, [pc, #48]	; (8000b7c <__NVIC_SetPriority+0x4c>)
 8000b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4e:	0112      	lsls	r2, r2, #4
 8000b50:	b2d2      	uxtb	r2, r2
 8000b52:	440b      	add	r3, r1
 8000b54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b58:	e00a      	b.n	8000b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	b2da      	uxtb	r2, r3
 8000b5e:	4908      	ldr	r1, [pc, #32]	; (8000b80 <__NVIC_SetPriority+0x50>)
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	f003 030f 	and.w	r3, r3, #15
 8000b66:	3b04      	subs	r3, #4
 8000b68:	0112      	lsls	r2, r2, #4
 8000b6a:	b2d2      	uxtb	r2, r2
 8000b6c:	440b      	add	r3, r1
 8000b6e:	761a      	strb	r2, [r3, #24]
}
 8000b70:	bf00      	nop
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bc80      	pop	{r7}
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	e000e100 	.word	0xe000e100
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b089      	sub	sp, #36	; 0x24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	f003 0307 	and.w	r3, r3, #7
 8000b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	f1c3 0307 	rsb	r3, r3, #7
 8000b9e:	2b04      	cmp	r3, #4
 8000ba0:	bf28      	it	cs
 8000ba2:	2304      	movcs	r3, #4
 8000ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ba6:	69fb      	ldr	r3, [r7, #28]
 8000ba8:	3304      	adds	r3, #4
 8000baa:	2b06      	cmp	r3, #6
 8000bac:	d902      	bls.n	8000bb4 <NVIC_EncodePriority+0x30>
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	3b03      	subs	r3, #3
 8000bb2:	e000      	b.n	8000bb6 <NVIC_EncodePriority+0x32>
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc2:	43da      	mvns	r2, r3
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	401a      	ands	r2, r3
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd6:	43d9      	mvns	r1, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	4313      	orrs	r3, r2
         );
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3724      	adds	r7, #36	; 0x24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr

08000be8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bf8:	d301      	bcc.n	8000bfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e00f      	b.n	8000c1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bfe:	4a0a      	ldr	r2, [pc, #40]	; (8000c28 <SysTick_Config+0x40>)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c06:	210f      	movs	r1, #15
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295
 8000c0c:	f7ff ff90 	bl	8000b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c10:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <SysTick_Config+0x40>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c16:	4b04      	ldr	r3, [pc, #16]	; (8000c28 <SysTick_Config+0x40>)
 8000c18:	2207      	movs	r2, #7
 8000c1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c1c:	2300      	movs	r3, #0
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	e000e010 	.word	0xe000e010

08000c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f7ff ff2d 	bl	8000a94 <__NVIC_SetPriorityGrouping>
}
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b086      	sub	sp, #24
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	4603      	mov	r3, r0
 8000c4a:	60b9      	str	r1, [r7, #8]
 8000c4c:	607a      	str	r2, [r7, #4]
 8000c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c54:	f7ff ff42 	bl	8000adc <__NVIC_GetPriorityGrouping>
 8000c58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	68b9      	ldr	r1, [r7, #8]
 8000c5e:	6978      	ldr	r0, [r7, #20]
 8000c60:	f7ff ff90 	bl	8000b84 <NVIC_EncodePriority>
 8000c64:	4602      	mov	r2, r0
 8000c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c6a:	4611      	mov	r1, r2
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ff5f 	bl	8000b30 <__NVIC_SetPriority>
}
 8000c72:	bf00      	nop
 8000c74:	3718      	adds	r7, #24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b082      	sub	sp, #8
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff35 	bl	8000af8 <__NVIC_EnableIRQ>
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b082      	sub	sp, #8
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c9e:	6878      	ldr	r0, [r7, #4]
 8000ca0:	f7ff ffa2 	bl	8000be8 <SysTick_Config>
 8000ca4:	4603      	mov	r3, r0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	b085      	sub	sp, #20
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d008      	beq.n	8000cd8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2204      	movs	r2, #4
 8000cca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e020      	b.n	8000d1a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f022 020e 	bic.w	r2, r2, #14
 8000ce6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f022 0201 	bic.w	r2, r2, #1
 8000cf6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d00:	2101      	movs	r1, #1
 8000d02:	fa01 f202 	lsl.w	r2, r1, r2
 8000d06:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr

08000d24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d005      	beq.n	8000d48 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2204      	movs	r2, #4
 8000d40:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	73fb      	strb	r3, [r7, #15]
 8000d46:	e051      	b.n	8000dec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f022 020e 	bic.w	r2, r2, #14
 8000d56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f022 0201 	bic.w	r2, r2, #1
 8000d66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a22      	ldr	r2, [pc, #136]	; (8000df8 <HAL_DMA_Abort_IT+0xd4>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d029      	beq.n	8000dc6 <HAL_DMA_Abort_IT+0xa2>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a21      	ldr	r2, [pc, #132]	; (8000dfc <HAL_DMA_Abort_IT+0xd8>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d022      	beq.n	8000dc2 <HAL_DMA_Abort_IT+0x9e>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a1f      	ldr	r2, [pc, #124]	; (8000e00 <HAL_DMA_Abort_IT+0xdc>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d01a      	beq.n	8000dbc <HAL_DMA_Abort_IT+0x98>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a1e      	ldr	r2, [pc, #120]	; (8000e04 <HAL_DMA_Abort_IT+0xe0>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d012      	beq.n	8000db6 <HAL_DMA_Abort_IT+0x92>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a1c      	ldr	r2, [pc, #112]	; (8000e08 <HAL_DMA_Abort_IT+0xe4>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d00a      	beq.n	8000db0 <HAL_DMA_Abort_IT+0x8c>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a1b      	ldr	r2, [pc, #108]	; (8000e0c <HAL_DMA_Abort_IT+0xe8>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d102      	bne.n	8000daa <HAL_DMA_Abort_IT+0x86>
 8000da4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000da8:	e00e      	b.n	8000dc8 <HAL_DMA_Abort_IT+0xa4>
 8000daa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000dae:	e00b      	b.n	8000dc8 <HAL_DMA_Abort_IT+0xa4>
 8000db0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000db4:	e008      	b.n	8000dc8 <HAL_DMA_Abort_IT+0xa4>
 8000db6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dba:	e005      	b.n	8000dc8 <HAL_DMA_Abort_IT+0xa4>
 8000dbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dc0:	e002      	b.n	8000dc8 <HAL_DMA_Abort_IT+0xa4>
 8000dc2:	2310      	movs	r3, #16
 8000dc4:	e000      	b.n	8000dc8 <HAL_DMA_Abort_IT+0xa4>
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	4a11      	ldr	r2, [pc, #68]	; (8000e10 <HAL_DMA_Abort_IT+0xec>)
 8000dca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d003      	beq.n	8000dec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	4798      	blx	r3
    } 
  }
  return status;
 8000dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40020008 	.word	0x40020008
 8000dfc:	4002001c 	.word	0x4002001c
 8000e00:	40020030 	.word	0x40020030
 8000e04:	40020044 	.word	0x40020044
 8000e08:	40020058 	.word	0x40020058
 8000e0c:	4002006c 	.word	0x4002006c
 8000e10:	40020000 	.word	0x40020000

08000e14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b08b      	sub	sp, #44	; 0x2c
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e22:	2300      	movs	r3, #0
 8000e24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e26:	e169      	b.n	80010fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	69fa      	ldr	r2, [r7, #28]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	f040 8158 	bne.w	80010f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	4a9a      	ldr	r2, [pc, #616]	; (80010b4 <HAL_GPIO_Init+0x2a0>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d05e      	beq.n	8000f0e <HAL_GPIO_Init+0xfa>
 8000e50:	4a98      	ldr	r2, [pc, #608]	; (80010b4 <HAL_GPIO_Init+0x2a0>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d875      	bhi.n	8000f42 <HAL_GPIO_Init+0x12e>
 8000e56:	4a98      	ldr	r2, [pc, #608]	; (80010b8 <HAL_GPIO_Init+0x2a4>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d058      	beq.n	8000f0e <HAL_GPIO_Init+0xfa>
 8000e5c:	4a96      	ldr	r2, [pc, #600]	; (80010b8 <HAL_GPIO_Init+0x2a4>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d86f      	bhi.n	8000f42 <HAL_GPIO_Init+0x12e>
 8000e62:	4a96      	ldr	r2, [pc, #600]	; (80010bc <HAL_GPIO_Init+0x2a8>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d052      	beq.n	8000f0e <HAL_GPIO_Init+0xfa>
 8000e68:	4a94      	ldr	r2, [pc, #592]	; (80010bc <HAL_GPIO_Init+0x2a8>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d869      	bhi.n	8000f42 <HAL_GPIO_Init+0x12e>
 8000e6e:	4a94      	ldr	r2, [pc, #592]	; (80010c0 <HAL_GPIO_Init+0x2ac>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d04c      	beq.n	8000f0e <HAL_GPIO_Init+0xfa>
 8000e74:	4a92      	ldr	r2, [pc, #584]	; (80010c0 <HAL_GPIO_Init+0x2ac>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d863      	bhi.n	8000f42 <HAL_GPIO_Init+0x12e>
 8000e7a:	4a92      	ldr	r2, [pc, #584]	; (80010c4 <HAL_GPIO_Init+0x2b0>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d046      	beq.n	8000f0e <HAL_GPIO_Init+0xfa>
 8000e80:	4a90      	ldr	r2, [pc, #576]	; (80010c4 <HAL_GPIO_Init+0x2b0>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d85d      	bhi.n	8000f42 <HAL_GPIO_Init+0x12e>
 8000e86:	2b12      	cmp	r3, #18
 8000e88:	d82a      	bhi.n	8000ee0 <HAL_GPIO_Init+0xcc>
 8000e8a:	2b12      	cmp	r3, #18
 8000e8c:	d859      	bhi.n	8000f42 <HAL_GPIO_Init+0x12e>
 8000e8e:	a201      	add	r2, pc, #4	; (adr r2, 8000e94 <HAL_GPIO_Init+0x80>)
 8000e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e94:	08000f0f 	.word	0x08000f0f
 8000e98:	08000ee9 	.word	0x08000ee9
 8000e9c:	08000efb 	.word	0x08000efb
 8000ea0:	08000f3d 	.word	0x08000f3d
 8000ea4:	08000f43 	.word	0x08000f43
 8000ea8:	08000f43 	.word	0x08000f43
 8000eac:	08000f43 	.word	0x08000f43
 8000eb0:	08000f43 	.word	0x08000f43
 8000eb4:	08000f43 	.word	0x08000f43
 8000eb8:	08000f43 	.word	0x08000f43
 8000ebc:	08000f43 	.word	0x08000f43
 8000ec0:	08000f43 	.word	0x08000f43
 8000ec4:	08000f43 	.word	0x08000f43
 8000ec8:	08000f43 	.word	0x08000f43
 8000ecc:	08000f43 	.word	0x08000f43
 8000ed0:	08000f43 	.word	0x08000f43
 8000ed4:	08000f43 	.word	0x08000f43
 8000ed8:	08000ef1 	.word	0x08000ef1
 8000edc:	08000f05 	.word	0x08000f05
 8000ee0:	4a79      	ldr	r2, [pc, #484]	; (80010c8 <HAL_GPIO_Init+0x2b4>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d013      	beq.n	8000f0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ee6:	e02c      	b.n	8000f42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	623b      	str	r3, [r7, #32]
          break;
 8000eee:	e029      	b.n	8000f44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	623b      	str	r3, [r7, #32]
          break;
 8000ef8:	e024      	b.n	8000f44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	3308      	adds	r3, #8
 8000f00:	623b      	str	r3, [r7, #32]
          break;
 8000f02:	e01f      	b.n	8000f44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	330c      	adds	r3, #12
 8000f0a:	623b      	str	r3, [r7, #32]
          break;
 8000f0c:	e01a      	b.n	8000f44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d102      	bne.n	8000f1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f16:	2304      	movs	r3, #4
 8000f18:	623b      	str	r3, [r7, #32]
          break;
 8000f1a:	e013      	b.n	8000f44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d105      	bne.n	8000f30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f24:	2308      	movs	r3, #8
 8000f26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	69fa      	ldr	r2, [r7, #28]
 8000f2c:	611a      	str	r2, [r3, #16]
          break;
 8000f2e:	e009      	b.n	8000f44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f30:	2308      	movs	r3, #8
 8000f32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	69fa      	ldr	r2, [r7, #28]
 8000f38:	615a      	str	r2, [r3, #20]
          break;
 8000f3a:	e003      	b.n	8000f44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
          break;
 8000f40:	e000      	b.n	8000f44 <HAL_GPIO_Init+0x130>
          break;
 8000f42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	2bff      	cmp	r3, #255	; 0xff
 8000f48:	d801      	bhi.n	8000f4e <HAL_GPIO_Init+0x13a>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	e001      	b.n	8000f52 <HAL_GPIO_Init+0x13e>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3304      	adds	r3, #4
 8000f52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	2bff      	cmp	r3, #255	; 0xff
 8000f58:	d802      	bhi.n	8000f60 <HAL_GPIO_Init+0x14c>
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	e002      	b.n	8000f66 <HAL_GPIO_Init+0x152>
 8000f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f62:	3b08      	subs	r3, #8
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	210f      	movs	r1, #15
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	fa01 f303 	lsl.w	r3, r1, r3
 8000f74:	43db      	mvns	r3, r3
 8000f76:	401a      	ands	r2, r3
 8000f78:	6a39      	ldr	r1, [r7, #32]
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f80:	431a      	orrs	r2, r3
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f000 80b1 	beq.w	80010f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f94:	4b4d      	ldr	r3, [pc, #308]	; (80010cc <HAL_GPIO_Init+0x2b8>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	4a4c      	ldr	r2, [pc, #304]	; (80010cc <HAL_GPIO_Init+0x2b8>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6193      	str	r3, [r2, #24]
 8000fa0:	4b4a      	ldr	r3, [pc, #296]	; (80010cc <HAL_GPIO_Init+0x2b8>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f003 0301 	and.w	r3, r3, #1
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fac:	4a48      	ldr	r2, [pc, #288]	; (80010d0 <HAL_GPIO_Init+0x2bc>)
 8000fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb0:	089b      	lsrs	r3, r3, #2
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fbc:	f003 0303 	and.w	r3, r3, #3
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	68fa      	ldr	r2, [r7, #12]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a40      	ldr	r2, [pc, #256]	; (80010d4 <HAL_GPIO_Init+0x2c0>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d013      	beq.n	8001000 <HAL_GPIO_Init+0x1ec>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a3f      	ldr	r2, [pc, #252]	; (80010d8 <HAL_GPIO_Init+0x2c4>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d00d      	beq.n	8000ffc <HAL_GPIO_Init+0x1e8>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a3e      	ldr	r2, [pc, #248]	; (80010dc <HAL_GPIO_Init+0x2c8>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d007      	beq.n	8000ff8 <HAL_GPIO_Init+0x1e4>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a3d      	ldr	r2, [pc, #244]	; (80010e0 <HAL_GPIO_Init+0x2cc>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d101      	bne.n	8000ff4 <HAL_GPIO_Init+0x1e0>
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e006      	b.n	8001002 <HAL_GPIO_Init+0x1ee>
 8000ff4:	2304      	movs	r3, #4
 8000ff6:	e004      	b.n	8001002 <HAL_GPIO_Init+0x1ee>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	e002      	b.n	8001002 <HAL_GPIO_Init+0x1ee>
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e000      	b.n	8001002 <HAL_GPIO_Init+0x1ee>
 8001000:	2300      	movs	r3, #0
 8001002:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001004:	f002 0203 	and.w	r2, r2, #3
 8001008:	0092      	lsls	r2, r2, #2
 800100a:	4093      	lsls	r3, r2
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	4313      	orrs	r3, r2
 8001010:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001012:	492f      	ldr	r1, [pc, #188]	; (80010d0 <HAL_GPIO_Init+0x2bc>)
 8001014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	3302      	adds	r3, #2
 800101a:	68fa      	ldr	r2, [r7, #12]
 800101c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d006      	beq.n	800103a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800102c:	4b2d      	ldr	r3, [pc, #180]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	492c      	ldr	r1, [pc, #176]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	4313      	orrs	r3, r2
 8001036:	608b      	str	r3, [r1, #8]
 8001038:	e006      	b.n	8001048 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800103a:	4b2a      	ldr	r3, [pc, #168]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800103c:	689a      	ldr	r2, [r3, #8]
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	43db      	mvns	r3, r3
 8001042:	4928      	ldr	r1, [pc, #160]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001044:	4013      	ands	r3, r2
 8001046:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d006      	beq.n	8001062 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001054:	4b23      	ldr	r3, [pc, #140]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001056:	68da      	ldr	r2, [r3, #12]
 8001058:	4922      	ldr	r1, [pc, #136]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	4313      	orrs	r3, r2
 800105e:	60cb      	str	r3, [r1, #12]
 8001060:	e006      	b.n	8001070 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001062:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001064:	68da      	ldr	r2, [r3, #12]
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	43db      	mvns	r3, r3
 800106a:	491e      	ldr	r1, [pc, #120]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800106c:	4013      	ands	r3, r2
 800106e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d006      	beq.n	800108a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	4918      	ldr	r1, [pc, #96]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	4313      	orrs	r3, r2
 8001086:	604b      	str	r3, [r1, #4]
 8001088:	e006      	b.n	8001098 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800108a:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 800108c:	685a      	ldr	r2, [r3, #4]
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	43db      	mvns	r3, r3
 8001092:	4914      	ldr	r1, [pc, #80]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8001094:	4013      	ands	r3, r2
 8001096:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d021      	beq.n	80010e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	490e      	ldr	r1, [pc, #56]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	600b      	str	r3, [r1, #0]
 80010b0:	e021      	b.n	80010f6 <HAL_GPIO_Init+0x2e2>
 80010b2:	bf00      	nop
 80010b4:	10320000 	.word	0x10320000
 80010b8:	10310000 	.word	0x10310000
 80010bc:	10220000 	.word	0x10220000
 80010c0:	10210000 	.word	0x10210000
 80010c4:	10120000 	.word	0x10120000
 80010c8:	10110000 	.word	0x10110000
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40010000 	.word	0x40010000
 80010d4:	40010800 	.word	0x40010800
 80010d8:	40010c00 	.word	0x40010c00
 80010dc:	40011000 	.word	0x40011000
 80010e0:	40011400 	.word	0x40011400
 80010e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80010e8:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <HAL_GPIO_Init+0x304>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	43db      	mvns	r3, r3
 80010f0:	4909      	ldr	r1, [pc, #36]	; (8001118 <HAL_GPIO_Init+0x304>)
 80010f2:	4013      	ands	r3, r2
 80010f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f8:	3301      	adds	r3, #1
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001102:	fa22 f303 	lsr.w	r3, r2, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	f47f ae8e 	bne.w	8000e28 <HAL_GPIO_Init+0x14>
  }
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	372c      	adds	r7, #44	; 0x2c
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr
 8001118:	40010400 	.word	0x40010400

0800111c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e272      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	2b00      	cmp	r3, #0
 8001138:	f000 8087 	beq.w	800124a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800113c:	4b92      	ldr	r3, [pc, #584]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 030c 	and.w	r3, r3, #12
 8001144:	2b04      	cmp	r3, #4
 8001146:	d00c      	beq.n	8001162 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001148:	4b8f      	ldr	r3, [pc, #572]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f003 030c 	and.w	r3, r3, #12
 8001150:	2b08      	cmp	r3, #8
 8001152:	d112      	bne.n	800117a <HAL_RCC_OscConfig+0x5e>
 8001154:	4b8c      	ldr	r3, [pc, #560]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800115c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001160:	d10b      	bne.n	800117a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001162:	4b89      	ldr	r3, [pc, #548]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d06c      	beq.n	8001248 <HAL_RCC_OscConfig+0x12c>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d168      	bne.n	8001248 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e24c      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001182:	d106      	bne.n	8001192 <HAL_RCC_OscConfig+0x76>
 8001184:	4b80      	ldr	r3, [pc, #512]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a7f      	ldr	r2, [pc, #508]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 800118a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	e02e      	b.n	80011f0 <HAL_RCC_OscConfig+0xd4>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d10c      	bne.n	80011b4 <HAL_RCC_OscConfig+0x98>
 800119a:	4b7b      	ldr	r3, [pc, #492]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a7a      	ldr	r2, [pc, #488]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011a4:	6013      	str	r3, [r2, #0]
 80011a6:	4b78      	ldr	r3, [pc, #480]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a77      	ldr	r2, [pc, #476]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011b0:	6013      	str	r3, [r2, #0]
 80011b2:	e01d      	b.n	80011f0 <HAL_RCC_OscConfig+0xd4>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011bc:	d10c      	bne.n	80011d8 <HAL_RCC_OscConfig+0xbc>
 80011be:	4b72      	ldr	r3, [pc, #456]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a71      	ldr	r2, [pc, #452]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011c8:	6013      	str	r3, [r2, #0]
 80011ca:	4b6f      	ldr	r3, [pc, #444]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a6e      	ldr	r2, [pc, #440]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	e00b      	b.n	80011f0 <HAL_RCC_OscConfig+0xd4>
 80011d8:	4b6b      	ldr	r3, [pc, #428]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a6a      	ldr	r2, [pc, #424]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b68      	ldr	r3, [pc, #416]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a67      	ldr	r2, [pc, #412]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80011ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d013      	beq.n	8001220 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f8:	f7ff fc1e 	bl	8000a38 <HAL_GetTick>
 80011fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001200:	f7ff fc1a 	bl	8000a38 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b64      	cmp	r3, #100	; 0x64
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e200      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001212:	4b5d      	ldr	r3, [pc, #372]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f0      	beq.n	8001200 <HAL_RCC_OscConfig+0xe4>
 800121e:	e014      	b.n	800124a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001220:	f7ff fc0a 	bl	8000a38 <HAL_GetTick>
 8001224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001226:	e008      	b.n	800123a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001228:	f7ff fc06 	bl	8000a38 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b64      	cmp	r3, #100	; 0x64
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e1ec      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800123a:	4b53      	ldr	r3, [pc, #332]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d1f0      	bne.n	8001228 <HAL_RCC_OscConfig+0x10c>
 8001246:	e000      	b.n	800124a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d063      	beq.n	800131e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001256:	4b4c      	ldr	r3, [pc, #304]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f003 030c 	and.w	r3, r3, #12
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001262:	4b49      	ldr	r3, [pc, #292]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b08      	cmp	r3, #8
 800126c:	d11c      	bne.n	80012a8 <HAL_RCC_OscConfig+0x18c>
 800126e:	4b46      	ldr	r3, [pc, #280]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d116      	bne.n	80012a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800127a:	4b43      	ldr	r3, [pc, #268]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d005      	beq.n	8001292 <HAL_RCC_OscConfig+0x176>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d001      	beq.n	8001292 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e1c0      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001292:	4b3d      	ldr	r3, [pc, #244]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	695b      	ldr	r3, [r3, #20]
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	4939      	ldr	r1, [pc, #228]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80012a2:	4313      	orrs	r3, r2
 80012a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a6:	e03a      	b.n	800131e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d020      	beq.n	80012f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012b0:	4b36      	ldr	r3, [pc, #216]	; (800138c <HAL_RCC_OscConfig+0x270>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b6:	f7ff fbbf 	bl	8000a38 <HAL_GetTick>
 80012ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012bc:	e008      	b.n	80012d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012be:	f7ff fbbb 	bl	8000a38 <HAL_GetTick>
 80012c2:	4602      	mov	r2, r0
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e1a1      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d0:	4b2d      	ldr	r3, [pc, #180]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0f0      	beq.n	80012be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012dc:	4b2a      	ldr	r3, [pc, #168]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	4927      	ldr	r1, [pc, #156]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	600b      	str	r3, [r1, #0]
 80012f0:	e015      	b.n	800131e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012f2:	4b26      	ldr	r3, [pc, #152]	; (800138c <HAL_RCC_OscConfig+0x270>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f8:	f7ff fb9e 	bl	8000a38 <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001300:	f7ff fb9a 	bl	8000a38 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b02      	cmp	r3, #2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e180      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001312:	4b1d      	ldr	r3, [pc, #116]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f0      	bne.n	8001300 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	2b00      	cmp	r3, #0
 8001328:	d03a      	beq.n	80013a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d019      	beq.n	8001366 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <HAL_RCC_OscConfig+0x274>)
 8001334:	2201      	movs	r2, #1
 8001336:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001338:	f7ff fb7e 	bl	8000a38 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001340:	f7ff fb7a 	bl	8000a38 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e160      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001352:	4b0d      	ldr	r3, [pc, #52]	; (8001388 <HAL_RCC_OscConfig+0x26c>)
 8001354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800135e:	2001      	movs	r0, #1
 8001360:	f000 face 	bl	8001900 <RCC_Delay>
 8001364:	e01c      	b.n	80013a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <HAL_RCC_OscConfig+0x274>)
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800136c:	f7ff fb64 	bl	8000a38 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001372:	e00f      	b.n	8001394 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001374:	f7ff fb60 	bl	8000a38 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d908      	bls.n	8001394 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e146      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
 8001386:	bf00      	nop
 8001388:	40021000 	.word	0x40021000
 800138c:	42420000 	.word	0x42420000
 8001390:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001394:	4b92      	ldr	r3, [pc, #584]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1e9      	bne.n	8001374 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	f000 80a6 	beq.w	80014fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ae:	2300      	movs	r3, #0
 80013b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013b2:	4b8b      	ldr	r3, [pc, #556]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10d      	bne.n	80013da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013be:	4b88      	ldr	r3, [pc, #544]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a87      	ldr	r2, [pc, #540]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80013c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b85      	ldr	r3, [pc, #532]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013d6:	2301      	movs	r3, #1
 80013d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013da:	4b82      	ldr	r3, [pc, #520]	; (80015e4 <HAL_RCC_OscConfig+0x4c8>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d118      	bne.n	8001418 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013e6:	4b7f      	ldr	r3, [pc, #508]	; (80015e4 <HAL_RCC_OscConfig+0x4c8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a7e      	ldr	r2, [pc, #504]	; (80015e4 <HAL_RCC_OscConfig+0x4c8>)
 80013ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013f2:	f7ff fb21 	bl	8000a38 <HAL_GetTick>
 80013f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f8:	e008      	b.n	800140c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013fa:	f7ff fb1d 	bl	8000a38 <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2b64      	cmp	r3, #100	; 0x64
 8001406:	d901      	bls.n	800140c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001408:	2303      	movs	r3, #3
 800140a:	e103      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800140c:	4b75      	ldr	r3, [pc, #468]	; (80015e4 <HAL_RCC_OscConfig+0x4c8>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001414:	2b00      	cmp	r3, #0
 8001416:	d0f0      	beq.n	80013fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d106      	bne.n	800142e <HAL_RCC_OscConfig+0x312>
 8001420:	4b6f      	ldr	r3, [pc, #444]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001422:	6a1b      	ldr	r3, [r3, #32]
 8001424:	4a6e      	ldr	r2, [pc, #440]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001426:	f043 0301 	orr.w	r3, r3, #1
 800142a:	6213      	str	r3, [r2, #32]
 800142c:	e02d      	b.n	800148a <HAL_RCC_OscConfig+0x36e>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d10c      	bne.n	8001450 <HAL_RCC_OscConfig+0x334>
 8001436:	4b6a      	ldr	r3, [pc, #424]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001438:	6a1b      	ldr	r3, [r3, #32]
 800143a:	4a69      	ldr	r2, [pc, #420]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 800143c:	f023 0301 	bic.w	r3, r3, #1
 8001440:	6213      	str	r3, [r2, #32]
 8001442:	4b67      	ldr	r3, [pc, #412]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	4a66      	ldr	r2, [pc, #408]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001448:	f023 0304 	bic.w	r3, r3, #4
 800144c:	6213      	str	r3, [r2, #32]
 800144e:	e01c      	b.n	800148a <HAL_RCC_OscConfig+0x36e>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	2b05      	cmp	r3, #5
 8001456:	d10c      	bne.n	8001472 <HAL_RCC_OscConfig+0x356>
 8001458:	4b61      	ldr	r3, [pc, #388]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 800145a:	6a1b      	ldr	r3, [r3, #32]
 800145c:	4a60      	ldr	r2, [pc, #384]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 800145e:	f043 0304 	orr.w	r3, r3, #4
 8001462:	6213      	str	r3, [r2, #32]
 8001464:	4b5e      	ldr	r3, [pc, #376]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	4a5d      	ldr	r2, [pc, #372]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	6213      	str	r3, [r2, #32]
 8001470:	e00b      	b.n	800148a <HAL_RCC_OscConfig+0x36e>
 8001472:	4b5b      	ldr	r3, [pc, #364]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	4a5a      	ldr	r2, [pc, #360]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001478:	f023 0301 	bic.w	r3, r3, #1
 800147c:	6213      	str	r3, [r2, #32]
 800147e:	4b58      	ldr	r3, [pc, #352]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001480:	6a1b      	ldr	r3, [r3, #32]
 8001482:	4a57      	ldr	r2, [pc, #348]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001484:	f023 0304 	bic.w	r3, r3, #4
 8001488:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d015      	beq.n	80014be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001492:	f7ff fad1 	bl	8000a38 <HAL_GetTick>
 8001496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001498:	e00a      	b.n	80014b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800149a:	f7ff facd 	bl	8000a38 <HAL_GetTick>
 800149e:	4602      	mov	r2, r0
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d901      	bls.n	80014b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014ac:	2303      	movs	r3, #3
 80014ae:	e0b1      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b0:	4b4b      	ldr	r3, [pc, #300]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80014b2:	6a1b      	ldr	r3, [r3, #32]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d0ee      	beq.n	800149a <HAL_RCC_OscConfig+0x37e>
 80014bc:	e014      	b.n	80014e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014be:	f7ff fabb 	bl	8000a38 <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014c4:	e00a      	b.n	80014dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014c6:	f7ff fab7 	bl	8000a38 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e09b      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014dc:	4b40      	ldr	r3, [pc, #256]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80014de:	6a1b      	ldr	r3, [r3, #32]
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1ee      	bne.n	80014c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014e8:	7dfb      	ldrb	r3, [r7, #23]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d105      	bne.n	80014fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014ee:	4b3c      	ldr	r3, [pc, #240]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	4a3b      	ldr	r2, [pc, #236]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80014f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f000 8087 	beq.w	8001612 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001504:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 030c 	and.w	r3, r3, #12
 800150c:	2b08      	cmp	r3, #8
 800150e:	d061      	beq.n	80015d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	69db      	ldr	r3, [r3, #28]
 8001514:	2b02      	cmp	r3, #2
 8001516:	d146      	bne.n	80015a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001518:	4b33      	ldr	r3, [pc, #204]	; (80015e8 <HAL_RCC_OscConfig+0x4cc>)
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800151e:	f7ff fa8b 	bl	8000a38 <HAL_GetTick>
 8001522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001524:	e008      	b.n	8001538 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001526:	f7ff fa87 	bl	8000a38 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e06d      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001538:	4b29      	ldr	r3, [pc, #164]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1f0      	bne.n	8001526 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800154c:	d108      	bne.n	8001560 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800154e:	4b24      	ldr	r3, [pc, #144]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	4921      	ldr	r1, [pc, #132]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 800155c:	4313      	orrs	r3, r2
 800155e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001560:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a19      	ldr	r1, [r3, #32]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001570:	430b      	orrs	r3, r1
 8001572:	491b      	ldr	r1, [pc, #108]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 8001574:	4313      	orrs	r3, r2
 8001576:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001578:	4b1b      	ldr	r3, [pc, #108]	; (80015e8 <HAL_RCC_OscConfig+0x4cc>)
 800157a:	2201      	movs	r2, #1
 800157c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157e:	f7ff fa5b 	bl	8000a38 <HAL_GetTick>
 8001582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001584:	e008      	b.n	8001598 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001586:	f7ff fa57 	bl	8000a38 <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e03d      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001598:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0f0      	beq.n	8001586 <HAL_RCC_OscConfig+0x46a>
 80015a4:	e035      	b.n	8001612 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a6:	4b10      	ldr	r3, [pc, #64]	; (80015e8 <HAL_RCC_OscConfig+0x4cc>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ac:	f7ff fa44 	bl	8000a38 <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b4:	f7ff fa40 	bl	8000a38 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e026      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015c6:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <HAL_RCC_OscConfig+0x4c4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1f0      	bne.n	80015b4 <HAL_RCC_OscConfig+0x498>
 80015d2:	e01e      	b.n	8001612 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	69db      	ldr	r3, [r3, #28]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d107      	bne.n	80015ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e019      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
 80015e0:	40021000 	.word	0x40021000
 80015e4:	40007000 	.word	0x40007000
 80015e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015ec:	4b0b      	ldr	r3, [pc, #44]	; (800161c <HAL_RCC_OscConfig+0x500>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a1b      	ldr	r3, [r3, #32]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d106      	bne.n	800160e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800160a:	429a      	cmp	r2, r3
 800160c:	d001      	beq.n	8001612 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e000      	b.n	8001614 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021000 	.word	0x40021000

08001620 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d101      	bne.n	8001634 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e0d0      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001634:	4b6a      	ldr	r3, [pc, #424]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	429a      	cmp	r2, r3
 8001640:	d910      	bls.n	8001664 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001642:	4b67      	ldr	r3, [pc, #412]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f023 0207 	bic.w	r2, r3, #7
 800164a:	4965      	ldr	r1, [pc, #404]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	4313      	orrs	r3, r2
 8001650:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001652:	4b63      	ldr	r3, [pc, #396]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	429a      	cmp	r2, r3
 800165e:	d001      	beq.n	8001664 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e0b8      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d020      	beq.n	80016b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	2b00      	cmp	r3, #0
 800167a:	d005      	beq.n	8001688 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800167c:	4b59      	ldr	r3, [pc, #356]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	4a58      	ldr	r2, [pc, #352]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001682:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001686:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	2b00      	cmp	r3, #0
 8001692:	d005      	beq.n	80016a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001694:	4b53      	ldr	r3, [pc, #332]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	4a52      	ldr	r2, [pc, #328]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 800169a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800169e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a0:	4b50      	ldr	r3, [pc, #320]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	494d      	ldr	r1, [pc, #308]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d040      	beq.n	8001740 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d107      	bne.n	80016d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016c6:	4b47      	ldr	r3, [pc, #284]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d115      	bne.n	80016fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e07f      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d107      	bne.n	80016ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016de:	4b41      	ldr	r3, [pc, #260]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d109      	bne.n	80016fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e073      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ee:	4b3d      	ldr	r3, [pc, #244]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e06b      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016fe:	4b39      	ldr	r3, [pc, #228]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f023 0203 	bic.w	r2, r3, #3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	4936      	ldr	r1, [pc, #216]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 800170c:	4313      	orrs	r3, r2
 800170e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001710:	f7ff f992 	bl	8000a38 <HAL_GetTick>
 8001714:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001716:	e00a      	b.n	800172e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001718:	f7ff f98e 	bl	8000a38 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	f241 3288 	movw	r2, #5000	; 0x1388
 8001726:	4293      	cmp	r3, r2
 8001728:	d901      	bls.n	800172e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e053      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172e:	4b2d      	ldr	r3, [pc, #180]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f003 020c 	and.w	r2, r3, #12
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	429a      	cmp	r2, r3
 800173e:	d1eb      	bne.n	8001718 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001740:	4b27      	ldr	r3, [pc, #156]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0307 	and.w	r3, r3, #7
 8001748:	683a      	ldr	r2, [r7, #0]
 800174a:	429a      	cmp	r2, r3
 800174c:	d210      	bcs.n	8001770 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174e:	4b24      	ldr	r3, [pc, #144]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f023 0207 	bic.w	r2, r3, #7
 8001756:	4922      	ldr	r1, [pc, #136]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	4313      	orrs	r3, r2
 800175c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800175e:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d001      	beq.n	8001770 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e032      	b.n	80017d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0304 	and.w	r3, r3, #4
 8001778:	2b00      	cmp	r3, #0
 800177a:	d008      	beq.n	800178e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800177c:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	4916      	ldr	r1, [pc, #88]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 800178a:	4313      	orrs	r3, r2
 800178c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	2b00      	cmp	r3, #0
 8001798:	d009      	beq.n	80017ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800179a:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	691b      	ldr	r3, [r3, #16]
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	490e      	ldr	r1, [pc, #56]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 80017aa:	4313      	orrs	r3, r2
 80017ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017ae:	f000 f821 	bl	80017f4 <HAL_RCC_GetSysClockFreq>
 80017b2:	4602      	mov	r2, r0
 80017b4:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <HAL_RCC_ClockConfig+0x1c4>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	091b      	lsrs	r3, r3, #4
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	490a      	ldr	r1, [pc, #40]	; (80017e8 <HAL_RCC_ClockConfig+0x1c8>)
 80017c0:	5ccb      	ldrb	r3, [r1, r3]
 80017c2:	fa22 f303 	lsr.w	r3, r2, r3
 80017c6:	4a09      	ldr	r2, [pc, #36]	; (80017ec <HAL_RCC_ClockConfig+0x1cc>)
 80017c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <HAL_RCC_ClockConfig+0x1d0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff f8f0 	bl	80009b4 <HAL_InitTick>

  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40022000 	.word	0x40022000
 80017e4:	40021000 	.word	0x40021000
 80017e8:	08003c38 	.word	0x08003c38
 80017ec:	20000000 	.word	0x20000000
 80017f0:	20000004 	.word	0x20000004

080017f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b087      	sub	sp, #28
 80017f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	2300      	movs	r3, #0
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	2300      	movs	r3, #0
 8001808:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800180e:	4b1e      	ldr	r3, [pc, #120]	; (8001888 <HAL_RCC_GetSysClockFreq+0x94>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f003 030c 	and.w	r3, r3, #12
 800181a:	2b04      	cmp	r3, #4
 800181c:	d002      	beq.n	8001824 <HAL_RCC_GetSysClockFreq+0x30>
 800181e:	2b08      	cmp	r3, #8
 8001820:	d003      	beq.n	800182a <HAL_RCC_GetSysClockFreq+0x36>
 8001822:	e027      	b.n	8001874 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <HAL_RCC_GetSysClockFreq+0x98>)
 8001826:	613b      	str	r3, [r7, #16]
      break;
 8001828:	e027      	b.n	800187a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	0c9b      	lsrs	r3, r3, #18
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	4a17      	ldr	r2, [pc, #92]	; (8001890 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001834:	5cd3      	ldrb	r3, [r2, r3]
 8001836:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d010      	beq.n	8001864 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <HAL_RCC_GetSysClockFreq+0x94>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	0c5b      	lsrs	r3, r3, #17
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	4a11      	ldr	r2, [pc, #68]	; (8001894 <HAL_RCC_GetSysClockFreq+0xa0>)
 800184e:	5cd3      	ldrb	r3, [r2, r3]
 8001850:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a0d      	ldr	r2, [pc, #52]	; (800188c <HAL_RCC_GetSysClockFreq+0x98>)
 8001856:	fb03 f202 	mul.w	r2, r3, r2
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	e004      	b.n	800186e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a0c      	ldr	r2, [pc, #48]	; (8001898 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001868:	fb02 f303 	mul.w	r3, r2, r3
 800186c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	613b      	str	r3, [r7, #16]
      break;
 8001872:	e002      	b.n	800187a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001874:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_RCC_GetSysClockFreq+0x98>)
 8001876:	613b      	str	r3, [r7, #16]
      break;
 8001878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800187a:	693b      	ldr	r3, [r7, #16]
}
 800187c:	4618      	mov	r0, r3
 800187e:	371c      	adds	r7, #28
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000
 800188c:	007a1200 	.word	0x007a1200
 8001890:	08003c50 	.word	0x08003c50
 8001894:	08003c60 	.word	0x08003c60
 8001898:	003d0900 	.word	0x003d0900

0800189c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018a0:	4b02      	ldr	r3, [pc, #8]	; (80018ac <HAL_RCC_GetHCLKFreq+0x10>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	20000000 	.word	0x20000000

080018b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018b4:	f7ff fff2 	bl	800189c <HAL_RCC_GetHCLKFreq>
 80018b8:	4602      	mov	r2, r0
 80018ba:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	0a1b      	lsrs	r3, r3, #8
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	4903      	ldr	r1, [pc, #12]	; (80018d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018c6:	5ccb      	ldrb	r3, [r1, r3]
 80018c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40021000 	.word	0x40021000
 80018d4:	08003c48 	.word	0x08003c48

080018d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018dc:	f7ff ffde 	bl	800189c <HAL_RCC_GetHCLKFreq>
 80018e0:	4602      	mov	r2, r0
 80018e2:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	0adb      	lsrs	r3, r3, #11
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	4903      	ldr	r1, [pc, #12]	; (80018fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80018ee:	5ccb      	ldrb	r3, [r1, r3]
 80018f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40021000 	.word	0x40021000
 80018fc:	08003c48 	.word	0x08003c48

08001900 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001908:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <RCC_Delay+0x34>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a0a      	ldr	r2, [pc, #40]	; (8001938 <RCC_Delay+0x38>)
 800190e:	fba2 2303 	umull	r2, r3, r2, r3
 8001912:	0a5b      	lsrs	r3, r3, #9
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	fb02 f303 	mul.w	r3, r2, r3
 800191a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800191c:	bf00      	nop
  }
  while (Delay --);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	1e5a      	subs	r2, r3, #1
 8001922:	60fa      	str	r2, [r7, #12]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1f9      	bne.n	800191c <RCC_Delay+0x1c>
}
 8001928:	bf00      	nop
 800192a:	bf00      	nop
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr
 8001934:	20000000 	.word	0x20000000
 8001938:	10624dd3 	.word	0x10624dd3

0800193c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e041      	b.n	80019d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001954:	b2db      	uxtb	r3, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d106      	bne.n	8001968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7fe ff1a 	bl	800079c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2202      	movs	r2, #2
 800196c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3304      	adds	r3, #4
 8001978:	4619      	mov	r1, r3
 800197a:	4610      	mov	r0, r2
 800197c:	f000 fc66 	bl	800224c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e041      	b.n	8001a70 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d106      	bne.n	8001a06 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f000 f839 	bl	8001a78 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2202      	movs	r2, #2
 8001a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3304      	adds	r3, #4
 8001a16:	4619      	mov	r1, r3
 8001a18:	4610      	mov	r0, r2
 8001a1a:	f000 fc17 	bl	800224c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2201      	movs	r2, #1
 8001a32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2201      	movs	r2, #1
 8001a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2201      	movs	r2, #1
 8001a52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2201      	movs	r2, #1
 8001a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
	...

08001a8c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a96:	2300      	movs	r3, #0
 8001a98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d104      	bne.n	8001aaa <HAL_TIM_IC_Start_IT+0x1e>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	e013      	b.n	8001ad2 <HAL_TIM_IC_Start_IT+0x46>
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	2b04      	cmp	r3, #4
 8001aae:	d104      	bne.n	8001aba <HAL_TIM_IC_Start_IT+0x2e>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	e00b      	b.n	8001ad2 <HAL_TIM_IC_Start_IT+0x46>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2b08      	cmp	r3, #8
 8001abe:	d104      	bne.n	8001aca <HAL_TIM_IC_Start_IT+0x3e>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	e003      	b.n	8001ad2 <HAL_TIM_IC_Start_IT+0x46>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d104      	bne.n	8001ae4 <HAL_TIM_IC_Start_IT+0x58>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	e013      	b.n	8001b0c <HAL_TIM_IC_Start_IT+0x80>
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	2b04      	cmp	r3, #4
 8001ae8:	d104      	bne.n	8001af4 <HAL_TIM_IC_Start_IT+0x68>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	e00b      	b.n	8001b0c <HAL_TIM_IC_Start_IT+0x80>
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	2b08      	cmp	r3, #8
 8001af8:	d104      	bne.n	8001b04 <HAL_TIM_IC_Start_IT+0x78>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	e003      	b.n	8001b0c <HAL_TIM_IC_Start_IT+0x80>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8001b0e:	7bbb      	ldrb	r3, [r7, #14]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d102      	bne.n	8001b1a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001b14:	7b7b      	ldrb	r3, [r7, #13]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d001      	beq.n	8001b1e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e0b8      	b.n	8001c90 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d104      	bne.n	8001b2e <HAL_TIM_IC_Start_IT+0xa2>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2202      	movs	r2, #2
 8001b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b2c:	e013      	b.n	8001b56 <HAL_TIM_IC_Start_IT+0xca>
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d104      	bne.n	8001b3e <HAL_TIM_IC_Start_IT+0xb2>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2202      	movs	r2, #2
 8001b38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b3c:	e00b      	b.n	8001b56 <HAL_TIM_IC_Start_IT+0xca>
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2b08      	cmp	r3, #8
 8001b42:	d104      	bne.n	8001b4e <HAL_TIM_IC_Start_IT+0xc2>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2202      	movs	r2, #2
 8001b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b4c:	e003      	b.n	8001b56 <HAL_TIM_IC_Start_IT+0xca>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2202      	movs	r2, #2
 8001b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d104      	bne.n	8001b66 <HAL_TIM_IC_Start_IT+0xda>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2202      	movs	r2, #2
 8001b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b64:	e013      	b.n	8001b8e <HAL_TIM_IC_Start_IT+0x102>
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d104      	bne.n	8001b76 <HAL_TIM_IC_Start_IT+0xea>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b74:	e00b      	b.n	8001b8e <HAL_TIM_IC_Start_IT+0x102>
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	2b08      	cmp	r3, #8
 8001b7a:	d104      	bne.n	8001b86 <HAL_TIM_IC_Start_IT+0xfa>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b84:	e003      	b.n	8001b8e <HAL_TIM_IC_Start_IT+0x102>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2202      	movs	r2, #2
 8001b8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	2b0c      	cmp	r3, #12
 8001b92:	d841      	bhi.n	8001c18 <HAL_TIM_IC_Start_IT+0x18c>
 8001b94:	a201      	add	r2, pc, #4	; (adr r2, 8001b9c <HAL_TIM_IC_Start_IT+0x110>)
 8001b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b9a:	bf00      	nop
 8001b9c:	08001bd1 	.word	0x08001bd1
 8001ba0:	08001c19 	.word	0x08001c19
 8001ba4:	08001c19 	.word	0x08001c19
 8001ba8:	08001c19 	.word	0x08001c19
 8001bac:	08001be3 	.word	0x08001be3
 8001bb0:	08001c19 	.word	0x08001c19
 8001bb4:	08001c19 	.word	0x08001c19
 8001bb8:	08001c19 	.word	0x08001c19
 8001bbc:	08001bf5 	.word	0x08001bf5
 8001bc0:	08001c19 	.word	0x08001c19
 8001bc4:	08001c19 	.word	0x08001c19
 8001bc8:	08001c19 	.word	0x08001c19
 8001bcc:	08001c07 	.word	0x08001c07
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f042 0202 	orr.w	r2, r2, #2
 8001bde:	60da      	str	r2, [r3, #12]
      break;
 8001be0:	e01d      	b.n	8001c1e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68da      	ldr	r2, [r3, #12]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f042 0204 	orr.w	r2, r2, #4
 8001bf0:	60da      	str	r2, [r3, #12]
      break;
 8001bf2:	e014      	b.n	8001c1e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0208 	orr.w	r2, r2, #8
 8001c02:	60da      	str	r2, [r3, #12]
      break;
 8001c04:	e00b      	b.n	8001c1e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68da      	ldr	r2, [r3, #12]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f042 0210 	orr.w	r2, r2, #16
 8001c14:	60da      	str	r2, [r3, #12]
      break;
 8001c16:	e002      	b.n	8001c1e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8001c1c:	bf00      	nop
  }

  if (status == HAL_OK)
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d134      	bne.n	8001c8e <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	6839      	ldr	r1, [r7, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 fd12 	bl	8002656 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a18      	ldr	r2, [pc, #96]	; (8001c98 <HAL_TIM_IC_Start_IT+0x20c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d00e      	beq.n	8001c5a <HAL_TIM_IC_Start_IT+0x1ce>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c44:	d009      	beq.n	8001c5a <HAL_TIM_IC_Start_IT+0x1ce>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a14      	ldr	r2, [pc, #80]	; (8001c9c <HAL_TIM_IC_Start_IT+0x210>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d004      	beq.n	8001c5a <HAL_TIM_IC_Start_IT+0x1ce>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <HAL_TIM_IC_Start_IT+0x214>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d111      	bne.n	8001c7e <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2b06      	cmp	r3, #6
 8001c6a:	d010      	beq.n	8001c8e <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f042 0201 	orr.w	r2, r2, #1
 8001c7a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c7c:	e007      	b.n	8001c8e <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f042 0201 	orr.w	r2, r2, #1
 8001c8c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40012c00 	.word	0x40012c00
 8001c9c:	40000400 	.word	0x40000400
 8001ca0:	40000800 	.word	0x40000800

08001ca4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d122      	bne.n	8001d00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d11b      	bne.n	8001d00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f06f 0202 	mvn.w	r2, #2
 8001cd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d003      	beq.n	8001cee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7fe fb1c 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8001cec:	e005      	b.n	8001cfa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 fa91 	bl	8002216 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 fa97 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	f003 0304 	and.w	r3, r3, #4
 8001d0a:	2b04      	cmp	r3, #4
 8001d0c:	d122      	bne.n	8001d54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	2b04      	cmp	r3, #4
 8001d1a:	d11b      	bne.n	8001d54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f06f 0204 	mvn.w	r2, #4
 8001d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2202      	movs	r2, #2
 8001d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7fe faf2 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8001d40:	e005      	b.n	8001d4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 fa67 	bl	8002216 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 fa6d 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d122      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	d11b      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f06f 0208 	mvn.w	r2, #8
 8001d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7fe fac8 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8001d94:	e005      	b.n	8001da2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 fa3d 	bl	8002216 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f000 fa43 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	f003 0310 	and.w	r3, r3, #16
 8001db2:	2b10      	cmp	r3, #16
 8001db4:	d122      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f003 0310 	and.w	r3, r3, #16
 8001dc0:	2b10      	cmp	r3, #16
 8001dc2:	d11b      	bne.n	8001dfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f06f 0210 	mvn.w	r2, #16
 8001dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2208      	movs	r2, #8
 8001dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7fe fa9e 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8001de8:	e005      	b.n	8001df6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 fa13 	bl	8002216 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f000 fa19 	bl	8002228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d10e      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d107      	bne.n	8001e28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f06f 0201 	mvn.w	r2, #1
 8001e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f9ee 	bl	8002204 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e32:	2b80      	cmp	r3, #128	; 0x80
 8001e34:	d10e      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e40:	2b80      	cmp	r3, #128	; 0x80
 8001e42:	d107      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 fc8d 	bl	800276e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e5e:	2b40      	cmp	r3, #64	; 0x40
 8001e60:	d10e      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e6c:	2b40      	cmp	r3, #64	; 0x40
 8001e6e:	d107      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f9dd 	bl	800223a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	f003 0320 	and.w	r3, r3, #32
 8001e8a:	2b20      	cmp	r3, #32
 8001e8c:	d10e      	bne.n	8001eac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	f003 0320 	and.w	r3, r3, #32
 8001e98:	2b20      	cmp	r3, #32
 8001e9a:	d107      	bne.n	8001eac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f06f 0220 	mvn.w	r2, #32
 8001ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 fc58 	bl	800275c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d101      	bne.n	8001ed2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e088      	b.n	8001fe4 <HAL_TIM_IC_ConfigChannel+0x130>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d11b      	bne.n	8001f18 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8001ef0:	f000 fa0e 	bl	8002310 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	699a      	ldr	r2, [r3, #24]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 020c 	bic.w	r2, r2, #12
 8001f02:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6999      	ldr	r1, [r3, #24]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	430a      	orrs	r2, r1
 8001f14:	619a      	str	r2, [r3, #24]
 8001f16:	e060      	b.n	8001fda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d11c      	bne.n	8001f58 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8001f2e:	f000 fa77 	bl	8002420 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	699a      	ldr	r2, [r3, #24]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001f40:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6999      	ldr	r1, [r3, #24]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	021a      	lsls	r2, r3, #8
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	619a      	str	r2, [r3, #24]
 8001f56:	e040      	b.n	8001fda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d11b      	bne.n	8001f96 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8001f6e:	f000 fac2 	bl	80024f6 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	69da      	ldr	r2, [r3, #28]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 020c 	bic.w	r2, r2, #12
 8001f80:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	69d9      	ldr	r1, [r3, #28]
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	61da      	str	r2, [r3, #28]
 8001f94:	e021      	b.n	8001fda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b0c      	cmp	r3, #12
 8001f9a:	d11c      	bne.n	8001fd6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8001fac:	f000 fade 	bl	800256c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	69da      	ldr	r2, [r3, #28]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001fbe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	69d9      	ldr	r1, [r3, #28]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	021a      	lsls	r2, r3, #8
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	61da      	str	r2, [r3, #28]
 8001fd4:	e001      	b.n	8001fda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002000:	2b01      	cmp	r3, #1
 8002002:	d101      	bne.n	8002008 <HAL_TIM_ConfigClockSource+0x1c>
 8002004:	2302      	movs	r3, #2
 8002006:	e0b4      	b.n	8002172 <HAL_TIM_ConfigClockSource+0x186>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2202      	movs	r2, #2
 8002014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002026:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800202e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	68ba      	ldr	r2, [r7, #8]
 8002036:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002040:	d03e      	beq.n	80020c0 <HAL_TIM_ConfigClockSource+0xd4>
 8002042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002046:	f200 8087 	bhi.w	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 800204a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800204e:	f000 8086 	beq.w	800215e <HAL_TIM_ConfigClockSource+0x172>
 8002052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002056:	d87f      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 8002058:	2b70      	cmp	r3, #112	; 0x70
 800205a:	d01a      	beq.n	8002092 <HAL_TIM_ConfigClockSource+0xa6>
 800205c:	2b70      	cmp	r3, #112	; 0x70
 800205e:	d87b      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 8002060:	2b60      	cmp	r3, #96	; 0x60
 8002062:	d050      	beq.n	8002106 <HAL_TIM_ConfigClockSource+0x11a>
 8002064:	2b60      	cmp	r3, #96	; 0x60
 8002066:	d877      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 8002068:	2b50      	cmp	r3, #80	; 0x50
 800206a:	d03c      	beq.n	80020e6 <HAL_TIM_ConfigClockSource+0xfa>
 800206c:	2b50      	cmp	r3, #80	; 0x50
 800206e:	d873      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 8002070:	2b40      	cmp	r3, #64	; 0x40
 8002072:	d058      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0x13a>
 8002074:	2b40      	cmp	r3, #64	; 0x40
 8002076:	d86f      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 8002078:	2b30      	cmp	r3, #48	; 0x30
 800207a:	d064      	beq.n	8002146 <HAL_TIM_ConfigClockSource+0x15a>
 800207c:	2b30      	cmp	r3, #48	; 0x30
 800207e:	d86b      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 8002080:	2b20      	cmp	r3, #32
 8002082:	d060      	beq.n	8002146 <HAL_TIM_ConfigClockSource+0x15a>
 8002084:	2b20      	cmp	r3, #32
 8002086:	d867      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
 8002088:	2b00      	cmp	r3, #0
 800208a:	d05c      	beq.n	8002146 <HAL_TIM_ConfigClockSource+0x15a>
 800208c:	2b10      	cmp	r3, #16
 800208e:	d05a      	beq.n	8002146 <HAL_TIM_ConfigClockSource+0x15a>
 8002090:	e062      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80020a2:	f000 fab9 	bl	8002618 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80020b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	609a      	str	r2, [r3, #8]
      break;
 80020be:	e04f      	b.n	8002160 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80020d0:	f000 faa2 	bl	8002618 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020e2:	609a      	str	r2, [r3, #8]
      break;
 80020e4:	e03c      	b.n	8002160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020f2:	461a      	mov	r2, r3
 80020f4:	f000 f966 	bl	80023c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2150      	movs	r1, #80	; 0x50
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 fa70 	bl	80025e4 <TIM_ITRx_SetConfig>
      break;
 8002104:	e02c      	b.n	8002160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002112:	461a      	mov	r2, r3
 8002114:	f000 f9c0 	bl	8002498 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2160      	movs	r1, #96	; 0x60
 800211e:	4618      	mov	r0, r3
 8002120:	f000 fa60 	bl	80025e4 <TIM_ITRx_SetConfig>
      break;
 8002124:	e01c      	b.n	8002160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002132:	461a      	mov	r2, r3
 8002134:	f000 f946 	bl	80023c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2140      	movs	r1, #64	; 0x40
 800213e:	4618      	mov	r0, r3
 8002140:	f000 fa50 	bl	80025e4 <TIM_ITRx_SetConfig>
      break;
 8002144:	e00c      	b.n	8002160 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4619      	mov	r1, r3
 8002150:	4610      	mov	r0, r2
 8002152:	f000 fa47 	bl	80025e4 <TIM_ITRx_SetConfig>
      break;
 8002156:	e003      	b.n	8002160 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	73fb      	strb	r3, [r7, #15]
      break;
 800215c:	e000      	b.n	8002160 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800215e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002170:	7bfb      	ldrb	r3, [r7, #15]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	2b0c      	cmp	r3, #12
 800218e:	d831      	bhi.n	80021f4 <HAL_TIM_ReadCapturedValue+0x78>
 8002190:	a201      	add	r2, pc, #4	; (adr r2, 8002198 <HAL_TIM_ReadCapturedValue+0x1c>)
 8002192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002196:	bf00      	nop
 8002198:	080021cd 	.word	0x080021cd
 800219c:	080021f5 	.word	0x080021f5
 80021a0:	080021f5 	.word	0x080021f5
 80021a4:	080021f5 	.word	0x080021f5
 80021a8:	080021d7 	.word	0x080021d7
 80021ac:	080021f5 	.word	0x080021f5
 80021b0:	080021f5 	.word	0x080021f5
 80021b4:	080021f5 	.word	0x080021f5
 80021b8:	080021e1 	.word	0x080021e1
 80021bc:	080021f5 	.word	0x080021f5
 80021c0:	080021f5 	.word	0x080021f5
 80021c4:	080021f5 	.word	0x080021f5
 80021c8:	080021eb 	.word	0x080021eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d2:	60fb      	str	r3, [r7, #12]

      break;
 80021d4:	e00f      	b.n	80021f6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021dc:	60fb      	str	r3, [r7, #12]

      break;
 80021de:	e00a      	b.n	80021f6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021e6:	60fb      	str	r3, [r7, #12]

      break;
 80021e8:	e005      	b.n	80021f6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	60fb      	str	r3, [r7, #12]

      break;
 80021f2:	e000      	b.n	80021f6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80021f4:	bf00      	nop
  }

  return tmpreg;
 80021f6:	68fb      	ldr	r3, [r7, #12]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bc80      	pop	{r7}
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop

08002204 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr

08002216 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002216:	b480      	push	{r7}
 8002218:	b083      	sub	sp, #12
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr

08002228 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr

0800223a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800223a:	b480      	push	{r7}
 800223c:	b083      	sub	sp, #12
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr

0800224c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a29      	ldr	r2, [pc, #164]	; (8002304 <TIM_Base_SetConfig+0xb8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d00b      	beq.n	800227c <TIM_Base_SetConfig+0x30>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800226a:	d007      	beq.n	800227c <TIM_Base_SetConfig+0x30>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a26      	ldr	r2, [pc, #152]	; (8002308 <TIM_Base_SetConfig+0xbc>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d003      	beq.n	800227c <TIM_Base_SetConfig+0x30>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a25      	ldr	r2, [pc, #148]	; (800230c <TIM_Base_SetConfig+0xc0>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d108      	bne.n	800228e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4313      	orrs	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a1c      	ldr	r2, [pc, #112]	; (8002304 <TIM_Base_SetConfig+0xb8>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d00b      	beq.n	80022ae <TIM_Base_SetConfig+0x62>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800229c:	d007      	beq.n	80022ae <TIM_Base_SetConfig+0x62>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a19      	ldr	r2, [pc, #100]	; (8002308 <TIM_Base_SetConfig+0xbc>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d003      	beq.n	80022ae <TIM_Base_SetConfig+0x62>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a18      	ldr	r2, [pc, #96]	; (800230c <TIM_Base_SetConfig+0xc0>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d108      	bne.n	80022c0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	4313      	orrs	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a07      	ldr	r2, [pc, #28]	; (8002304 <TIM_Base_SetConfig+0xb8>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d103      	bne.n	80022f4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	691a      	ldr	r2, [r3, #16]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	615a      	str	r2, [r3, #20]
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	40012c00 	.word	0x40012c00
 8002308:	40000400 	.word	0x40000400
 800230c:	40000800 	.word	0x40000800

08002310 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002310:	b480      	push	{r7}
 8002312:	b087      	sub	sp, #28
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
 800231c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	f023 0201 	bic.w	r2, r3, #1
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4a1f      	ldr	r2, [pc, #124]	; (80023b8 <TIM_TI1_SetConfig+0xa8>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d00b      	beq.n	8002356 <TIM_TI1_SetConfig+0x46>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002344:	d007      	beq.n	8002356 <TIM_TI1_SetConfig+0x46>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	4a1c      	ldr	r2, [pc, #112]	; (80023bc <TIM_TI1_SetConfig+0xac>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d003      	beq.n	8002356 <TIM_TI1_SetConfig+0x46>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4a1b      	ldr	r2, [pc, #108]	; (80023c0 <TIM_TI1_SetConfig+0xb0>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d101      	bne.n	800235a <TIM_TI1_SetConfig+0x4a>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <TIM_TI1_SetConfig+0x4c>
 800235a:	2300      	movs	r3, #0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d008      	beq.n	8002372 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	f023 0303 	bic.w	r3, r3, #3
 8002366:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4313      	orrs	r3, r2
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	e003      	b.n	800237a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002380:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	011b      	lsls	r3, r3, #4
 8002386:	b2db      	uxtb	r3, r3
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	4313      	orrs	r3, r2
 800238c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	f023 030a 	bic.w	r3, r3, #10
 8002394:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	f003 030a 	and.w	r3, r3, #10
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	621a      	str	r2, [r3, #32]
}
 80023ae:	bf00      	nop
 80023b0:	371c      	adds	r7, #28
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	40012c00 	.word	0x40012c00
 80023bc:	40000400 	.word	0x40000400
 80023c0:	40000800 	.word	0x40000800

080023c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b087      	sub	sp, #28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	f023 0201 	bic.w	r2, r3, #1
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	011b      	lsls	r3, r3, #4
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f023 030a 	bic.w	r3, r3, #10
 8002400:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	4313      	orrs	r3, r2
 8002408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	697a      	ldr	r2, [r7, #20]
 8002414:	621a      	str	r2, [r3, #32]
}
 8002416:	bf00      	nop
 8002418:	371c      	adds	r7, #28
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr

08002420 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002420:	b480      	push	{r7}
 8002422:	b087      	sub	sp, #28
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	f023 0210 	bic.w	r2, r3, #16
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800244c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4313      	orrs	r3, r2
 8002456:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800245e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	031b      	lsls	r3, r3, #12
 8002464:	b29b      	uxth	r3, r3
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	4313      	orrs	r3, r2
 800246a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002472:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	011b      	lsls	r3, r3, #4
 8002478:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	4313      	orrs	r3, r2
 8002480:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	621a      	str	r2, [r3, #32]
}
 800248e:	bf00      	nop
 8002490:	371c      	adds	r7, #28
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr

08002498 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002498:	b480      	push	{r7}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	f023 0210 	bic.w	r2, r3, #16
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80024c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	031b      	lsls	r3, r3, #12
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80024d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	4313      	orrs	r3, r2
 80024de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	621a      	str	r2, [r3, #32]
}
 80024ec:	bf00      	nop
 80024ee:	371c      	adds	r7, #28
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr

080024f6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b087      	sub	sp, #28
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	f023 0303 	bic.w	r3, r3, #3
 8002522:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002532:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	011b      	lsls	r3, r3, #4
 8002538:	b2db      	uxtb	r3, r3
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002546:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	021b      	lsls	r3, r3, #8
 800254c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	621a      	str	r2, [r3, #32]
}
 8002562:	bf00      	nop
 8002564:	371c      	adds	r7, #28
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr

0800256c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800256c:	b480      	push	{r7}
 800256e:	b087      	sub	sp, #28
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
 8002578:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002598:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	021b      	lsls	r3, r3, #8
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80025aa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	031b      	lsls	r3, r3, #12
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80025be:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	031b      	lsls	r3, r3, #12
 80025c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	621a      	str	r2, [r3, #32]
}
 80025da:	bf00      	nop
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr

080025e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4313      	orrs	r3, r2
 8002602:	f043 0307 	orr.w	r3, r3, #7
 8002606:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	609a      	str	r2, [r3, #8]
}
 800260e:	bf00      	nop
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr

08002618 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002618:	b480      	push	{r7}
 800261a:	b087      	sub	sp, #28
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
 8002624:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002632:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	021a      	lsls	r2, r3, #8
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	431a      	orrs	r2, r3
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	4313      	orrs	r3, r2
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	4313      	orrs	r3, r2
 8002644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	609a      	str	r2, [r3, #8]
}
 800264c:	bf00      	nop
 800264e:	371c      	adds	r7, #28
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr

08002656 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002656:	b480      	push	{r7}
 8002658:	b087      	sub	sp, #28
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	f003 031f 	and.w	r3, r3, #31
 8002668:	2201      	movs	r2, #1
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6a1a      	ldr	r2, [r3, #32]
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	43db      	mvns	r3, r3
 8002678:	401a      	ands	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6a1a      	ldr	r2, [r3, #32]
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	f003 031f 	and.w	r3, r3, #31
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	fa01 f303 	lsl.w	r3, r1, r3
 800268e:	431a      	orrs	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	621a      	str	r2, [r3, #32]
}
 8002694:	bf00      	nop
 8002696:	371c      	adds	r7, #28
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr
	...

080026a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e046      	b.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2202      	movs	r2, #2
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a16      	ldr	r2, [pc, #88]	; (8002750 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d00e      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002704:	d009      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a12      	ldr	r2, [pc, #72]	; (8002754 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d004      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a10      	ldr	r2, [pc, #64]	; (8002758 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d10c      	bne.n	8002734 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002720:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	4313      	orrs	r3, r2
 800272a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3714      	adds	r7, #20
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr
 8002750:	40012c00 	.word	0x40012c00
 8002754:	40000400 	.word	0x40000400
 8002758:	40000800 	.word	0x40000800

0800275c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr

0800276e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e042      	b.n	8002818 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d106      	bne.n	80027ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7fe f866 	bl	8000878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2224      	movs	r2, #36	; 0x24
 80027b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 fcb5 	bl	8003134 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	695a      	ldr	r2, [r3, #20]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2220      	movs	r2, #32
 800280c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	4613      	mov	r3, r2
 800282c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b20      	cmp	r3, #32
 8002838:	d121      	bne.n	800287e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d002      	beq.n	8002846 <HAL_UART_Transmit_IT+0x26>
 8002840:	88fb      	ldrh	r3, [r7, #6]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e01a      	b.n	8002880 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	88fa      	ldrh	r2, [r7, #6]
 8002854:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	88fa      	ldrh	r2, [r7, #6]
 800285a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2221      	movs	r2, #33	; 0x21
 8002866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68da      	ldr	r2, [r3, #12]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002878:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	e000      	b.n	8002880 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800287e:	2302      	movs	r3, #2
  }
}
 8002880:	4618      	mov	r0, r3
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr
	...

0800288c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b0ba      	sub	sp, #232	; 0xe8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80028ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10f      	bne.n	80028f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028d6:	f003 0320 	and.w	r3, r3, #32
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d009      	beq.n	80028f2 <HAL_UART_IRQHandler+0x66>
 80028de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028e2:	f003 0320 	and.w	r3, r3, #32
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 fb63 	bl	8002fb6 <UART_Receive_IT>
      return;
 80028f0:	e25b      	b.n	8002daa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80028f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f000 80de 	beq.w	8002ab8 <HAL_UART_IRQHandler+0x22c>
 80028fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	2b00      	cmp	r3, #0
 8002906:	d106      	bne.n	8002916 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800290c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002910:	2b00      	cmp	r3, #0
 8002912:	f000 80d1 	beq.w	8002ab8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00b      	beq.n	800293a <HAL_UART_IRQHandler+0xae>
 8002922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292a:	2b00      	cmp	r3, #0
 800292c:	d005      	beq.n	800293a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002932:	f043 0201 	orr.w	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800293a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800293e:	f003 0304 	and.w	r3, r3, #4
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00b      	beq.n	800295e <HAL_UART_IRQHandler+0xd2>
 8002946:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d005      	beq.n	800295e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002956:	f043 0202 	orr.w	r2, r3, #2
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800295e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00b      	beq.n	8002982 <HAL_UART_IRQHandler+0xf6>
 800296a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d005      	beq.n	8002982 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	f043 0204 	orr.w	r2, r3, #4
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d011      	beq.n	80029b2 <HAL_UART_IRQHandler+0x126>
 800298e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002992:	f003 0320 	and.w	r3, r3, #32
 8002996:	2b00      	cmp	r3, #0
 8002998:	d105      	bne.n	80029a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800299a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d005      	beq.n	80029b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029aa:	f043 0208 	orr.w	r2, r3, #8
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 81f2 	beq.w	8002da0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029c0:	f003 0320 	and.w	r3, r3, #32
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d008      	beq.n	80029da <HAL_UART_IRQHandler+0x14e>
 80029c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029cc:	f003 0320 	and.w	r3, r3, #32
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d002      	beq.n	80029da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 faee 	bl	8002fb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	bf14      	ite	ne
 80029e8:	2301      	movne	r3, #1
 80029ea:	2300      	moveq	r3, #0
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d103      	bne.n	8002a06 <HAL_UART_IRQHandler+0x17a>
 80029fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d04f      	beq.n	8002aa6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f9f8 	bl	8002dfc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d041      	beq.n	8002a9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	3314      	adds	r3, #20
 8002a20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a28:	e853 3f00 	ldrex	r3, [r3]
 8002a2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002a30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3314      	adds	r3, #20
 8002a42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002a46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a56:	e841 2300 	strex	r3, r2, [r1]
 8002a5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1d9      	bne.n	8002a1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d013      	beq.n	8002a96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a72:	4a7e      	ldr	r2, [pc, #504]	; (8002c6c <HAL_UART_IRQHandler+0x3e0>)
 8002a74:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fe f952 	bl	8000d24 <HAL_DMA_Abort_IT>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d016      	beq.n	8002ab4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002a90:	4610      	mov	r0, r2
 8002a92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a94:	e00e      	b.n	8002ab4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f99c 	bl	8002dd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a9c:	e00a      	b.n	8002ab4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f998 	bl	8002dd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa4:	e006      	b.n	8002ab4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 f994 	bl	8002dd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002ab2:	e175      	b.n	8002da0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab4:	bf00      	nop
    return;
 8002ab6:	e173      	b.n	8002da0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	f040 814f 	bne.w	8002d60 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ac6:	f003 0310 	and.w	r3, r3, #16
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8148 	beq.w	8002d60 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ad4:	f003 0310 	and.w	r3, r3, #16
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 8141 	beq.w	8002d60 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 80b6 	beq.w	8002c70 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f000 8145 	beq.w	8002da4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b22:	429a      	cmp	r2, r3
 8002b24:	f080 813e 	bcs.w	8002da4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b2e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	f000 8088 	beq.w	8002c4c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	330c      	adds	r3, #12
 8002b42:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b4a:	e853 3f00 	ldrex	r3, [r3]
 8002b4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b56:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b5a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	330c      	adds	r3, #12
 8002b64:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002b68:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b6c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b70:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002b74:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002b78:	e841 2300 	strex	r3, r2, [r1]
 8002b7c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002b80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1d9      	bne.n	8002b3c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3314      	adds	r3, #20
 8002b8e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b92:	e853 3f00 	ldrex	r3, [r3]
 8002b96:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002b98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b9a:	f023 0301 	bic.w	r3, r3, #1
 8002b9e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	3314      	adds	r3, #20
 8002ba8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002bac:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002bb0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002bb4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002bb8:	e841 2300 	strex	r3, r2, [r1]
 8002bbc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002bbe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1e1      	bne.n	8002b88 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	3314      	adds	r3, #20
 8002bca:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bcc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bce:	e853 3f00 	ldrex	r3, [r3]
 8002bd2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002bd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	3314      	adds	r3, #20
 8002be4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002be8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002bea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bec:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002bee:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002bf0:	e841 2300 	strex	r3, r2, [r1]
 8002bf4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002bf6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1e3      	bne.n	8002bc4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2220      	movs	r2, #32
 8002c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	330c      	adds	r3, #12
 8002c10:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c14:	e853 3f00 	ldrex	r3, [r3]
 8002c18:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002c1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c1c:	f023 0310 	bic.w	r3, r3, #16
 8002c20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	330c      	adds	r3, #12
 8002c2a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002c2e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002c30:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c32:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c36:	e841 2300 	strex	r3, r2, [r1]
 8002c3a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002c3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1e3      	bne.n	8002c0a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe f831 	bl	8000cae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	4619      	mov	r1, r3
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f8bf 	bl	8002de6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c68:	e09c      	b.n	8002da4 <HAL_UART_IRQHandler+0x518>
 8002c6a:	bf00      	nop
 8002c6c:	08002ec1 	.word	0x08002ec1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	f000 808e 	beq.w	8002da8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002c8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 8089 	beq.w	8002da8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca0:	e853 3f00 	ldrex	r3, [r3]
 8002ca4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ca8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002cac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	330c      	adds	r3, #12
 8002cb6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002cba:	647a      	str	r2, [r7, #68]	; 0x44
 8002cbc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cbe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002cc0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cc2:	e841 2300 	strex	r3, r2, [r1]
 8002cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1e3      	bne.n	8002c96 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	3314      	adds	r3, #20
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	e853 3f00 	ldrex	r3, [r3]
 8002cdc:	623b      	str	r3, [r7, #32]
   return(result);
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	f023 0301 	bic.w	r3, r3, #1
 8002ce4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	3314      	adds	r3, #20
 8002cee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002cf2:	633a      	str	r2, [r7, #48]	; 0x30
 8002cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cfa:	e841 2300 	strex	r3, r2, [r1]
 8002cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1e3      	bne.n	8002cce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2220      	movs	r2, #32
 8002d0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	330c      	adds	r3, #12
 8002d1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	e853 3f00 	ldrex	r3, [r3]
 8002d22:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f023 0310 	bic.w	r3, r3, #16
 8002d2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	330c      	adds	r3, #12
 8002d34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002d38:	61fa      	str	r2, [r7, #28]
 8002d3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3c:	69b9      	ldr	r1, [r7, #24]
 8002d3e:	69fa      	ldr	r2, [r7, #28]
 8002d40:	e841 2300 	strex	r3, r2, [r1]
 8002d44:	617b      	str	r3, [r7, #20]
   return(result);
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1e3      	bne.n	8002d14 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d56:	4619      	mov	r1, r3
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f000 f844 	bl	8002de6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d5e:	e023      	b.n	8002da8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d009      	beq.n	8002d80 <HAL_UART_IRQHandler+0x4f4>
 8002d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d003      	beq.n	8002d80 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 f8b5 	bl	8002ee8 <UART_Transmit_IT>
    return;
 8002d7e:	e014      	b.n	8002daa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00e      	beq.n	8002daa <HAL_UART_IRQHandler+0x51e>
 8002d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d008      	beq.n	8002daa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f000 f8f4 	bl	8002f86 <UART_EndTransmit_IT>
    return;
 8002d9e:	e004      	b.n	8002daa <HAL_UART_IRQHandler+0x51e>
    return;
 8002da0:	bf00      	nop
 8002da2:	e002      	b.n	8002daa <HAL_UART_IRQHandler+0x51e>
      return;
 8002da4:	bf00      	nop
 8002da6:	e000      	b.n	8002daa <HAL_UART_IRQHandler+0x51e>
      return;
 8002da8:	bf00      	nop
  }
}
 8002daa:	37e8      	adds	r7, #232	; 0xe8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bc80      	pop	{r7}
 8002dc0:	4770      	bx	lr

08002dc2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b083      	sub	sp, #12
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr

08002de6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	460b      	mov	r3, r1
 8002df0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr

08002dfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b095      	sub	sp, #84	; 0x54
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	330c      	adds	r3, #12
 8002e0a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e0e:	e853 3f00 	ldrex	r3, [r3]
 8002e12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	330c      	adds	r3, #12
 8002e22:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e24:	643a      	str	r2, [r7, #64]	; 0x40
 8002e26:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e28:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002e2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002e2c:	e841 2300 	strex	r3, r2, [r1]
 8002e30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1e5      	bne.n	8002e04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3314      	adds	r3, #20
 8002e3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	e853 3f00 	ldrex	r3, [r3]
 8002e46:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	f023 0301 	bic.w	r3, r3, #1
 8002e4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	3314      	adds	r3, #20
 8002e56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e58:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e60:	e841 2300 	strex	r3, r2, [r1]
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1e5      	bne.n	8002e38 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d119      	bne.n	8002ea8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	330c      	adds	r3, #12
 8002e7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	e853 3f00 	ldrex	r3, [r3]
 8002e82:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	f023 0310 	bic.w	r3, r3, #16
 8002e8a:	647b      	str	r3, [r7, #68]	; 0x44
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	330c      	adds	r3, #12
 8002e92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e94:	61ba      	str	r2, [r7, #24]
 8002e96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e98:	6979      	ldr	r1, [r7, #20]
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	e841 2300 	strex	r3, r2, [r1]
 8002ea0:	613b      	str	r3, [r7, #16]
   return(result);
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1e5      	bne.n	8002e74 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002eb6:	bf00      	nop
 8002eb8:	3754      	adds	r7, #84	; 0x54
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ecc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f7ff ff7a 	bl	8002dd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ee0:	bf00      	nop
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b21      	cmp	r3, #33	; 0x21
 8002efa:	d13e      	bne.n	8002f7a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f04:	d114      	bne.n	8002f30 <UART_Transmit_IT+0x48>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d110      	bne.n	8002f30 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	881b      	ldrh	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f22:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	1c9a      	adds	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	621a      	str	r2, [r3, #32]
 8002f2e:	e008      	b.n	8002f42 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	1c59      	adds	r1, r3, #1
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6211      	str	r1, [r2, #32]
 8002f3a:	781a      	ldrb	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	4619      	mov	r1, r3
 8002f50:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10f      	bne.n	8002f76 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68da      	ldr	r2, [r3, #12]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	e000      	b.n	8002f7c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002f7a:	2302      	movs	r3, #2
  }
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bc80      	pop	{r7}
 8002f84:	4770      	bx	lr

08002f86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b082      	sub	sp, #8
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68da      	ldr	r2, [r3, #12]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff ff02 	bl	8002db0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b08c      	sub	sp, #48	; 0x30
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b22      	cmp	r3, #34	; 0x22
 8002fc8:	f040 80ae 	bne.w	8003128 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fd4:	d117      	bne.n	8003006 <UART_Receive_IT+0x50>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d113      	bne.n	8003006 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffe:	1c9a      	adds	r2, r3, #2
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	629a      	str	r2, [r3, #40]	; 0x28
 8003004:	e026      	b.n	8003054 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800300c:	2300      	movs	r3, #0
 800300e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003018:	d007      	beq.n	800302a <UART_Receive_IT+0x74>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10a      	bne.n	8003038 <UART_Receive_IT+0x82>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d106      	bne.n	8003038 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	b2da      	uxtb	r2, r3
 8003032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003034:	701a      	strb	r2, [r3, #0]
 8003036:	e008      	b.n	800304a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	b2db      	uxtb	r3, r3
 8003040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003044:	b2da      	uxtb	r2, r3
 8003046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003048:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29b      	uxth	r3, r3
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	4619      	mov	r1, r3
 8003062:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003064:	2b00      	cmp	r3, #0
 8003066:	d15d      	bne.n	8003124 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0220 	bic.w	r2, r2, #32
 8003076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	695a      	ldr	r2, [r3, #20]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0201 	bic.w	r2, r2, #1
 8003096:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d135      	bne.n	800311a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	330c      	adds	r3, #12
 80030ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	e853 3f00 	ldrex	r3, [r3]
 80030c2:	613b      	str	r3, [r7, #16]
   return(result);
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	f023 0310 	bic.w	r3, r3, #16
 80030ca:	627b      	str	r3, [r7, #36]	; 0x24
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	330c      	adds	r3, #12
 80030d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030d4:	623a      	str	r2, [r7, #32]
 80030d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d8:	69f9      	ldr	r1, [r7, #28]
 80030da:	6a3a      	ldr	r2, [r7, #32]
 80030dc:	e841 2300 	strex	r3, r2, [r1]
 80030e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1e5      	bne.n	80030b4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0310 	and.w	r3, r3, #16
 80030f2:	2b10      	cmp	r3, #16
 80030f4:	d10a      	bne.n	800310c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003110:	4619      	mov	r1, r3
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff fe67 	bl	8002de6 <HAL_UARTEx_RxEventCallback>
 8003118:	e002      	b.n	8003120 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff fe51 	bl	8002dc2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	e002      	b.n	800312a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	e000      	b.n	800312a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
  }
}
 800312a:	4618      	mov	r0, r3
 800312c:	3730      	adds	r7, #48	; 0x30
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68da      	ldr	r2, [r3, #12]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	4313      	orrs	r3, r2
 8003162:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800316e:	f023 030c 	bic.w	r3, r3, #12
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6812      	ldr	r2, [r2, #0]
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	430b      	orrs	r3, r1
 800317a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	699a      	ldr	r2, [r3, #24]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a2c      	ldr	r2, [pc, #176]	; (8003248 <UART_SetConfig+0x114>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d103      	bne.n	80031a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800319c:	f7fe fb9c 	bl	80018d8 <HAL_RCC_GetPCLK2Freq>
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	e002      	b.n	80031aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031a4:	f7fe fb84 	bl	80018b0 <HAL_RCC_GetPCLK1Freq>
 80031a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	4613      	mov	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	009a      	lsls	r2, r3, #2
 80031b4:	441a      	add	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c0:	4a22      	ldr	r2, [pc, #136]	; (800324c <UART_SetConfig+0x118>)
 80031c2:	fba2 2303 	umull	r2, r3, r2, r3
 80031c6:	095b      	lsrs	r3, r3, #5
 80031c8:	0119      	lsls	r1, r3, #4
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	4613      	mov	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	009a      	lsls	r2, r3, #2
 80031d4:	441a      	add	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e0:	4b1a      	ldr	r3, [pc, #104]	; (800324c <UART_SetConfig+0x118>)
 80031e2:	fba3 0302 	umull	r0, r3, r3, r2
 80031e6:	095b      	lsrs	r3, r3, #5
 80031e8:	2064      	movs	r0, #100	; 0x64
 80031ea:	fb00 f303 	mul.w	r3, r0, r3
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	3332      	adds	r3, #50	; 0x32
 80031f4:	4a15      	ldr	r2, [pc, #84]	; (800324c <UART_SetConfig+0x118>)
 80031f6:	fba2 2303 	umull	r2, r3, r2, r3
 80031fa:	095b      	lsrs	r3, r3, #5
 80031fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003200:	4419      	add	r1, r3
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	4613      	mov	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	009a      	lsls	r2, r3, #2
 800320c:	441a      	add	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	fbb2 f2f3 	udiv	r2, r2, r3
 8003218:	4b0c      	ldr	r3, [pc, #48]	; (800324c <UART_SetConfig+0x118>)
 800321a:	fba3 0302 	umull	r0, r3, r3, r2
 800321e:	095b      	lsrs	r3, r3, #5
 8003220:	2064      	movs	r0, #100	; 0x64
 8003222:	fb00 f303 	mul.w	r3, r0, r3
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	3332      	adds	r3, #50	; 0x32
 800322c:	4a07      	ldr	r2, [pc, #28]	; (800324c <UART_SetConfig+0x118>)
 800322e:	fba2 2303 	umull	r2, r3, r2, r3
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	f003 020f 	and.w	r2, r3, #15
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	440a      	add	r2, r1
 800323e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003240:	bf00      	nop
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40013800 	.word	0x40013800
 800324c:	51eb851f 	.word	0x51eb851f

08003250 <sniprintf>:
 8003250:	b40c      	push	{r2, r3}
 8003252:	b530      	push	{r4, r5, lr}
 8003254:	4b17      	ldr	r3, [pc, #92]	; (80032b4 <sniprintf+0x64>)
 8003256:	1e0c      	subs	r4, r1, #0
 8003258:	681d      	ldr	r5, [r3, #0]
 800325a:	b09d      	sub	sp, #116	; 0x74
 800325c:	da08      	bge.n	8003270 <sniprintf+0x20>
 800325e:	238b      	movs	r3, #139	; 0x8b
 8003260:	f04f 30ff 	mov.w	r0, #4294967295
 8003264:	602b      	str	r3, [r5, #0]
 8003266:	b01d      	add	sp, #116	; 0x74
 8003268:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800326c:	b002      	add	sp, #8
 800326e:	4770      	bx	lr
 8003270:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003274:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003278:	bf0c      	ite	eq
 800327a:	4623      	moveq	r3, r4
 800327c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003280:	9304      	str	r3, [sp, #16]
 8003282:	9307      	str	r3, [sp, #28]
 8003284:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003288:	9002      	str	r0, [sp, #8]
 800328a:	9006      	str	r0, [sp, #24]
 800328c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003290:	4628      	mov	r0, r5
 8003292:	ab21      	add	r3, sp, #132	; 0x84
 8003294:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003296:	a902      	add	r1, sp, #8
 8003298:	9301      	str	r3, [sp, #4]
 800329a:	f000 f98f 	bl	80035bc <_svfiprintf_r>
 800329e:	1c43      	adds	r3, r0, #1
 80032a0:	bfbc      	itt	lt
 80032a2:	238b      	movlt	r3, #139	; 0x8b
 80032a4:	602b      	strlt	r3, [r5, #0]
 80032a6:	2c00      	cmp	r4, #0
 80032a8:	d0dd      	beq.n	8003266 <sniprintf+0x16>
 80032aa:	2200      	movs	r2, #0
 80032ac:	9b02      	ldr	r3, [sp, #8]
 80032ae:	701a      	strb	r2, [r3, #0]
 80032b0:	e7d9      	b.n	8003266 <sniprintf+0x16>
 80032b2:	bf00      	nop
 80032b4:	20000058 	.word	0x20000058

080032b8 <memset>:
 80032b8:	4603      	mov	r3, r0
 80032ba:	4402      	add	r2, r0
 80032bc:	4293      	cmp	r3, r2
 80032be:	d100      	bne.n	80032c2 <memset+0xa>
 80032c0:	4770      	bx	lr
 80032c2:	f803 1b01 	strb.w	r1, [r3], #1
 80032c6:	e7f9      	b.n	80032bc <memset+0x4>

080032c8 <__errno>:
 80032c8:	4b01      	ldr	r3, [pc, #4]	; (80032d0 <__errno+0x8>)
 80032ca:	6818      	ldr	r0, [r3, #0]
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	20000058 	.word	0x20000058

080032d4 <__libc_init_array>:
 80032d4:	b570      	push	{r4, r5, r6, lr}
 80032d6:	2600      	movs	r6, #0
 80032d8:	4d0c      	ldr	r5, [pc, #48]	; (800330c <__libc_init_array+0x38>)
 80032da:	4c0d      	ldr	r4, [pc, #52]	; (8003310 <__libc_init_array+0x3c>)
 80032dc:	1b64      	subs	r4, r4, r5
 80032de:	10a4      	asrs	r4, r4, #2
 80032e0:	42a6      	cmp	r6, r4
 80032e2:	d109      	bne.n	80032f8 <__libc_init_array+0x24>
 80032e4:	f000 fc7a 	bl	8003bdc <_init>
 80032e8:	2600      	movs	r6, #0
 80032ea:	4d0a      	ldr	r5, [pc, #40]	; (8003314 <__libc_init_array+0x40>)
 80032ec:	4c0a      	ldr	r4, [pc, #40]	; (8003318 <__libc_init_array+0x44>)
 80032ee:	1b64      	subs	r4, r4, r5
 80032f0:	10a4      	asrs	r4, r4, #2
 80032f2:	42a6      	cmp	r6, r4
 80032f4:	d105      	bne.n	8003302 <__libc_init_array+0x2e>
 80032f6:	bd70      	pop	{r4, r5, r6, pc}
 80032f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032fc:	4798      	blx	r3
 80032fe:	3601      	adds	r6, #1
 8003300:	e7ee      	b.n	80032e0 <__libc_init_array+0xc>
 8003302:	f855 3b04 	ldr.w	r3, [r5], #4
 8003306:	4798      	blx	r3
 8003308:	3601      	adds	r6, #1
 800330a:	e7f2      	b.n	80032f2 <__libc_init_array+0x1e>
 800330c:	08003c98 	.word	0x08003c98
 8003310:	08003c98 	.word	0x08003c98
 8003314:	08003c98 	.word	0x08003c98
 8003318:	08003c9c 	.word	0x08003c9c

0800331c <__retarget_lock_acquire_recursive>:
 800331c:	4770      	bx	lr

0800331e <__retarget_lock_release_recursive>:
 800331e:	4770      	bx	lr

08003320 <_free_r>:
 8003320:	b538      	push	{r3, r4, r5, lr}
 8003322:	4605      	mov	r5, r0
 8003324:	2900      	cmp	r1, #0
 8003326:	d040      	beq.n	80033aa <_free_r+0x8a>
 8003328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800332c:	1f0c      	subs	r4, r1, #4
 800332e:	2b00      	cmp	r3, #0
 8003330:	bfb8      	it	lt
 8003332:	18e4      	addlt	r4, r4, r3
 8003334:	f000 f8dc 	bl	80034f0 <__malloc_lock>
 8003338:	4a1c      	ldr	r2, [pc, #112]	; (80033ac <_free_r+0x8c>)
 800333a:	6813      	ldr	r3, [r2, #0]
 800333c:	b933      	cbnz	r3, 800334c <_free_r+0x2c>
 800333e:	6063      	str	r3, [r4, #4]
 8003340:	6014      	str	r4, [r2, #0]
 8003342:	4628      	mov	r0, r5
 8003344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003348:	f000 b8d8 	b.w	80034fc <__malloc_unlock>
 800334c:	42a3      	cmp	r3, r4
 800334e:	d908      	bls.n	8003362 <_free_r+0x42>
 8003350:	6820      	ldr	r0, [r4, #0]
 8003352:	1821      	adds	r1, r4, r0
 8003354:	428b      	cmp	r3, r1
 8003356:	bf01      	itttt	eq
 8003358:	6819      	ldreq	r1, [r3, #0]
 800335a:	685b      	ldreq	r3, [r3, #4]
 800335c:	1809      	addeq	r1, r1, r0
 800335e:	6021      	streq	r1, [r4, #0]
 8003360:	e7ed      	b.n	800333e <_free_r+0x1e>
 8003362:	461a      	mov	r2, r3
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	b10b      	cbz	r3, 800336c <_free_r+0x4c>
 8003368:	42a3      	cmp	r3, r4
 800336a:	d9fa      	bls.n	8003362 <_free_r+0x42>
 800336c:	6811      	ldr	r1, [r2, #0]
 800336e:	1850      	adds	r0, r2, r1
 8003370:	42a0      	cmp	r0, r4
 8003372:	d10b      	bne.n	800338c <_free_r+0x6c>
 8003374:	6820      	ldr	r0, [r4, #0]
 8003376:	4401      	add	r1, r0
 8003378:	1850      	adds	r0, r2, r1
 800337a:	4283      	cmp	r3, r0
 800337c:	6011      	str	r1, [r2, #0]
 800337e:	d1e0      	bne.n	8003342 <_free_r+0x22>
 8003380:	6818      	ldr	r0, [r3, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	4408      	add	r0, r1
 8003386:	6010      	str	r0, [r2, #0]
 8003388:	6053      	str	r3, [r2, #4]
 800338a:	e7da      	b.n	8003342 <_free_r+0x22>
 800338c:	d902      	bls.n	8003394 <_free_r+0x74>
 800338e:	230c      	movs	r3, #12
 8003390:	602b      	str	r3, [r5, #0]
 8003392:	e7d6      	b.n	8003342 <_free_r+0x22>
 8003394:	6820      	ldr	r0, [r4, #0]
 8003396:	1821      	adds	r1, r4, r0
 8003398:	428b      	cmp	r3, r1
 800339a:	bf01      	itttt	eq
 800339c:	6819      	ldreq	r1, [r3, #0]
 800339e:	685b      	ldreq	r3, [r3, #4]
 80033a0:	1809      	addeq	r1, r1, r0
 80033a2:	6021      	streq	r1, [r4, #0]
 80033a4:	6063      	str	r3, [r4, #4]
 80033a6:	6054      	str	r4, [r2, #4]
 80033a8:	e7cb      	b.n	8003342 <_free_r+0x22>
 80033aa:	bd38      	pop	{r3, r4, r5, pc}
 80033ac:	20000270 	.word	0x20000270

080033b0 <sbrk_aligned>:
 80033b0:	b570      	push	{r4, r5, r6, lr}
 80033b2:	4e0e      	ldr	r6, [pc, #56]	; (80033ec <sbrk_aligned+0x3c>)
 80033b4:	460c      	mov	r4, r1
 80033b6:	6831      	ldr	r1, [r6, #0]
 80033b8:	4605      	mov	r5, r0
 80033ba:	b911      	cbnz	r1, 80033c2 <sbrk_aligned+0x12>
 80033bc:	f000 fbaa 	bl	8003b14 <_sbrk_r>
 80033c0:	6030      	str	r0, [r6, #0]
 80033c2:	4621      	mov	r1, r4
 80033c4:	4628      	mov	r0, r5
 80033c6:	f000 fba5 	bl	8003b14 <_sbrk_r>
 80033ca:	1c43      	adds	r3, r0, #1
 80033cc:	d00a      	beq.n	80033e4 <sbrk_aligned+0x34>
 80033ce:	1cc4      	adds	r4, r0, #3
 80033d0:	f024 0403 	bic.w	r4, r4, #3
 80033d4:	42a0      	cmp	r0, r4
 80033d6:	d007      	beq.n	80033e8 <sbrk_aligned+0x38>
 80033d8:	1a21      	subs	r1, r4, r0
 80033da:	4628      	mov	r0, r5
 80033dc:	f000 fb9a 	bl	8003b14 <_sbrk_r>
 80033e0:	3001      	adds	r0, #1
 80033e2:	d101      	bne.n	80033e8 <sbrk_aligned+0x38>
 80033e4:	f04f 34ff 	mov.w	r4, #4294967295
 80033e8:	4620      	mov	r0, r4
 80033ea:	bd70      	pop	{r4, r5, r6, pc}
 80033ec:	20000274 	.word	0x20000274

080033f0 <_malloc_r>:
 80033f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033f4:	1ccd      	adds	r5, r1, #3
 80033f6:	f025 0503 	bic.w	r5, r5, #3
 80033fa:	3508      	adds	r5, #8
 80033fc:	2d0c      	cmp	r5, #12
 80033fe:	bf38      	it	cc
 8003400:	250c      	movcc	r5, #12
 8003402:	2d00      	cmp	r5, #0
 8003404:	4607      	mov	r7, r0
 8003406:	db01      	blt.n	800340c <_malloc_r+0x1c>
 8003408:	42a9      	cmp	r1, r5
 800340a:	d905      	bls.n	8003418 <_malloc_r+0x28>
 800340c:	230c      	movs	r3, #12
 800340e:	2600      	movs	r6, #0
 8003410:	603b      	str	r3, [r7, #0]
 8003412:	4630      	mov	r0, r6
 8003414:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003418:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80034ec <_malloc_r+0xfc>
 800341c:	f000 f868 	bl	80034f0 <__malloc_lock>
 8003420:	f8d8 3000 	ldr.w	r3, [r8]
 8003424:	461c      	mov	r4, r3
 8003426:	bb5c      	cbnz	r4, 8003480 <_malloc_r+0x90>
 8003428:	4629      	mov	r1, r5
 800342a:	4638      	mov	r0, r7
 800342c:	f7ff ffc0 	bl	80033b0 <sbrk_aligned>
 8003430:	1c43      	adds	r3, r0, #1
 8003432:	4604      	mov	r4, r0
 8003434:	d155      	bne.n	80034e2 <_malloc_r+0xf2>
 8003436:	f8d8 4000 	ldr.w	r4, [r8]
 800343a:	4626      	mov	r6, r4
 800343c:	2e00      	cmp	r6, #0
 800343e:	d145      	bne.n	80034cc <_malloc_r+0xdc>
 8003440:	2c00      	cmp	r4, #0
 8003442:	d048      	beq.n	80034d6 <_malloc_r+0xe6>
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	4631      	mov	r1, r6
 8003448:	4638      	mov	r0, r7
 800344a:	eb04 0903 	add.w	r9, r4, r3
 800344e:	f000 fb61 	bl	8003b14 <_sbrk_r>
 8003452:	4581      	cmp	r9, r0
 8003454:	d13f      	bne.n	80034d6 <_malloc_r+0xe6>
 8003456:	6821      	ldr	r1, [r4, #0]
 8003458:	4638      	mov	r0, r7
 800345a:	1a6d      	subs	r5, r5, r1
 800345c:	4629      	mov	r1, r5
 800345e:	f7ff ffa7 	bl	80033b0 <sbrk_aligned>
 8003462:	3001      	adds	r0, #1
 8003464:	d037      	beq.n	80034d6 <_malloc_r+0xe6>
 8003466:	6823      	ldr	r3, [r4, #0]
 8003468:	442b      	add	r3, r5
 800346a:	6023      	str	r3, [r4, #0]
 800346c:	f8d8 3000 	ldr.w	r3, [r8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d038      	beq.n	80034e6 <_malloc_r+0xf6>
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	42a2      	cmp	r2, r4
 8003478:	d12b      	bne.n	80034d2 <_malloc_r+0xe2>
 800347a:	2200      	movs	r2, #0
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	e00f      	b.n	80034a0 <_malloc_r+0xb0>
 8003480:	6822      	ldr	r2, [r4, #0]
 8003482:	1b52      	subs	r2, r2, r5
 8003484:	d41f      	bmi.n	80034c6 <_malloc_r+0xd6>
 8003486:	2a0b      	cmp	r2, #11
 8003488:	d917      	bls.n	80034ba <_malloc_r+0xca>
 800348a:	1961      	adds	r1, r4, r5
 800348c:	42a3      	cmp	r3, r4
 800348e:	6025      	str	r5, [r4, #0]
 8003490:	bf18      	it	ne
 8003492:	6059      	strne	r1, [r3, #4]
 8003494:	6863      	ldr	r3, [r4, #4]
 8003496:	bf08      	it	eq
 8003498:	f8c8 1000 	streq.w	r1, [r8]
 800349c:	5162      	str	r2, [r4, r5]
 800349e:	604b      	str	r3, [r1, #4]
 80034a0:	4638      	mov	r0, r7
 80034a2:	f104 060b 	add.w	r6, r4, #11
 80034a6:	f000 f829 	bl	80034fc <__malloc_unlock>
 80034aa:	f026 0607 	bic.w	r6, r6, #7
 80034ae:	1d23      	adds	r3, r4, #4
 80034b0:	1af2      	subs	r2, r6, r3
 80034b2:	d0ae      	beq.n	8003412 <_malloc_r+0x22>
 80034b4:	1b9b      	subs	r3, r3, r6
 80034b6:	50a3      	str	r3, [r4, r2]
 80034b8:	e7ab      	b.n	8003412 <_malloc_r+0x22>
 80034ba:	42a3      	cmp	r3, r4
 80034bc:	6862      	ldr	r2, [r4, #4]
 80034be:	d1dd      	bne.n	800347c <_malloc_r+0x8c>
 80034c0:	f8c8 2000 	str.w	r2, [r8]
 80034c4:	e7ec      	b.n	80034a0 <_malloc_r+0xb0>
 80034c6:	4623      	mov	r3, r4
 80034c8:	6864      	ldr	r4, [r4, #4]
 80034ca:	e7ac      	b.n	8003426 <_malloc_r+0x36>
 80034cc:	4634      	mov	r4, r6
 80034ce:	6876      	ldr	r6, [r6, #4]
 80034d0:	e7b4      	b.n	800343c <_malloc_r+0x4c>
 80034d2:	4613      	mov	r3, r2
 80034d4:	e7cc      	b.n	8003470 <_malloc_r+0x80>
 80034d6:	230c      	movs	r3, #12
 80034d8:	4638      	mov	r0, r7
 80034da:	603b      	str	r3, [r7, #0]
 80034dc:	f000 f80e 	bl	80034fc <__malloc_unlock>
 80034e0:	e797      	b.n	8003412 <_malloc_r+0x22>
 80034e2:	6025      	str	r5, [r4, #0]
 80034e4:	e7dc      	b.n	80034a0 <_malloc_r+0xb0>
 80034e6:	605b      	str	r3, [r3, #4]
 80034e8:	deff      	udf	#255	; 0xff
 80034ea:	bf00      	nop
 80034ec:	20000270 	.word	0x20000270

080034f0 <__malloc_lock>:
 80034f0:	4801      	ldr	r0, [pc, #4]	; (80034f8 <__malloc_lock+0x8>)
 80034f2:	f7ff bf13 	b.w	800331c <__retarget_lock_acquire_recursive>
 80034f6:	bf00      	nop
 80034f8:	2000026c 	.word	0x2000026c

080034fc <__malloc_unlock>:
 80034fc:	4801      	ldr	r0, [pc, #4]	; (8003504 <__malloc_unlock+0x8>)
 80034fe:	f7ff bf0e 	b.w	800331e <__retarget_lock_release_recursive>
 8003502:	bf00      	nop
 8003504:	2000026c 	.word	0x2000026c

08003508 <__ssputs_r>:
 8003508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800350c:	461f      	mov	r7, r3
 800350e:	688e      	ldr	r6, [r1, #8]
 8003510:	4682      	mov	sl, r0
 8003512:	42be      	cmp	r6, r7
 8003514:	460c      	mov	r4, r1
 8003516:	4690      	mov	r8, r2
 8003518:	680b      	ldr	r3, [r1, #0]
 800351a:	d82c      	bhi.n	8003576 <__ssputs_r+0x6e>
 800351c:	898a      	ldrh	r2, [r1, #12]
 800351e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003522:	d026      	beq.n	8003572 <__ssputs_r+0x6a>
 8003524:	6965      	ldr	r5, [r4, #20]
 8003526:	6909      	ldr	r1, [r1, #16]
 8003528:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800352c:	eba3 0901 	sub.w	r9, r3, r1
 8003530:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003534:	1c7b      	adds	r3, r7, #1
 8003536:	444b      	add	r3, r9
 8003538:	106d      	asrs	r5, r5, #1
 800353a:	429d      	cmp	r5, r3
 800353c:	bf38      	it	cc
 800353e:	461d      	movcc	r5, r3
 8003540:	0553      	lsls	r3, r2, #21
 8003542:	d527      	bpl.n	8003594 <__ssputs_r+0x8c>
 8003544:	4629      	mov	r1, r5
 8003546:	f7ff ff53 	bl	80033f0 <_malloc_r>
 800354a:	4606      	mov	r6, r0
 800354c:	b360      	cbz	r0, 80035a8 <__ssputs_r+0xa0>
 800354e:	464a      	mov	r2, r9
 8003550:	6921      	ldr	r1, [r4, #16]
 8003552:	f000 fafd 	bl	8003b50 <memcpy>
 8003556:	89a3      	ldrh	r3, [r4, #12]
 8003558:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800355c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003560:	81a3      	strh	r3, [r4, #12]
 8003562:	6126      	str	r6, [r4, #16]
 8003564:	444e      	add	r6, r9
 8003566:	6026      	str	r6, [r4, #0]
 8003568:	463e      	mov	r6, r7
 800356a:	6165      	str	r5, [r4, #20]
 800356c:	eba5 0509 	sub.w	r5, r5, r9
 8003570:	60a5      	str	r5, [r4, #8]
 8003572:	42be      	cmp	r6, r7
 8003574:	d900      	bls.n	8003578 <__ssputs_r+0x70>
 8003576:	463e      	mov	r6, r7
 8003578:	4632      	mov	r2, r6
 800357a:	4641      	mov	r1, r8
 800357c:	6820      	ldr	r0, [r4, #0]
 800357e:	f000 faaf 	bl	8003ae0 <memmove>
 8003582:	2000      	movs	r0, #0
 8003584:	68a3      	ldr	r3, [r4, #8]
 8003586:	1b9b      	subs	r3, r3, r6
 8003588:	60a3      	str	r3, [r4, #8]
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	4433      	add	r3, r6
 800358e:	6023      	str	r3, [r4, #0]
 8003590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003594:	462a      	mov	r2, r5
 8003596:	f000 fae9 	bl	8003b6c <_realloc_r>
 800359a:	4606      	mov	r6, r0
 800359c:	2800      	cmp	r0, #0
 800359e:	d1e0      	bne.n	8003562 <__ssputs_r+0x5a>
 80035a0:	4650      	mov	r0, sl
 80035a2:	6921      	ldr	r1, [r4, #16]
 80035a4:	f7ff febc 	bl	8003320 <_free_r>
 80035a8:	230c      	movs	r3, #12
 80035aa:	f8ca 3000 	str.w	r3, [sl]
 80035ae:	89a3      	ldrh	r3, [r4, #12]
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035b8:	81a3      	strh	r3, [r4, #12]
 80035ba:	e7e9      	b.n	8003590 <__ssputs_r+0x88>

080035bc <_svfiprintf_r>:
 80035bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035c0:	4698      	mov	r8, r3
 80035c2:	898b      	ldrh	r3, [r1, #12]
 80035c4:	4607      	mov	r7, r0
 80035c6:	061b      	lsls	r3, r3, #24
 80035c8:	460d      	mov	r5, r1
 80035ca:	4614      	mov	r4, r2
 80035cc:	b09d      	sub	sp, #116	; 0x74
 80035ce:	d50e      	bpl.n	80035ee <_svfiprintf_r+0x32>
 80035d0:	690b      	ldr	r3, [r1, #16]
 80035d2:	b963      	cbnz	r3, 80035ee <_svfiprintf_r+0x32>
 80035d4:	2140      	movs	r1, #64	; 0x40
 80035d6:	f7ff ff0b 	bl	80033f0 <_malloc_r>
 80035da:	6028      	str	r0, [r5, #0]
 80035dc:	6128      	str	r0, [r5, #16]
 80035de:	b920      	cbnz	r0, 80035ea <_svfiprintf_r+0x2e>
 80035e0:	230c      	movs	r3, #12
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	f04f 30ff 	mov.w	r0, #4294967295
 80035e8:	e0d0      	b.n	800378c <_svfiprintf_r+0x1d0>
 80035ea:	2340      	movs	r3, #64	; 0x40
 80035ec:	616b      	str	r3, [r5, #20]
 80035ee:	2300      	movs	r3, #0
 80035f0:	9309      	str	r3, [sp, #36]	; 0x24
 80035f2:	2320      	movs	r3, #32
 80035f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80035f8:	2330      	movs	r3, #48	; 0x30
 80035fa:	f04f 0901 	mov.w	r9, #1
 80035fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8003602:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80037a4 <_svfiprintf_r+0x1e8>
 8003606:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800360a:	4623      	mov	r3, r4
 800360c:	469a      	mov	sl, r3
 800360e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003612:	b10a      	cbz	r2, 8003618 <_svfiprintf_r+0x5c>
 8003614:	2a25      	cmp	r2, #37	; 0x25
 8003616:	d1f9      	bne.n	800360c <_svfiprintf_r+0x50>
 8003618:	ebba 0b04 	subs.w	fp, sl, r4
 800361c:	d00b      	beq.n	8003636 <_svfiprintf_r+0x7a>
 800361e:	465b      	mov	r3, fp
 8003620:	4622      	mov	r2, r4
 8003622:	4629      	mov	r1, r5
 8003624:	4638      	mov	r0, r7
 8003626:	f7ff ff6f 	bl	8003508 <__ssputs_r>
 800362a:	3001      	adds	r0, #1
 800362c:	f000 80a9 	beq.w	8003782 <_svfiprintf_r+0x1c6>
 8003630:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003632:	445a      	add	r2, fp
 8003634:	9209      	str	r2, [sp, #36]	; 0x24
 8003636:	f89a 3000 	ldrb.w	r3, [sl]
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 80a1 	beq.w	8003782 <_svfiprintf_r+0x1c6>
 8003640:	2300      	movs	r3, #0
 8003642:	f04f 32ff 	mov.w	r2, #4294967295
 8003646:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800364a:	f10a 0a01 	add.w	sl, sl, #1
 800364e:	9304      	str	r3, [sp, #16]
 8003650:	9307      	str	r3, [sp, #28]
 8003652:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003656:	931a      	str	r3, [sp, #104]	; 0x68
 8003658:	4654      	mov	r4, sl
 800365a:	2205      	movs	r2, #5
 800365c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003660:	4850      	ldr	r0, [pc, #320]	; (80037a4 <_svfiprintf_r+0x1e8>)
 8003662:	f000 fa67 	bl	8003b34 <memchr>
 8003666:	9a04      	ldr	r2, [sp, #16]
 8003668:	b9d8      	cbnz	r0, 80036a2 <_svfiprintf_r+0xe6>
 800366a:	06d0      	lsls	r0, r2, #27
 800366c:	bf44      	itt	mi
 800366e:	2320      	movmi	r3, #32
 8003670:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003674:	0711      	lsls	r1, r2, #28
 8003676:	bf44      	itt	mi
 8003678:	232b      	movmi	r3, #43	; 0x2b
 800367a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800367e:	f89a 3000 	ldrb.w	r3, [sl]
 8003682:	2b2a      	cmp	r3, #42	; 0x2a
 8003684:	d015      	beq.n	80036b2 <_svfiprintf_r+0xf6>
 8003686:	4654      	mov	r4, sl
 8003688:	2000      	movs	r0, #0
 800368a:	f04f 0c0a 	mov.w	ip, #10
 800368e:	9a07      	ldr	r2, [sp, #28]
 8003690:	4621      	mov	r1, r4
 8003692:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003696:	3b30      	subs	r3, #48	; 0x30
 8003698:	2b09      	cmp	r3, #9
 800369a:	d94d      	bls.n	8003738 <_svfiprintf_r+0x17c>
 800369c:	b1b0      	cbz	r0, 80036cc <_svfiprintf_r+0x110>
 800369e:	9207      	str	r2, [sp, #28]
 80036a0:	e014      	b.n	80036cc <_svfiprintf_r+0x110>
 80036a2:	eba0 0308 	sub.w	r3, r0, r8
 80036a6:	fa09 f303 	lsl.w	r3, r9, r3
 80036aa:	4313      	orrs	r3, r2
 80036ac:	46a2      	mov	sl, r4
 80036ae:	9304      	str	r3, [sp, #16]
 80036b0:	e7d2      	b.n	8003658 <_svfiprintf_r+0x9c>
 80036b2:	9b03      	ldr	r3, [sp, #12]
 80036b4:	1d19      	adds	r1, r3, #4
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	9103      	str	r1, [sp, #12]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	bfbb      	ittet	lt
 80036be:	425b      	neglt	r3, r3
 80036c0:	f042 0202 	orrlt.w	r2, r2, #2
 80036c4:	9307      	strge	r3, [sp, #28]
 80036c6:	9307      	strlt	r3, [sp, #28]
 80036c8:	bfb8      	it	lt
 80036ca:	9204      	strlt	r2, [sp, #16]
 80036cc:	7823      	ldrb	r3, [r4, #0]
 80036ce:	2b2e      	cmp	r3, #46	; 0x2e
 80036d0:	d10c      	bne.n	80036ec <_svfiprintf_r+0x130>
 80036d2:	7863      	ldrb	r3, [r4, #1]
 80036d4:	2b2a      	cmp	r3, #42	; 0x2a
 80036d6:	d134      	bne.n	8003742 <_svfiprintf_r+0x186>
 80036d8:	9b03      	ldr	r3, [sp, #12]
 80036da:	3402      	adds	r4, #2
 80036dc:	1d1a      	adds	r2, r3, #4
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	9203      	str	r2, [sp, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	bfb8      	it	lt
 80036e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80036ea:	9305      	str	r3, [sp, #20]
 80036ec:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80037a8 <_svfiprintf_r+0x1ec>
 80036f0:	2203      	movs	r2, #3
 80036f2:	4650      	mov	r0, sl
 80036f4:	7821      	ldrb	r1, [r4, #0]
 80036f6:	f000 fa1d 	bl	8003b34 <memchr>
 80036fa:	b138      	cbz	r0, 800370c <_svfiprintf_r+0x150>
 80036fc:	2240      	movs	r2, #64	; 0x40
 80036fe:	9b04      	ldr	r3, [sp, #16]
 8003700:	eba0 000a 	sub.w	r0, r0, sl
 8003704:	4082      	lsls	r2, r0
 8003706:	4313      	orrs	r3, r2
 8003708:	3401      	adds	r4, #1
 800370a:	9304      	str	r3, [sp, #16]
 800370c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003710:	2206      	movs	r2, #6
 8003712:	4826      	ldr	r0, [pc, #152]	; (80037ac <_svfiprintf_r+0x1f0>)
 8003714:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003718:	f000 fa0c 	bl	8003b34 <memchr>
 800371c:	2800      	cmp	r0, #0
 800371e:	d038      	beq.n	8003792 <_svfiprintf_r+0x1d6>
 8003720:	4b23      	ldr	r3, [pc, #140]	; (80037b0 <_svfiprintf_r+0x1f4>)
 8003722:	bb1b      	cbnz	r3, 800376c <_svfiprintf_r+0x1b0>
 8003724:	9b03      	ldr	r3, [sp, #12]
 8003726:	3307      	adds	r3, #7
 8003728:	f023 0307 	bic.w	r3, r3, #7
 800372c:	3308      	adds	r3, #8
 800372e:	9303      	str	r3, [sp, #12]
 8003730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003732:	4433      	add	r3, r6
 8003734:	9309      	str	r3, [sp, #36]	; 0x24
 8003736:	e768      	b.n	800360a <_svfiprintf_r+0x4e>
 8003738:	460c      	mov	r4, r1
 800373a:	2001      	movs	r0, #1
 800373c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003740:	e7a6      	b.n	8003690 <_svfiprintf_r+0xd4>
 8003742:	2300      	movs	r3, #0
 8003744:	f04f 0c0a 	mov.w	ip, #10
 8003748:	4619      	mov	r1, r3
 800374a:	3401      	adds	r4, #1
 800374c:	9305      	str	r3, [sp, #20]
 800374e:	4620      	mov	r0, r4
 8003750:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003754:	3a30      	subs	r2, #48	; 0x30
 8003756:	2a09      	cmp	r2, #9
 8003758:	d903      	bls.n	8003762 <_svfiprintf_r+0x1a6>
 800375a:	2b00      	cmp	r3, #0
 800375c:	d0c6      	beq.n	80036ec <_svfiprintf_r+0x130>
 800375e:	9105      	str	r1, [sp, #20]
 8003760:	e7c4      	b.n	80036ec <_svfiprintf_r+0x130>
 8003762:	4604      	mov	r4, r0
 8003764:	2301      	movs	r3, #1
 8003766:	fb0c 2101 	mla	r1, ip, r1, r2
 800376a:	e7f0      	b.n	800374e <_svfiprintf_r+0x192>
 800376c:	ab03      	add	r3, sp, #12
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	462a      	mov	r2, r5
 8003772:	4638      	mov	r0, r7
 8003774:	4b0f      	ldr	r3, [pc, #60]	; (80037b4 <_svfiprintf_r+0x1f8>)
 8003776:	a904      	add	r1, sp, #16
 8003778:	f3af 8000 	nop.w
 800377c:	1c42      	adds	r2, r0, #1
 800377e:	4606      	mov	r6, r0
 8003780:	d1d6      	bne.n	8003730 <_svfiprintf_r+0x174>
 8003782:	89ab      	ldrh	r3, [r5, #12]
 8003784:	065b      	lsls	r3, r3, #25
 8003786:	f53f af2d 	bmi.w	80035e4 <_svfiprintf_r+0x28>
 800378a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800378c:	b01d      	add	sp, #116	; 0x74
 800378e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003792:	ab03      	add	r3, sp, #12
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	462a      	mov	r2, r5
 8003798:	4638      	mov	r0, r7
 800379a:	4b06      	ldr	r3, [pc, #24]	; (80037b4 <_svfiprintf_r+0x1f8>)
 800379c:	a904      	add	r1, sp, #16
 800379e:	f000 f87d 	bl	800389c <_printf_i>
 80037a2:	e7eb      	b.n	800377c <_svfiprintf_r+0x1c0>
 80037a4:	08003c62 	.word	0x08003c62
 80037a8:	08003c68 	.word	0x08003c68
 80037ac:	08003c6c 	.word	0x08003c6c
 80037b0:	00000000 	.word	0x00000000
 80037b4:	08003509 	.word	0x08003509

080037b8 <_printf_common>:
 80037b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037bc:	4616      	mov	r6, r2
 80037be:	4699      	mov	r9, r3
 80037c0:	688a      	ldr	r2, [r1, #8]
 80037c2:	690b      	ldr	r3, [r1, #16]
 80037c4:	4607      	mov	r7, r0
 80037c6:	4293      	cmp	r3, r2
 80037c8:	bfb8      	it	lt
 80037ca:	4613      	movlt	r3, r2
 80037cc:	6033      	str	r3, [r6, #0]
 80037ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80037d2:	460c      	mov	r4, r1
 80037d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80037d8:	b10a      	cbz	r2, 80037de <_printf_common+0x26>
 80037da:	3301      	adds	r3, #1
 80037dc:	6033      	str	r3, [r6, #0]
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	0699      	lsls	r1, r3, #26
 80037e2:	bf42      	ittt	mi
 80037e4:	6833      	ldrmi	r3, [r6, #0]
 80037e6:	3302      	addmi	r3, #2
 80037e8:	6033      	strmi	r3, [r6, #0]
 80037ea:	6825      	ldr	r5, [r4, #0]
 80037ec:	f015 0506 	ands.w	r5, r5, #6
 80037f0:	d106      	bne.n	8003800 <_printf_common+0x48>
 80037f2:	f104 0a19 	add.w	sl, r4, #25
 80037f6:	68e3      	ldr	r3, [r4, #12]
 80037f8:	6832      	ldr	r2, [r6, #0]
 80037fa:	1a9b      	subs	r3, r3, r2
 80037fc:	42ab      	cmp	r3, r5
 80037fe:	dc2b      	bgt.n	8003858 <_printf_common+0xa0>
 8003800:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003804:	1e13      	subs	r3, r2, #0
 8003806:	6822      	ldr	r2, [r4, #0]
 8003808:	bf18      	it	ne
 800380a:	2301      	movne	r3, #1
 800380c:	0692      	lsls	r2, r2, #26
 800380e:	d430      	bmi.n	8003872 <_printf_common+0xba>
 8003810:	4649      	mov	r1, r9
 8003812:	4638      	mov	r0, r7
 8003814:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003818:	47c0      	blx	r8
 800381a:	3001      	adds	r0, #1
 800381c:	d023      	beq.n	8003866 <_printf_common+0xae>
 800381e:	6823      	ldr	r3, [r4, #0]
 8003820:	6922      	ldr	r2, [r4, #16]
 8003822:	f003 0306 	and.w	r3, r3, #6
 8003826:	2b04      	cmp	r3, #4
 8003828:	bf14      	ite	ne
 800382a:	2500      	movne	r5, #0
 800382c:	6833      	ldreq	r3, [r6, #0]
 800382e:	f04f 0600 	mov.w	r6, #0
 8003832:	bf08      	it	eq
 8003834:	68e5      	ldreq	r5, [r4, #12]
 8003836:	f104 041a 	add.w	r4, r4, #26
 800383a:	bf08      	it	eq
 800383c:	1aed      	subeq	r5, r5, r3
 800383e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003842:	bf08      	it	eq
 8003844:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003848:	4293      	cmp	r3, r2
 800384a:	bfc4      	itt	gt
 800384c:	1a9b      	subgt	r3, r3, r2
 800384e:	18ed      	addgt	r5, r5, r3
 8003850:	42b5      	cmp	r5, r6
 8003852:	d11a      	bne.n	800388a <_printf_common+0xd2>
 8003854:	2000      	movs	r0, #0
 8003856:	e008      	b.n	800386a <_printf_common+0xb2>
 8003858:	2301      	movs	r3, #1
 800385a:	4652      	mov	r2, sl
 800385c:	4649      	mov	r1, r9
 800385e:	4638      	mov	r0, r7
 8003860:	47c0      	blx	r8
 8003862:	3001      	adds	r0, #1
 8003864:	d103      	bne.n	800386e <_printf_common+0xb6>
 8003866:	f04f 30ff 	mov.w	r0, #4294967295
 800386a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800386e:	3501      	adds	r5, #1
 8003870:	e7c1      	b.n	80037f6 <_printf_common+0x3e>
 8003872:	2030      	movs	r0, #48	; 0x30
 8003874:	18e1      	adds	r1, r4, r3
 8003876:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003880:	4422      	add	r2, r4
 8003882:	3302      	adds	r3, #2
 8003884:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003888:	e7c2      	b.n	8003810 <_printf_common+0x58>
 800388a:	2301      	movs	r3, #1
 800388c:	4622      	mov	r2, r4
 800388e:	4649      	mov	r1, r9
 8003890:	4638      	mov	r0, r7
 8003892:	47c0      	blx	r8
 8003894:	3001      	adds	r0, #1
 8003896:	d0e6      	beq.n	8003866 <_printf_common+0xae>
 8003898:	3601      	adds	r6, #1
 800389a:	e7d9      	b.n	8003850 <_printf_common+0x98>

0800389c <_printf_i>:
 800389c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038a0:	7e0f      	ldrb	r7, [r1, #24]
 80038a2:	4691      	mov	r9, r2
 80038a4:	2f78      	cmp	r7, #120	; 0x78
 80038a6:	4680      	mov	r8, r0
 80038a8:	460c      	mov	r4, r1
 80038aa:	469a      	mov	sl, r3
 80038ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80038b2:	d807      	bhi.n	80038c4 <_printf_i+0x28>
 80038b4:	2f62      	cmp	r7, #98	; 0x62
 80038b6:	d80a      	bhi.n	80038ce <_printf_i+0x32>
 80038b8:	2f00      	cmp	r7, #0
 80038ba:	f000 80d5 	beq.w	8003a68 <_printf_i+0x1cc>
 80038be:	2f58      	cmp	r7, #88	; 0x58
 80038c0:	f000 80c1 	beq.w	8003a46 <_printf_i+0x1aa>
 80038c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80038cc:	e03a      	b.n	8003944 <_printf_i+0xa8>
 80038ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80038d2:	2b15      	cmp	r3, #21
 80038d4:	d8f6      	bhi.n	80038c4 <_printf_i+0x28>
 80038d6:	a101      	add	r1, pc, #4	; (adr r1, 80038dc <_printf_i+0x40>)
 80038d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038dc:	08003935 	.word	0x08003935
 80038e0:	08003949 	.word	0x08003949
 80038e4:	080038c5 	.word	0x080038c5
 80038e8:	080038c5 	.word	0x080038c5
 80038ec:	080038c5 	.word	0x080038c5
 80038f0:	080038c5 	.word	0x080038c5
 80038f4:	08003949 	.word	0x08003949
 80038f8:	080038c5 	.word	0x080038c5
 80038fc:	080038c5 	.word	0x080038c5
 8003900:	080038c5 	.word	0x080038c5
 8003904:	080038c5 	.word	0x080038c5
 8003908:	08003a4f 	.word	0x08003a4f
 800390c:	08003975 	.word	0x08003975
 8003910:	08003a09 	.word	0x08003a09
 8003914:	080038c5 	.word	0x080038c5
 8003918:	080038c5 	.word	0x080038c5
 800391c:	08003a71 	.word	0x08003a71
 8003920:	080038c5 	.word	0x080038c5
 8003924:	08003975 	.word	0x08003975
 8003928:	080038c5 	.word	0x080038c5
 800392c:	080038c5 	.word	0x080038c5
 8003930:	08003a11 	.word	0x08003a11
 8003934:	682b      	ldr	r3, [r5, #0]
 8003936:	1d1a      	adds	r2, r3, #4
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	602a      	str	r2, [r5, #0]
 800393c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003940:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003944:	2301      	movs	r3, #1
 8003946:	e0a0      	b.n	8003a8a <_printf_i+0x1ee>
 8003948:	6820      	ldr	r0, [r4, #0]
 800394a:	682b      	ldr	r3, [r5, #0]
 800394c:	0607      	lsls	r7, r0, #24
 800394e:	f103 0104 	add.w	r1, r3, #4
 8003952:	6029      	str	r1, [r5, #0]
 8003954:	d501      	bpl.n	800395a <_printf_i+0xbe>
 8003956:	681e      	ldr	r6, [r3, #0]
 8003958:	e003      	b.n	8003962 <_printf_i+0xc6>
 800395a:	0646      	lsls	r6, r0, #25
 800395c:	d5fb      	bpl.n	8003956 <_printf_i+0xba>
 800395e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003962:	2e00      	cmp	r6, #0
 8003964:	da03      	bge.n	800396e <_printf_i+0xd2>
 8003966:	232d      	movs	r3, #45	; 0x2d
 8003968:	4276      	negs	r6, r6
 800396a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800396e:	230a      	movs	r3, #10
 8003970:	4859      	ldr	r0, [pc, #356]	; (8003ad8 <_printf_i+0x23c>)
 8003972:	e012      	b.n	800399a <_printf_i+0xfe>
 8003974:	682b      	ldr	r3, [r5, #0]
 8003976:	6820      	ldr	r0, [r4, #0]
 8003978:	1d19      	adds	r1, r3, #4
 800397a:	6029      	str	r1, [r5, #0]
 800397c:	0605      	lsls	r5, r0, #24
 800397e:	d501      	bpl.n	8003984 <_printf_i+0xe8>
 8003980:	681e      	ldr	r6, [r3, #0]
 8003982:	e002      	b.n	800398a <_printf_i+0xee>
 8003984:	0641      	lsls	r1, r0, #25
 8003986:	d5fb      	bpl.n	8003980 <_printf_i+0xe4>
 8003988:	881e      	ldrh	r6, [r3, #0]
 800398a:	2f6f      	cmp	r7, #111	; 0x6f
 800398c:	bf0c      	ite	eq
 800398e:	2308      	moveq	r3, #8
 8003990:	230a      	movne	r3, #10
 8003992:	4851      	ldr	r0, [pc, #324]	; (8003ad8 <_printf_i+0x23c>)
 8003994:	2100      	movs	r1, #0
 8003996:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800399a:	6865      	ldr	r5, [r4, #4]
 800399c:	2d00      	cmp	r5, #0
 800399e:	bfa8      	it	ge
 80039a0:	6821      	ldrge	r1, [r4, #0]
 80039a2:	60a5      	str	r5, [r4, #8]
 80039a4:	bfa4      	itt	ge
 80039a6:	f021 0104 	bicge.w	r1, r1, #4
 80039aa:	6021      	strge	r1, [r4, #0]
 80039ac:	b90e      	cbnz	r6, 80039b2 <_printf_i+0x116>
 80039ae:	2d00      	cmp	r5, #0
 80039b0:	d04b      	beq.n	8003a4a <_printf_i+0x1ae>
 80039b2:	4615      	mov	r5, r2
 80039b4:	fbb6 f1f3 	udiv	r1, r6, r3
 80039b8:	fb03 6711 	mls	r7, r3, r1, r6
 80039bc:	5dc7      	ldrb	r7, [r0, r7]
 80039be:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80039c2:	4637      	mov	r7, r6
 80039c4:	42bb      	cmp	r3, r7
 80039c6:	460e      	mov	r6, r1
 80039c8:	d9f4      	bls.n	80039b4 <_printf_i+0x118>
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d10b      	bne.n	80039e6 <_printf_i+0x14a>
 80039ce:	6823      	ldr	r3, [r4, #0]
 80039d0:	07de      	lsls	r6, r3, #31
 80039d2:	d508      	bpl.n	80039e6 <_printf_i+0x14a>
 80039d4:	6923      	ldr	r3, [r4, #16]
 80039d6:	6861      	ldr	r1, [r4, #4]
 80039d8:	4299      	cmp	r1, r3
 80039da:	bfde      	ittt	le
 80039dc:	2330      	movle	r3, #48	; 0x30
 80039de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80039e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80039e6:	1b52      	subs	r2, r2, r5
 80039e8:	6122      	str	r2, [r4, #16]
 80039ea:	464b      	mov	r3, r9
 80039ec:	4621      	mov	r1, r4
 80039ee:	4640      	mov	r0, r8
 80039f0:	f8cd a000 	str.w	sl, [sp]
 80039f4:	aa03      	add	r2, sp, #12
 80039f6:	f7ff fedf 	bl	80037b8 <_printf_common>
 80039fa:	3001      	adds	r0, #1
 80039fc:	d14a      	bne.n	8003a94 <_printf_i+0x1f8>
 80039fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003a02:	b004      	add	sp, #16
 8003a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a08:	6823      	ldr	r3, [r4, #0]
 8003a0a:	f043 0320 	orr.w	r3, r3, #32
 8003a0e:	6023      	str	r3, [r4, #0]
 8003a10:	2778      	movs	r7, #120	; 0x78
 8003a12:	4832      	ldr	r0, [pc, #200]	; (8003adc <_printf_i+0x240>)
 8003a14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	6829      	ldr	r1, [r5, #0]
 8003a1c:	061f      	lsls	r7, r3, #24
 8003a1e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003a22:	d402      	bmi.n	8003a2a <_printf_i+0x18e>
 8003a24:	065f      	lsls	r7, r3, #25
 8003a26:	bf48      	it	mi
 8003a28:	b2b6      	uxthmi	r6, r6
 8003a2a:	07df      	lsls	r7, r3, #31
 8003a2c:	bf48      	it	mi
 8003a2e:	f043 0320 	orrmi.w	r3, r3, #32
 8003a32:	6029      	str	r1, [r5, #0]
 8003a34:	bf48      	it	mi
 8003a36:	6023      	strmi	r3, [r4, #0]
 8003a38:	b91e      	cbnz	r6, 8003a42 <_printf_i+0x1a6>
 8003a3a:	6823      	ldr	r3, [r4, #0]
 8003a3c:	f023 0320 	bic.w	r3, r3, #32
 8003a40:	6023      	str	r3, [r4, #0]
 8003a42:	2310      	movs	r3, #16
 8003a44:	e7a6      	b.n	8003994 <_printf_i+0xf8>
 8003a46:	4824      	ldr	r0, [pc, #144]	; (8003ad8 <_printf_i+0x23c>)
 8003a48:	e7e4      	b.n	8003a14 <_printf_i+0x178>
 8003a4a:	4615      	mov	r5, r2
 8003a4c:	e7bd      	b.n	80039ca <_printf_i+0x12e>
 8003a4e:	682b      	ldr	r3, [r5, #0]
 8003a50:	6826      	ldr	r6, [r4, #0]
 8003a52:	1d18      	adds	r0, r3, #4
 8003a54:	6961      	ldr	r1, [r4, #20]
 8003a56:	6028      	str	r0, [r5, #0]
 8003a58:	0635      	lsls	r5, r6, #24
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	d501      	bpl.n	8003a62 <_printf_i+0x1c6>
 8003a5e:	6019      	str	r1, [r3, #0]
 8003a60:	e002      	b.n	8003a68 <_printf_i+0x1cc>
 8003a62:	0670      	lsls	r0, r6, #25
 8003a64:	d5fb      	bpl.n	8003a5e <_printf_i+0x1c2>
 8003a66:	8019      	strh	r1, [r3, #0]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	4615      	mov	r5, r2
 8003a6c:	6123      	str	r3, [r4, #16]
 8003a6e:	e7bc      	b.n	80039ea <_printf_i+0x14e>
 8003a70:	682b      	ldr	r3, [r5, #0]
 8003a72:	2100      	movs	r1, #0
 8003a74:	1d1a      	adds	r2, r3, #4
 8003a76:	602a      	str	r2, [r5, #0]
 8003a78:	681d      	ldr	r5, [r3, #0]
 8003a7a:	6862      	ldr	r2, [r4, #4]
 8003a7c:	4628      	mov	r0, r5
 8003a7e:	f000 f859 	bl	8003b34 <memchr>
 8003a82:	b108      	cbz	r0, 8003a88 <_printf_i+0x1ec>
 8003a84:	1b40      	subs	r0, r0, r5
 8003a86:	6060      	str	r0, [r4, #4]
 8003a88:	6863      	ldr	r3, [r4, #4]
 8003a8a:	6123      	str	r3, [r4, #16]
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a92:	e7aa      	b.n	80039ea <_printf_i+0x14e>
 8003a94:	462a      	mov	r2, r5
 8003a96:	4649      	mov	r1, r9
 8003a98:	4640      	mov	r0, r8
 8003a9a:	6923      	ldr	r3, [r4, #16]
 8003a9c:	47d0      	blx	sl
 8003a9e:	3001      	adds	r0, #1
 8003aa0:	d0ad      	beq.n	80039fe <_printf_i+0x162>
 8003aa2:	6823      	ldr	r3, [r4, #0]
 8003aa4:	079b      	lsls	r3, r3, #30
 8003aa6:	d413      	bmi.n	8003ad0 <_printf_i+0x234>
 8003aa8:	68e0      	ldr	r0, [r4, #12]
 8003aaa:	9b03      	ldr	r3, [sp, #12]
 8003aac:	4298      	cmp	r0, r3
 8003aae:	bfb8      	it	lt
 8003ab0:	4618      	movlt	r0, r3
 8003ab2:	e7a6      	b.n	8003a02 <_printf_i+0x166>
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	4632      	mov	r2, r6
 8003ab8:	4649      	mov	r1, r9
 8003aba:	4640      	mov	r0, r8
 8003abc:	47d0      	blx	sl
 8003abe:	3001      	adds	r0, #1
 8003ac0:	d09d      	beq.n	80039fe <_printf_i+0x162>
 8003ac2:	3501      	adds	r5, #1
 8003ac4:	68e3      	ldr	r3, [r4, #12]
 8003ac6:	9903      	ldr	r1, [sp, #12]
 8003ac8:	1a5b      	subs	r3, r3, r1
 8003aca:	42ab      	cmp	r3, r5
 8003acc:	dcf2      	bgt.n	8003ab4 <_printf_i+0x218>
 8003ace:	e7eb      	b.n	8003aa8 <_printf_i+0x20c>
 8003ad0:	2500      	movs	r5, #0
 8003ad2:	f104 0619 	add.w	r6, r4, #25
 8003ad6:	e7f5      	b.n	8003ac4 <_printf_i+0x228>
 8003ad8:	08003c73 	.word	0x08003c73
 8003adc:	08003c84 	.word	0x08003c84

08003ae0 <memmove>:
 8003ae0:	4288      	cmp	r0, r1
 8003ae2:	b510      	push	{r4, lr}
 8003ae4:	eb01 0402 	add.w	r4, r1, r2
 8003ae8:	d902      	bls.n	8003af0 <memmove+0x10>
 8003aea:	4284      	cmp	r4, r0
 8003aec:	4623      	mov	r3, r4
 8003aee:	d807      	bhi.n	8003b00 <memmove+0x20>
 8003af0:	1e43      	subs	r3, r0, #1
 8003af2:	42a1      	cmp	r1, r4
 8003af4:	d008      	beq.n	8003b08 <memmove+0x28>
 8003af6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003afa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003afe:	e7f8      	b.n	8003af2 <memmove+0x12>
 8003b00:	4601      	mov	r1, r0
 8003b02:	4402      	add	r2, r0
 8003b04:	428a      	cmp	r2, r1
 8003b06:	d100      	bne.n	8003b0a <memmove+0x2a>
 8003b08:	bd10      	pop	{r4, pc}
 8003b0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b12:	e7f7      	b.n	8003b04 <memmove+0x24>

08003b14 <_sbrk_r>:
 8003b14:	b538      	push	{r3, r4, r5, lr}
 8003b16:	2300      	movs	r3, #0
 8003b18:	4d05      	ldr	r5, [pc, #20]	; (8003b30 <_sbrk_r+0x1c>)
 8003b1a:	4604      	mov	r4, r0
 8003b1c:	4608      	mov	r0, r1
 8003b1e:	602b      	str	r3, [r5, #0]
 8003b20:	f7fc fd5e 	bl	80005e0 <_sbrk>
 8003b24:	1c43      	adds	r3, r0, #1
 8003b26:	d102      	bne.n	8003b2e <_sbrk_r+0x1a>
 8003b28:	682b      	ldr	r3, [r5, #0]
 8003b2a:	b103      	cbz	r3, 8003b2e <_sbrk_r+0x1a>
 8003b2c:	6023      	str	r3, [r4, #0]
 8003b2e:	bd38      	pop	{r3, r4, r5, pc}
 8003b30:	20000268 	.word	0x20000268

08003b34 <memchr>:
 8003b34:	4603      	mov	r3, r0
 8003b36:	b510      	push	{r4, lr}
 8003b38:	b2c9      	uxtb	r1, r1
 8003b3a:	4402      	add	r2, r0
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	4618      	mov	r0, r3
 8003b40:	d101      	bne.n	8003b46 <memchr+0x12>
 8003b42:	2000      	movs	r0, #0
 8003b44:	e003      	b.n	8003b4e <memchr+0x1a>
 8003b46:	7804      	ldrb	r4, [r0, #0]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	428c      	cmp	r4, r1
 8003b4c:	d1f6      	bne.n	8003b3c <memchr+0x8>
 8003b4e:	bd10      	pop	{r4, pc}

08003b50 <memcpy>:
 8003b50:	440a      	add	r2, r1
 8003b52:	4291      	cmp	r1, r2
 8003b54:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b58:	d100      	bne.n	8003b5c <memcpy+0xc>
 8003b5a:	4770      	bx	lr
 8003b5c:	b510      	push	{r4, lr}
 8003b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b62:	4291      	cmp	r1, r2
 8003b64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b68:	d1f9      	bne.n	8003b5e <memcpy+0xe>
 8003b6a:	bd10      	pop	{r4, pc}

08003b6c <_realloc_r>:
 8003b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b70:	4680      	mov	r8, r0
 8003b72:	4614      	mov	r4, r2
 8003b74:	460e      	mov	r6, r1
 8003b76:	b921      	cbnz	r1, 8003b82 <_realloc_r+0x16>
 8003b78:	4611      	mov	r1, r2
 8003b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b7e:	f7ff bc37 	b.w	80033f0 <_malloc_r>
 8003b82:	b92a      	cbnz	r2, 8003b90 <_realloc_r+0x24>
 8003b84:	f7ff fbcc 	bl	8003320 <_free_r>
 8003b88:	4625      	mov	r5, r4
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b90:	f000 f81b 	bl	8003bca <_malloc_usable_size_r>
 8003b94:	4284      	cmp	r4, r0
 8003b96:	4607      	mov	r7, r0
 8003b98:	d802      	bhi.n	8003ba0 <_realloc_r+0x34>
 8003b9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003b9e:	d812      	bhi.n	8003bc6 <_realloc_r+0x5a>
 8003ba0:	4621      	mov	r1, r4
 8003ba2:	4640      	mov	r0, r8
 8003ba4:	f7ff fc24 	bl	80033f0 <_malloc_r>
 8003ba8:	4605      	mov	r5, r0
 8003baa:	2800      	cmp	r0, #0
 8003bac:	d0ed      	beq.n	8003b8a <_realloc_r+0x1e>
 8003bae:	42bc      	cmp	r4, r7
 8003bb0:	4622      	mov	r2, r4
 8003bb2:	4631      	mov	r1, r6
 8003bb4:	bf28      	it	cs
 8003bb6:	463a      	movcs	r2, r7
 8003bb8:	f7ff ffca 	bl	8003b50 <memcpy>
 8003bbc:	4631      	mov	r1, r6
 8003bbe:	4640      	mov	r0, r8
 8003bc0:	f7ff fbae 	bl	8003320 <_free_r>
 8003bc4:	e7e1      	b.n	8003b8a <_realloc_r+0x1e>
 8003bc6:	4635      	mov	r5, r6
 8003bc8:	e7df      	b.n	8003b8a <_realloc_r+0x1e>

08003bca <_malloc_usable_size_r>:
 8003bca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bce:	1f18      	subs	r0, r3, #4
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bfbc      	itt	lt
 8003bd4:	580b      	ldrlt	r3, [r1, r0]
 8003bd6:	18c0      	addlt	r0, r0, r3
 8003bd8:	4770      	bx	lr
	...

08003bdc <_init>:
 8003bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bde:	bf00      	nop
 8003be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003be2:	bc08      	pop	{r3}
 8003be4:	469e      	mov	lr, r3
 8003be6:	4770      	bx	lr

08003be8 <_fini>:
 8003be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bea:	bf00      	nop
 8003bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bee:	bc08      	pop	{r3}
 8003bf0:	469e      	mov	lr, r3
 8003bf2:	4770      	bx	lr
