library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;
library work;


entity tank_left is
	port( signal game_mode: in std_logic_vector(3 downto 0);
			signal score_ones: in std_logic_vector(3 downto 0);
			signal o_tank_left: out std_logic_vector(3 downto 0);