FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VTT\G";
2"SMELLIE_DELAY_IN_ECL";
3"SMELLIE_DELAY_PULSE";
4"TELLIE_DELAY_PULSE";
5"VCC\G";
6"TELLIE_DELAY_OUT";
7"SMELLIE_DELAY_OUT";
8"GND\G";
9"VEE\G";
10"SMELLIE_DELAY_BUF_N";
11"SMELLIE_DELAY_BUF_P";
12"TELLIE_DELAY_BUF_N";
13"TELLIE_DELAY_BUF_P";
14"GND\G";
15"TELLIE_PULSE_OUT";
16"SMELLIE_PULSE_OUT";
17"VEE\G";
18"VEE\G";
19"UN$1$CSMD0603$I10$B";
20"TELLIE_PREDELAY";
21"SMELLIE_PREDELAY";
22"GND\G";
23"TELLIE_DELAY_IN_ECL";
24"GND\G";
25"VCC\G";
26"TELLIE_PULSE";
27"VCC\G";
28"SMELLILE_PULSE";
%"MC10H125"
"1","(-1100,3175)","0","ecl","I1";
;
ROOM"ELLIE"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"5;
"GND"8;
"VEE"9;
"Q4"0;
"Q3"0;
"Q2"4;
"Q1"3;
"D4* \B"0;
"D3* \B"0;
"D2* \B"12;
"D1* \B"10;
"D4"0;
"D3"0;
"D2"13;
"D1"11;
"VBB"0;
%"CSMD0603"
"1","(-2725,2825)","0","capacitors","I10";
;
ROOM"ELLIE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
VALUE"0.1UF"
TOL"10%"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"19;
"A<0>"22;
%"CSMD0603"
"1","(-2400,1575)","0","capacitors","I11";
;
ROOM"ELLIE"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"24;
"A<0>"25;
%"CSMD0603"
"1","(-2075,1575)","0","capacitors","I12";
;
ROOM"ELLIE"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"17;
"A<0>"24;
%"CSMD0603"
"1","(-1350,3650)","0","capacitors","I13";
;
ROOM"ELLIE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
VALUE"0.1UF"
TOL"10%"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"8;
"A<0>"9;
%"CSMD0603"
"1","(-900,3650)","0","capacitors","I14";
;
ROOM"ELLIE"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"5;
"A<0>"8;
%"CSMD0603"
"1","(-2200,3650)","0","capacitors","I15";
;
ROOM"ELLIE"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"14;
"A<0>"18;
%"RSMD0805"
"1","(-1400,2775)","1","resistors","I17";
;
ROOM"ELLIE"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"11;
%"RSMD0805"
"1","(-1425,2800)","1","resistors","I18";
;
ROOM"ELLIE"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"10;
%"RSMD0805"
"1","(-1525,2800)","1","resistors","I19";
;
ROOM"ELLIE"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"12;
%"RSMD0805"
"1","(-1550,2800)","1","resistors","I20";
;
ROOM"ELLIE"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"13;
%"RSMD0805"
"1","(-3075,2800)","1","resistors","I21";
;
ROOM"ELLIE"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"2;
%"RSMD0805"
"1","(-3100,2800)","1","resistors","I22";
;
ROOM"ELLIE"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"23;
%"OUTPORT"
"1","(-675,2225)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(-675,2100)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"OUTPORT"
"1","(-675,1975)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"OUTPORT"
"1","(-675,1850)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"MC10H124"
"1","(-2225,1925)","0","ecl","I3";
;
ROOM"ELLIE"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"27;
"GND"24;
"VCC"25;
"VEE"17;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"0;
"D_OUT"15;
"C_OUT"16;
"B_OUT"6;
"A_OUT"7;
"D_IN"26;
"C_IN"28;
"B_IN"20;
"A_IN"21;
%"MC10H116"
"1","(-2200,3175)","0","ecl","I30";
;
ROOM"ELLIE"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175";
"D1"2;
"D2"23;
"D3"0;
"D1* \B"19;
"D2* \B"19;
"D3* \B"0;
"Q1"11;
"Q2"13;
"Q3"0;
"Q1* \B"10;
"Q2* \B"12;
"Q3* \B"0;
"VBB"19;
"VEE"18;
"GND1"14;
"GND2"14;
%"INPORT"
"1","(-3100,2175)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-3100,2100)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-3100,1975)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(-3100,1875)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-3225,3325)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"INPORT"
"1","(-3225,3225)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
END.
