INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/impl/func/xsim/tb_top_input_clock_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT_FRAME_GEN'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_GT_USRCLK_SOURCE'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_common'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_cpll_railing'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block_0'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block_1'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block_2'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block_3'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_sync_block_4'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_TX_STARTUP_FSM'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_multi_gt'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_init'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_support'
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_exdes'
INFO: [VRFC 10-3107] analyzing entity 'top_input_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_input_clock'
