eagle_s20
12 22 1141 5536 569342376 9 0
-3.920 0.101 CortexM0_SoC eagle_s20 BG256 Detail 8 1
clock: clk
12 569342376 5536 4
Setup check
22 3
Endpoint: u_logic/_al_u580|u_logic/T3fbx6_reg
22 -3.920000 286521 3
Timing path: u_logic/Lg1bx6_reg.clk->u_logic/_al_u580|u_logic/T3fbx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/_al_u580|u_logic/T3fbx6_reg
24 -3.920000 23.397000 27.317000 18 19
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4627.b[1]
u_logic/_al_u4627_o u_logic/_al_u4685|u_logic/_al_u4628.b[0]
u_logic/_al_u4628_o u_logic/_al_u4502|u_logic/_al_u4689.a[0]
u_logic/_al_u4689_o u_logic/_al_u4690.a[1]
u_logic/_al_u4690_o u_logic/_al_u4691.a[1]
u_logic/_al_u4691_o u_logic/_al_u4693|u_logic/_al_u4777.d[1]
u_logic/_al_u4693_o u_logic/_al_u4702|u_logic/_al_u4797.a[1]
u_logic/_al_u4702_o u_logic/_al_u4924.d[0]
u_logic/_al_u4924_o u_logic/_al_u4935.a[1]
u_logic/_al_u4935_o u_logic/_al_u4022|u_logic/Tzebx6_reg.b[0]
u_logic/Zuliu6 u_logic/_al_u580|u_logic/T3fbx6_reg.mi[0]

Timing path: u_logic/Lg1bx6_reg.clk->u_logic/_al_u580|u_logic/T3fbx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/_al_u580|u_logic/T3fbx6_reg
97 -3.920000 23.397000 27.317000 18 19
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4627.b[1]
u_logic/_al_u4627_o u_logic/_al_u4685|u_logic/_al_u4628.b[0]
u_logic/_al_u4628_o u_logic/_al_u4502|u_logic/_al_u4689.a[0]
u_logic/_al_u4689_o u_logic/_al_u4690.a[1]
u_logic/_al_u4690_o u_logic/_al_u4691.a[0]
u_logic/_al_u4691_o u_logic/_al_u4693|u_logic/_al_u4777.d[1]
u_logic/_al_u4693_o u_logic/_al_u4702|u_logic/_al_u4797.a[1]
u_logic/_al_u4702_o u_logic/_al_u4924.d[0]
u_logic/_al_u4924_o u_logic/_al_u4935.a[1]
u_logic/_al_u4935_o u_logic/_al_u4022|u_logic/Tzebx6_reg.b[0]
u_logic/Zuliu6 u_logic/_al_u580|u_logic/T3fbx6_reg.mi[0]

Timing path: u_logic/Lg1bx6_reg.clk->u_logic/_al_u580|u_logic/T3fbx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/_al_u580|u_logic/T3fbx6_reg
170 -3.920000 23.397000 27.317000 18 19
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4627.b[1]
u_logic/_al_u4627_o u_logic/_al_u4685|u_logic/_al_u4628.b[0]
u_logic/_al_u4628_o u_logic/_al_u4502|u_logic/_al_u4689.a[0]
u_logic/_al_u4689_o u_logic/_al_u4690.a[1]
u_logic/_al_u4690_o u_logic/_al_u4691.a[1]
u_logic/_al_u4691_o u_logic/_al_u4693|u_logic/_al_u4777.d[1]
u_logic/_al_u4693_o u_logic/_al_u4702|u_logic/_al_u4797.a[1]
u_logic/_al_u4702_o u_logic/_al_u4924.d[0]
u_logic/_al_u4924_o u_logic/_al_u4935.a[0]
u_logic/_al_u4935_o u_logic/_al_u4022|u_logic/Tzebx6_reg.b[0]
u_logic/Zuliu6 u_logic/_al_u580|u_logic/T3fbx6_reg.mi[0]


Endpoint: u_logic/Cc7bx6_reg
243 -3.917000 119522 3
Timing path: u_logic/Lg1bx6_reg.clk->u_logic/Cc7bx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/Cc7bx6_reg
245 -3.917000 23.397000 27.314000 17 18
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4593|u_logic/_al_u4592.c[1]
u_logic/_al_u4593_o u_logic/_al_u4594|u_logic/_al_u4686.d[1]
u_logic/_al_u4594_o u_logic/_al_u4601.a[1]
u_logic/_al_u4601_o u_logic/_al_u4616|u_logic/_al_u4619.a[0]
u_logic/_al_u4619_o u_logic/_al_u4812.a[1]
u_logic/N0viu6 u_logic/_al_u4939|u_logic/_al_u4831.a[0]
u_logic/_al_u4831_o u_logic/_al_u5064|u_logic/_al_u4946.a[0]
u_logic/_al_u4946_o u_logic/_al_u4874|u_logic/_al_u4971.a[0]
u_logic/_al_u4971_o u_logic/_al_u2788|u_logic/Zr8bx6_reg.c[0]
u_logic/Vrmiu6 u_logic/Cc7bx6_reg.mi[0]

Timing path: u_logic/Lg1bx6_reg.clk->u_logic/Cc7bx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/Cc7bx6_reg
316 -3.917000 23.397000 27.314000 17 18
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4593|u_logic/_al_u4592.c[1]
u_logic/_al_u4593_o u_logic/_al_u4594|u_logic/_al_u4686.d[1]
u_logic/_al_u4594_o u_logic/_al_u4601.a[0]
u_logic/_al_u4601_o u_logic/_al_u4616|u_logic/_al_u4619.a[0]
u_logic/_al_u4619_o u_logic/_al_u4812.a[1]
u_logic/N0viu6 u_logic/_al_u4939|u_logic/_al_u4831.a[0]
u_logic/_al_u4831_o u_logic/_al_u5064|u_logic/_al_u4946.a[0]
u_logic/_al_u4946_o u_logic/_al_u4874|u_logic/_al_u4971.a[0]
u_logic/_al_u4971_o u_logic/_al_u2788|u_logic/Zr8bx6_reg.c[0]
u_logic/Vrmiu6 u_logic/Cc7bx6_reg.mi[0]

Timing path: u_logic/Lg1bx6_reg.clk->u_logic/Cc7bx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/Cc7bx6_reg
387 -3.917000 23.397000 27.314000 17 18
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4593|u_logic/_al_u4592.c[1]
u_logic/_al_u4593_o u_logic/_al_u4594|u_logic/_al_u4686.d[1]
u_logic/_al_u4594_o u_logic/_al_u4601.a[1]
u_logic/_al_u4601_o u_logic/_al_u4616|u_logic/_al_u4619.a[0]
u_logic/_al_u4619_o u_logic/_al_u4812.a[0]
u_logic/N0viu6 u_logic/_al_u4939|u_logic/_al_u4831.a[0]
u_logic/_al_u4831_o u_logic/_al_u5064|u_logic/_al_u4946.a[0]
u_logic/_al_u4946_o u_logic/_al_u4874|u_logic/_al_u4971.a[0]
u_logic/_al_u4971_o u_logic/_al_u2788|u_logic/Zr8bx6_reg.c[0]
u_logic/Vrmiu6 u_logic/Cc7bx6_reg.mi[0]


Endpoint: u_logic/_al_u216|u_logic/Tbfbx6_reg
458 -3.915000 286521 3
Timing path: u_logic/Lg1bx6_reg.clk->u_logic/_al_u216|u_logic/Tbfbx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/_al_u216|u_logic/Tbfbx6_reg
460 -3.915000 23.397000 27.312000 18 19
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4627.b[1]
u_logic/_al_u4627_o u_logic/_al_u4685|u_logic/_al_u4628.b[0]
u_logic/_al_u4628_o u_logic/_al_u4502|u_logic/_al_u4689.a[0]
u_logic/_al_u4689_o u_logic/_al_u4690.a[1]
u_logic/_al_u4690_o u_logic/_al_u4691.a[1]
u_logic/_al_u4691_o u_logic/_al_u4693|u_logic/_al_u4777.d[1]
u_logic/_al_u4693_o u_logic/_al_u4702|u_logic/_al_u4797.a[1]
u_logic/_al_u4702_o u_logic/_al_u4924.d[0]
u_logic/_al_u4924_o u_logic/_al_u4935.a[1]
u_logic/_al_u4935_o u_logic/_al_u4022|u_logic/Tzebx6_reg.b[0]
u_logic/Zuliu6 u_logic/_al_u216|u_logic/Tbfbx6_reg.mi[0]

Timing path: u_logic/Lg1bx6_reg.clk->u_logic/_al_u216|u_logic/Tbfbx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/_al_u216|u_logic/Tbfbx6_reg
533 -3.915000 23.397000 27.312000 18 19
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4627.b[1]
u_logic/_al_u4627_o u_logic/_al_u4685|u_logic/_al_u4628.b[0]
u_logic/_al_u4628_o u_logic/_al_u4502|u_logic/_al_u4689.a[0]
u_logic/_al_u4689_o u_logic/_al_u4690.a[1]
u_logic/_al_u4690_o u_logic/_al_u4691.a[0]
u_logic/_al_u4691_o u_logic/_al_u4693|u_logic/_al_u4777.d[1]
u_logic/_al_u4693_o u_logic/_al_u4702|u_logic/_al_u4797.a[1]
u_logic/_al_u4702_o u_logic/_al_u4924.d[0]
u_logic/_al_u4924_o u_logic/_al_u4935.a[1]
u_logic/_al_u4935_o u_logic/_al_u4022|u_logic/Tzebx6_reg.b[0]
u_logic/Zuliu6 u_logic/_al_u216|u_logic/Tbfbx6_reg.mi[0]

Timing path: u_logic/Lg1bx6_reg.clk->u_logic/_al_u216|u_logic/Tbfbx6_reg
u_logic/Lg1bx6_reg.clk
u_logic/_al_u216|u_logic/Tbfbx6_reg
606 -3.915000 23.397000 27.312000 18 19
u_logic/Lg1bx6 u_logic/_al_u4546|u_logic/_al_u4475.c[0]
u_logic/F5uow6 u_logic/_al_u4561.b[1]
u_logic/L8uow6_lutinv u_logic/_al_u4564|u_logic/_al_u3333.d[1]
u_logic/_al_u4564_o u_logic/_al_u4483|u_logic/_al_u4565.a[0]
u_logic/_al_u4565_o u_logic/_al_u4448|u_logic/_al_u4566.c[0]
u_logic/_al_u4566_o u_logic/_al_u4570|u_logic/_al_u4571.b[1]
u_logic/_al_u4570_o u_logic/_al_u4572.a[1]
u_logic/_al_u4572_o u_logic/_al_u4576|u_logic/_al_u4715.a[1]
u_logic/_al_u4576_o u_logic/_al_u4627.b[1]
u_logic/_al_u4627_o u_logic/_al_u4685|u_logic/_al_u4628.b[0]
u_logic/_al_u4628_o u_logic/_al_u4502|u_logic/_al_u4689.a[0]
u_logic/_al_u4689_o u_logic/_al_u4690.a[1]
u_logic/_al_u4690_o u_logic/_al_u4691.a[1]
u_logic/_al_u4691_o u_logic/_al_u4693|u_logic/_al_u4777.d[1]
u_logic/_al_u4693_o u_logic/_al_u4702|u_logic/_al_u4797.a[1]
u_logic/_al_u4702_o u_logic/_al_u4924.d[0]
u_logic/_al_u4924_o u_logic/_al_u4935.a[0]
u_logic/_al_u4935_o u_logic/_al_u4022|u_logic/Tzebx6_reg.b[0]
u_logic/Zuliu6 u_logic/_al_u216|u_logic/Tbfbx6_reg.mi[0]



Hold check
679 3
Endpoint: RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002
681 0.263000 12 3
Timing path: RAMCODE_Interface/reg0_b7|RAMCODE_Interface/reg0_b6.clk->RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002
RAMCODE_Interface/reg0_b7|RAMCODE_Interface/reg0_b6.clk
RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002
683 0.263000 3.718000 3.981000 0 1
RAMCODE_WADDR[6] RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002.addra[7]

Timing path: RAMCODE_Interface/reg0_b9|RAMCODE_Interface/reg0_b4.clk->RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002
RAMCODE_Interface/reg0_b9|RAMCODE_Interface/reg0_b4.clk
RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002
720 0.274000 3.718000 3.992000 0 1
RAMCODE_WADDR[9] RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002.addra[10]

Timing path: RAMCODE_Interface/reg0_b7|RAMCODE_Interface/reg0_b6.clk->RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002
RAMCODE_Interface/reg0_b7|RAMCODE_Interface/reg0_b6.clk
RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002
757 0.283000 3.718000 4.001000 0 1
RAMCODE_WADDR[7] RAM_CODE/ram_mem_al_u20_4096x8_sub_000000_002.addra[8]


Endpoint: RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002
794 0.351000 12 3
Timing path: u_logic/_al_u2740|RAMDATA_Interface/reg0_b7.clk->RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002
u_logic/_al_u2740|RAMDATA_Interface/reg0_b7.clk
RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002
796 0.351000 3.718000 4.069000 0 1
RAMDATA_WADDR[7] RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002.addra[8]

Timing path: RAMDATA_Interface/reg0_b1|RAMDATA_Interface/reg0_b2.clk->RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002
RAMDATA_Interface/reg0_b1|RAMDATA_Interface/reg0_b2.clk
RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002
833 0.408000 3.718000 4.126000 0 1
RAMDATA_WADDR[1] RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002.addra[2]

Timing path: RAMDATA_Interface/reg0_b1|RAMDATA_Interface/reg0_b2.clk->RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002
RAMDATA_Interface/reg0_b1|RAMDATA_Interface/reg0_b2.clk
RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002
870 0.419000 3.718000 4.137000 0 1
RAMDATA_WADDR[2] RAM_DATA/ram_mem_al_u20_4096x8_sub_000000_002.addra[3]


Endpoint: RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006
907 0.370000 12 3
Timing path: RAMCODE_Interface/reg0_b2|RAMCODE_Interface/reg0_b5.clk->RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006
RAMCODE_Interface/reg0_b2|RAMCODE_Interface/reg0_b5.clk
RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006
909 0.370000 3.799000 4.169000 0 1
RAMCODE_WADDR[5] RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006.addra[6]

Timing path: RAMCODE_Interface/reg0_b9|RAMCODE_Interface/reg0_b4.clk->RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006
RAMCODE_Interface/reg0_b9|RAMCODE_Interface/reg0_b4.clk
RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006
946 0.370000 3.799000 4.169000 0 1
RAMCODE_WADDR[9] RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006.addra[10]

Timing path: RAMCODE_Interface/reg0_b7|RAMCODE_Interface/reg0_b6.clk->RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006
RAMCODE_Interface/reg0_b7|RAMCODE_Interface/reg0_b6.clk
RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006
983 0.444000 3.799000 4.243000 0 1
RAMCODE_WADDR[7] RAM_CODE/ram_mem_al_u10_4096x8_sub_000000_006.addra[8]



Recovery check
1020 3
Endpoint: u_logic/T8kbx6_reg
1022 16.159000 1 1
Timing path: _al_u118|cpuresetn_reg_hfnopt2_8.clk->u_logic/T8kbx6_reg
_al_u118|cpuresetn_reg_hfnopt2_8.clk
u_logic/T8kbx6_reg
1024 16.159000 23.213000 7.054000 0 1
cpuresetn_hfnopt2_8 u_logic/T8kbx6_reg.sr


Endpoint: u_logic/Pdyax6_reg
1061 16.159000 1 1
Timing path: _al_u118|cpuresetn_reg_hfnopt2_8.clk->u_logic/Pdyax6_reg
_al_u118|cpuresetn_reg_hfnopt2_8.clk
u_logic/Pdyax6_reg
1063 16.159000 23.213000 7.054000 0 1
cpuresetn_hfnopt2_8 u_logic/Pdyax6_reg.sr


Endpoint: u_logic/_al_u798|u_logic/F9vpw6_reg
1100 16.245000 1 1
Timing path: _al_u118|cpuresetn_reg_hfnopt2_8.clk->u_logic/_al_u798|u_logic/F9vpw6_reg
_al_u118|cpuresetn_reg_hfnopt2_8.clk
u_logic/_al_u798|u_logic/F9vpw6_reg
1102 16.245000 23.213000 6.968000 0 1
cpuresetn_hfnopt2_8 u_logic/_al_u798|u_logic/F9vpw6_reg.sr



Removal check
1139 3
Endpoint: u_logic/_al_u806|u_logic/Vzupw6_reg_hfnopt2_0
1141 0.101000 1 1
Timing path: u_logic/_al_u2151|cpuresetn_reg_hfnopt2_2.clk->u_logic/_al_u806|u_logic/Vzupw6_reg_hfnopt2_0
u_logic/_al_u2151|cpuresetn_reg_hfnopt2_2.clk
u_logic/_al_u806|u_logic/Vzupw6_reg_hfnopt2_0
1143 0.101000 3.818000 3.919000 0 1
cpuresetn_hfnopt2_2 u_logic/_al_u806|u_logic/Vzupw6_reg_hfnopt2_0.sr


Endpoint: u_logic/_al_u3367|u_logic/J6zax6_reg
1180 0.140000 1 1
Timing path: u_logic/_al_u3312|cpuresetn_reg_hfnopt2_13.clk->u_logic/_al_u3367|u_logic/J6zax6_reg
u_logic/_al_u3312|cpuresetn_reg_hfnopt2_13.clk
u_logic/_al_u3367|u_logic/J6zax6_reg
1182 0.140000 3.818000 3.958000 0 1
cpuresetn_hfnopt2_13 u_logic/_al_u3367|u_logic/J6zax6_reg.sr


Endpoint: u_logic/_al_u2539|u_logic/Qjyax6_reg
1219 0.140000 1 1
Timing path: u_logic/_al_u3312|cpuresetn_reg_hfnopt2_13.clk->u_logic/_al_u2539|u_logic/Qjyax6_reg
u_logic/_al_u3312|cpuresetn_reg_hfnopt2_13.clk
u_logic/_al_u2539|u_logic/Qjyax6_reg
1221 0.140000 3.818000 3.958000 0 1
cpuresetn_hfnopt2_13 u_logic/_al_u2539|u_logic/Qjyax6_reg.sr





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk (50.000MHz)                               23.920ns      41.806MHz        0.211ns      1307    -1341.631ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path
Warning: No clock constraint on 2 clock net(s): 
	WaterLight/light_clk
	u_logic/SWCLKTCK_pad

