// Seed: 2594520758
module module_0 (
    input  wire id_0,
    output tri  id_1,
    input  wand id_2
    , id_4
);
  parameter id_5 = (!1);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri id_2
);
  initial $signed(82);
  ;
  logic [7:0] id_4, id_5, id_6;
  assign id_6[1 :-1] = id_6[1];
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
  assign id_1 = -1'b0;
endmodule
module module_2 ();
  wire id_1;
  initial $unsigned(88);
  ;
endmodule
