\hypertarget{classLSDelayChipV1}{}\section{L\+S\+Delay\+Chip\+V1 Class Reference}
\label{classLSDelayChipV1}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}


{\ttfamily \#include $<$L\+S\+Delay\+Chip\+V1.\+h$>$}

Inheritance diagram for L\+S\+Delay\+Chip\+V1\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5.000000cm]{classLSDelayChipV1}
\end{center}
\end{figure}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235}{Attribut} \{ \newline
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{U\+N\+D\+E\+F\+I\+N\+ED}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{P\+A\+S\+S\+I\+VE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{A\+C\+T\+I\+VE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{I\+N\+T\+E\+R\+F\+A\+CE}, 
\newline
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{IO}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{I\+O\+D\+A\+TA}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{E\+L\+E\+M\+E\+NT}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{H\+A\+R\+D\+W\+A\+RE}, 
\newline
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{P\+R\+O\+C\+E\+S\+S\+US}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{S\+O\+F\+T\+W\+A\+RE}
 \}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}{L\+S\+Delay\+Chip\+V1} ()
\item 
void \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{config\+Reg\+Bulk\+Read} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr)
\item 
void \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{config\+Reg\+Bulk\+Write} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{structconfRegData}{conf\+Reg\+Data})
\item 
void \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{get\+Config\+Reg} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr)
\item 
void \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{set\+Config\+Reg} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{structconfRegData}{conf\+Reg\+Data} d)
\item 
void \hyperlink{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}{set\+Config\+Reg\+Phase\+A\+DC} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phase\+A\+DC)
\item 
void \hyperlink{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}{set\+Config\+Reg\+Phase\+TH} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phase\+TH)
\item 
void \hyperlink{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}{set\+Config\+Reg\+Phase\+I\+NT} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phase\+I\+NT)
\item 
void \hyperlink{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}{set\+Config\+Reg\+Debug\+Mode} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}{set\+Config\+Reg\+V\+Control\+Out\+En} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}{set\+Config\+Reg\+L\+O\+C\+US} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} locus)
\item 
void \hyperlink{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}{reset\+Pumps} ()
\item 
void \hyperlink{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}{bypass\+Miso\+Mosi} (\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} write\+Data)
\item 
void \hyperlink{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}{spi\+B\+E\+R\+Test} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, long n\+Frames)
\item 
void \hyperlink{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}{show\+Config} ()
\item 
\hyperlink{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}{$\sim$\+L\+S\+Delay\+Chip\+V1} ()
\item 
void \hyperlink{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}{help} ()
\item 
\hyperlink{classStatusCode}{Status\+Code} \hyperlink{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}{init} ()
\item 
void \hyperlink{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}{reset} ()
\item 
void \hyperlink{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}{update} ()
\item 
void \hyperlink{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}{set\+Address} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} address)
\item 
void \hyperlink{classElement_a3c0abcb36f8906688bb7e32608df7086}{recursive\+Init\+Element} ()
\item 
void \hyperlink{classElement_a82119ed37dff76508a2746a853ec35ba}{recursive\+Init\+Communications} ()
\item 
\hyperlink{classStatusCode}{Status\+Code} \hyperlink{classElement_ab476b4b1df5954141ceb14f072433b89}{set\+Connection} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_af57444353c1ddf9fa0109801e97debf7}{connection} ()
\item 
void \hyperlink{classHierarchy_af4d43b0765b402670eed2d62c73405af}{clear} ()
\item 
void \hyperlink{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{set\+Parent} (\hyperlink{classHierarchy}{Hierarchy} $\ast$\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent})
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{parent} (std\+::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin} ()
\item 
virtual void \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{add\+Child} (\hyperlink{classHierarchy}{Hierarchy} $\ast$element)
\item 
std\+::vector$<$ \hyperlink{classHierarchy}{Hierarchy} $\ast$ $>$ \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child} (std\+::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{child\+Typed} (std\+::string)
\item 
unsigned long \hyperlink{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{number\+Of\+Children} ()
\item 
bool \hyperlink{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{has\+Children} ()
\item 
void \hyperlink{classHierarchy_a2b2b359fac003233f65786a616766bde}{del\+Child} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
void \hyperlink{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{del\+Child} (std\+::string)
\item 
std\+::string \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path} (std\+::string=std\+::string(\char`\"{}\char`\"{}))
\item 
std\+::string \hyperlink{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{path\+Typed} (std\+::string=std\+::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{tree} (std\+::string indent=std\+::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a594c294c5f60c230e106d522ed008212}{tree} ()
\item 
std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} () const
\item 
std\+::string \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type} ()
\item 
unsigned char \hyperlink{classObject_af99145335cc61ff6e2798ea17db009d2}{id} ()
\item 
std\+::string \hyperlink{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{title} ()
\item 
void \hyperlink{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{msg\+Svc} (int level, std\+::string \hyperlink{classObject_a58b2d0618c2d08cf2383012611528d97}{msg}, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_a58b2d0618c2d08cf2383012611528d97}{msg} (std\+::string mymsg)
\item 
void \hyperlink{classObject_ac5d59299273cee27aacf7de00d2e7034}{msg} (std\+::string mymsg, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_a83d2db2df682907ea1115ad721c1c4a1}{verbose} (std\+::string mymsg)
\item 
void \hyperlink{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{verbose} (std\+::string mymsg, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug} (std\+::string mymsg)
\item 
void \hyperlink{classObject_a6c9a0397ca804e04d675ed05683f5420}{debug} (std\+::string mymsg, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info} (std\+::string mymsg)
\item 
void \hyperlink{classObject_a1ca123253dfd30fc28b156f521dcbdae}{info} (std\+::string mymsg, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning} (std\+::string mymsg)
\item 
void \hyperlink{classObject_a11f101db4dd73d9391b0231818881d86}{warning} (std\+::string mymsg, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_a204a95f57818c0f811933917a30eff45}{error} (std\+::string mymsg)
\item 
void \hyperlink{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{error} (std\+::string mymsg, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{fatal} (std\+::string mymsg)
\item 
void \hyperlink{classObject_ae62acd3d09f716220f75f252dc38bc9a}{fatal} (std\+::string mymsg, std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{set\+Name} (std\+::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name})
\item 
void \hyperlink{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{set\+Type} (std\+::string \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type})
\item 
void \hyperlink{classObject_a398fe08cba594a0ce6891d59fe4f159f}{set\+Id} (unsigned char \hyperlink{classObject_af99145335cc61ff6e2798ea17db009d2}{id})
\item 
void \hyperlink{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{set\+Title} (std\+::string \hyperlink{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{title})
\item 
void \hyperlink{classObject_a870c5af919958c2136623b2d7816d123}{set\+Dll\+Name} (std\+::string \hyperlink{classObject_a2e3947f2870094c332d7454117f3ec63}{dll\+Name})
\item 
std\+::string \hyperlink{classObject_a2e3947f2870094c332d7454117f3ec63}{dll\+Name} ()
\item 
bool \hyperlink{classAttrib_a704f26af560909ad22065083bb7d4c34}{is} (int attribut)
\item 
void \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add} (int attribut)
\item 
void \hyperlink{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{remove} (int attribut)
\item 
std\+::string \hyperlink{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{attributs} ()
\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\+\_\+connection}
\item 
std\+::string \hyperlink{classAttrib_a3414521d7a82476e874b25a5407b5e63}{m\+\_\+attrib\+String} \mbox{[}10\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{check\+Config\+Addr} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} addr)
\item 
bool \hyperlink{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}{check\+Status\+Addr} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} addr)
\item 
std\+::string \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs} (\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} value)
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\+\_\+reg\+Config}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\+\_\+reg\+Status}
\item 
\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\+\_\+address}
\item 
\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\+\_\+rx\+Config\+Bits}
\item 
\hyperlink{structconfRegData}{conf\+Reg\+Data} \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\+\_\+rx\+Config}
\item 
\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\+\_\+config\+Addr}
\item 
long \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\+\_\+n\+Bad}
\item 
double \hyperlink{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}{m\+\_\+fer}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 68 of file L\+S\+Delay\+Chip\+V1.\+h.



\subsection{Member Enumeration Documentation}
\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!Attribut@{Attribut}}
\index{Attribut@{Attribut}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{Attribut}{Attribut}}
{\footnotesize\ttfamily enum \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235}{Attrib\+::\+Attribut}\hspace{0.3cm}{\ttfamily [inherited]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{U\+N\+D\+E\+F\+I\+N\+ED@{U\+N\+D\+E\+F\+I\+N\+ED}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!U\+N\+D\+E\+F\+I\+N\+ED@{U\+N\+D\+E\+F\+I\+N\+ED}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}} 
U\+N\+D\+E\+F\+I\+N\+ED&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+A\+S\+S\+I\+VE@{P\+A\+S\+S\+I\+VE}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!P\+A\+S\+S\+I\+VE@{P\+A\+S\+S\+I\+VE}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}} 
P\+A\+S\+S\+I\+VE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+C\+T\+I\+VE@{A\+C\+T\+I\+VE}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!A\+C\+T\+I\+VE@{A\+C\+T\+I\+VE}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}} 
A\+C\+T\+I\+VE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I\+N\+T\+E\+R\+F\+A\+CE@{I\+N\+T\+E\+R\+F\+A\+CE}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!I\+N\+T\+E\+R\+F\+A\+CE@{I\+N\+T\+E\+R\+F\+A\+CE}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}} 
I\+N\+T\+E\+R\+F\+A\+CE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{IO@{IO}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!IO@{IO}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}} 
IO&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I\+O\+D\+A\+TA@{I\+O\+D\+A\+TA}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!I\+O\+D\+A\+TA@{I\+O\+D\+A\+TA}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}} 
I\+O\+D\+A\+TA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{E\+L\+E\+M\+E\+NT@{E\+L\+E\+M\+E\+NT}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!E\+L\+E\+M\+E\+NT@{E\+L\+E\+M\+E\+NT}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}} 
E\+L\+E\+M\+E\+NT&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{H\+A\+R\+D\+W\+A\+RE@{H\+A\+R\+D\+W\+A\+RE}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!H\+A\+R\+D\+W\+A\+RE@{H\+A\+R\+D\+W\+A\+RE}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}} 
H\+A\+R\+D\+W\+A\+RE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+R\+O\+C\+E\+S\+S\+US@{P\+R\+O\+C\+E\+S\+S\+US}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!P\+R\+O\+C\+E\+S\+S\+US@{P\+R\+O\+C\+E\+S\+S\+US}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}} 
P\+R\+O\+C\+E\+S\+S\+US&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+O\+F\+T\+W\+A\+RE@{S\+O\+F\+T\+W\+A\+RE}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!S\+O\+F\+T\+W\+A\+RE@{S\+O\+F\+T\+W\+A\+RE}}}\mbox{\Hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}} 
S\+O\+F\+T\+W\+A\+RE&\\
\hline

\end{DoxyEnumFields}


Definition at line 29 of file Attrib.\+h.


\begin{DoxyCode}
29                 \{
30     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{UNDEFINED},
31     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{PASSIVE},
32     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{ACTIVE},
33     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{INTERFACE},
34     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{IO},
35     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{IODATA},
36     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{ELEMENT},
37     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{HARDWARE},
38     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{PROCESSUS},
39     \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{SOFTWARE} 
40   \}; \textcolor{comment}{// array m\_attribString must be changed into Attrib::Attrib if this enu is modified. }
\end{DoxyCode}


\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}\label{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{L\+S\+Delay\+Chip\+V1()}{LSDelayChipV1()}}
{\footnotesize\ttfamily L\+S\+Delay\+Chip\+V1\+::\+L\+S\+Delay\+Chip\+V1 (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 71 of file L\+S\+Delay\+Chip\+V1.\+h.



References I\+Odata\+::\+Byte, Attrib\+::\+E\+L\+E\+M\+E\+NT, Attrib\+::\+H\+A\+R\+D\+W\+A\+RE, and conf\+Reg\+Data\+::locus.


\begin{DoxyCode}
71                    \{
72         \hyperlink{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{setType}(\textcolor{stringliteral}{"LSDelayChipV1"});
73         \hyperlink{classObject_a398fe08cba594a0ce6891d59fe4f159f}{setId}(0);
74 
75         \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add}(\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{Attrib::ELEMENT}); \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add} (\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{Attrib::HARDWARE});
76         \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"LSDelayChipV1 built."},\textcolor{stringliteral}{"LSDelayChipV1::LSDelayChipV1"});
77 
78         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}=\textcolor{keyword}{new} \hyperlink{classRegister}{Register}();
79         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}=\textcolor{keyword}{new} \hyperlink{classRegister}{Register}();
80 
81         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName}(\textcolor{stringliteral}{"ConfigRegister"});
82         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName}(\textcolor{stringliteral}{"StatusRegister"});
83 
84         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_aeca09aa9a8c2ccc4c3a728b2ddcf4b2a}{setSubAddress}(9);    
85         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_aeca09aa9a8c2ccc4c3a728b2ddcf4b2a}{setSubAddress}(19);
86 
87         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a80bb230b61062b447db5832e43bf7b44}{defDataU8}(3);    
88         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a80bb230b61062b447db5832e43bf7b44}{defDataU8}(2);
89 
90         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a20f30a9f4673713616447b1b5e9817d5}{setWordSize}(\hyperlink{classIOdata_a37c53ebf4bf8d866aac8af572962a84ca00156611f08eeb1b5d361de809dafb8e}{IOdata::Byte});
91         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a20f30a9f4673713616447b1b5e9817d5}{setWordSize}(\hyperlink{classIOdata_a37c53ebf4bf8d866aac8af572962a84ca00156611f08eeb1b5d361de809dafb8e}{IOdata::Byte});
92 
93         \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild}(\hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig});
94         \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild}(\hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus});
95         \hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\_configAddr} = 0xEE;
96     \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}\label{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!````~L\+S\+Delay\+Chip\+V1@{$\sim$\+L\+S\+Delay\+Chip\+V1}}
\index{````~L\+S\+Delay\+Chip\+V1@{$\sim$\+L\+S\+Delay\+Chip\+V1}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{$\sim$\+L\+S\+Delay\+Chip\+V1()}{~LSDelayChipV1()}}
{\footnotesize\ttfamily L\+S\+Delay\+Chip\+V1\+::$\sim$\+L\+S\+Delay\+Chip\+V1 (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 125 of file L\+S\+Delay\+Chip\+V1.\+h.


\begin{DoxyCode}
125                   \{
126   \}
\end{DoxyCode}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{classAttrib_a235f773af19c900264a190b00a3b4ad7}\label{classAttrib_a235f773af19c900264a190b00a3b4ad7}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!add@{add}}
\index{add@{add}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{add()}{add()}}
{\footnotesize\ttfamily void Attrib\+::add (\begin{DoxyParamCaption}\item[{int}]{attribut }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}

Add an attribut 

Definition at line 67 of file Attrib.\+h.



References Attrib\+::m\+\_\+attributs, and Attrib\+::\+U\+N\+D\+E\+F\+I\+N\+ED.



Referenced by A3\+P\+E\+::\+A3\+P\+E(), Attrib\+::\+Attrib(), Specs\+Mezzanine\+::cmdline(), Computer\+::\+Computer(), C\+U\+\_\+v1\+::\+C\+U\+\_\+v1(), export\+\_\+obj(), F\+E\+B\+\_\+v1\+::\+F\+E\+B\+\_\+v1(), Fe\+P\+G\+A\+::\+Fe\+P\+G\+A(), I\+C\+E\+C\+A\+Lv3\+::\+I\+C\+E\+C\+A\+Lv3(), I\+C\+Phaser\+::\+I\+C\+Phaser(), Application\+::initialize(), Interface\+::\+Interface(), I\+Odata\+::\+I\+Odata(), I\+Oobject\+::\+I\+Oobject(), M\+S\+Oxxxx\+::\+M\+S\+Oxxxx(), Phaser\+::\+Phaser(), Processus\+::\+Processus(), Proto40\+M\+Hz\+\_\+v1\+::\+Proto40\+M\+Hz\+\_\+v1(), Attrib\+::remove(), Seq\+P\+G\+A\+::\+Seq\+P\+G\+A(), Test\+I2\+C\+::set\+Address(), Test\+S\+P\+I\+::set\+Address(), Specs\+Slave\+::set\+Address(), Specs\+Master\+::\+Specs\+Master(), and Specs\+Slave\+::\+Specs\+Slave().


\begin{DoxyCode}
67                             \{
68     \textcolor{keywordflow}{if} (attribut!=\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{Attrib::UNDEFINED}) \textcolor{keyword}{remove}(\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{Attrib::UNDEFINED});
69     \textcolor{keywordtype}{bool} duplicate = false ;
70     std::vector<int>::const\_iterator iter ;
71     \textcolor{keywordflow}{for} ( iter  = \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.begin() ;
72           iter != \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.end()   ;
73           ++iter ) \{
74       \textcolor{keywordflow}{if} ( attribut == (*iter) ) \{
75         duplicate = true ;
76       \}
77     \}
78     \textcolor{keywordflow}{if} (!duplicate) \{
79       \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.push\_back( attribut );
80     \}
81   \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}\label{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!add\+Child@{add\+Child}}
\index{add\+Child@{add\+Child}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{add\+Child()}{addChild()}}
{\footnotesize\ttfamily void Hierarchy\+::add\+Child (\begin{DoxyParamCaption}\item[{\hyperlink{classHierarchy}{Hierarchy} $\ast$}]{element }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}, {\ttfamily [inherited]}}



Definition at line 83 of file Hierarchy.\+cpp.



References Object\+::debug(), Hierarchy\+::m\+\_\+children, Object\+::name(), and Hierarchy\+::set\+Parent().



Referenced by A3\+P\+E\+::\+A3\+P\+E(), Specs\+Mezzanine\+::add\+Bus(), Specs\+Slave\+::add\+I2c(), Application\+::create(), C\+U\+\_\+v1\+::\+C\+U\+\_\+v1(), export\+\_\+obj(), F\+E\+B\+\_\+v1\+::\+F\+E\+B\+\_\+v1(), Fe\+P\+G\+A\+::\+Fe\+P\+G\+A(), I\+C\+E\+C\+A\+Lv3\+::\+I\+C\+E\+C\+A\+Lv3(), I\+C\+Phaser\+::\+I\+C\+Phaser(), Hierarchy\+::origin(), Phaser\+::\+Phaser(), Proto40\+M\+Hz\+\_\+v1\+::\+Proto40\+M\+Hz\+\_\+v1(), Seq\+P\+G\+A\+::\+Seq\+P\+G\+A(), Specs\+Mezzanine\+::\+Specs\+Mezzanine(), Usb\+I2c\+Bus\+::\+Usb\+I2c\+Bus(), and Usb\+Spi\+Bus\+::\+Usb\+Spi\+Bus().


\begin{DoxyCode}
83                                           \{
84   element->\hyperlink{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{setParent}(\textcolor{keyword}{this});
85   \hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.push\_back(element);
86   \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(element->\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{" added to the child tree."},\textcolor{stringliteral}{"Hierarchy::addChild"});
87 \}
\end{DoxyCode}
\mbox{\Hypertarget{classAttrib_aee7bbf16b144887f196e1341b24f8a26}\label{classAttrib_aee7bbf16b144887f196e1341b24f8a26}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!attributs@{attributs}}
\index{attributs@{attributs}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{attributs()}{attributs()}}
{\footnotesize\ttfamily std\+::string Attrib\+::attributs (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}

Print the \hyperlink{classAttrib}{Attrib} of an \hyperlink{classObject}{Object} 

Definition at line 54 of file Attrib.\+cpp.



References images\+::index, Attrib\+::m\+\_\+attrib\+String, and Attrib\+::m\+\_\+attributs.



Referenced by export\+\_\+obj(), and Attrib\+::remove().


\begin{DoxyCode}
54                             \{
55   std::string output;
56   std::vector<int>::iterator iter ;
57   \textcolor{keywordflow}{for} ( \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} \hyperlink{namespaceimages_a54407fd574970b3178647ae096321a57}{index} = 0 ; \hyperlink{namespaceimages_a54407fd574970b3178647ae096321a57}{index} < \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.size() ; ++
      \hyperlink{namespaceimages_a54407fd574970b3178647ae096321a57}{index} ) \{
58     \textcolor{keywordflow}{if} ( \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.size() - \hyperlink{namespaceimages_a54407fd574970b3178647ae096321a57}{index} > 1 ) \{
59       output.append(\hyperlink{classAttrib_a3414521d7a82476e874b25a5407b5e63}{m\_attribString}[\hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}[\hyperlink{namespaceimages_a54407fd574970b3178647ae096321a57}{index}]]);
60       output.append(\textcolor{stringliteral}{":"});
61     \}
62     \textcolor{keywordflow}{else} \{
63       output.append(\hyperlink{classAttrib_a3414521d7a82476e874b25a5407b5e63}{m\_attribString}[\hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}[index]]);
64     \}
65   \}
66   \textcolor{keywordflow}{return} output;
67 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}\label{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!bypass\+Miso\+Mosi@{bypass\+Miso\+Mosi}}
\index{bypass\+Miso\+Mosi@{bypass\+Miso\+Mosi}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{bypass\+Miso\+Mosi()}{bypassMisoMosi()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::bypass\+Miso\+Mosi (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16}}]{write\+Data }\end{DoxyParamCaption})}



Definition at line 144 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References config\+Reg\+Bulk\+Write(), and S\+C\+\_\+\+M\+O\+S\+I\+\_\+\+M\+I\+S\+O\+\_\+\+B\+Y\+P\+A\+SS.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
145 \{
146     \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(\hyperlink{ICECALv3_8h_a2870f5a3cad23b2b4e7f16faefe8ef2e}{SC\_MOSI\_MISO\_BYPASS},writeData);
147 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}\label{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!check\+Config\+Addr@{check\+Config\+Addr}}
\index{check\+Config\+Addr@{check\+Config\+Addr}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{check\+Config\+Addr()}{checkConfigAddr()}}
{\footnotesize\ttfamily bool L\+S\+Delay\+Chip\+V1\+::check\+Config\+Addr (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{addr }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 177 of file L\+S\+Delay\+Chip\+V1.\+h.



References A\+D\+C\+\_\+0\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, A\+D\+C\+\_\+1\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, A\+D\+C\+\_\+2\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, A\+D\+C\+\_\+3\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+0\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+1\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+2\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+3\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, and itos().



Referenced by get\+Config\+Reg(), and set\+Config\+Reg().


\begin{DoxyCode}
178     \{
179          \textcolor{keywordtype}{bool} ok = \textcolor{keyword}{false};
180          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a27e55e95b788d2cc312a439198c26971}{INT\_TH\_0\_CONFREG\_ADDR}); 
181          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a771c79d3381641a3bc709f4a69efcc28}{INT\_TH\_1\_CONFREG\_ADDR});
182          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a0a4946654da8e2065cc0b461f99d9bc8}{INT\_TH\_2\_CONFREG\_ADDR});
183          ok |= (addr == \hyperlink{LSDelayChipV1_8h_af8cc01f53a4a2d46901b9f32372ab6ea}{INT\_TH\_3\_CONFREG\_ADDR});     
184          ok |= (addr == \hyperlink{LSDelayChipV1_8h_ad1c6f1ce476a54a95469cd130dffa074}{ADC\_0\_CONFREG\_ADDR}); 
185          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a83aa641dd89900461bdc2ed428f2bce9}{ADC\_1\_CONFREG\_ADDR});
186          ok |= (addr == \hyperlink{LSDelayChipV1_8h_abd577ee5c75174c74fc6886c1eaad80a}{ADC\_2\_CONFREG\_ADDR});
187          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a19e4f86f88864d8c249bd537ef628f92}{ADC\_3\_CONFREG\_ADDR});
188          \textcolor{keywordflow}{if}(ok) \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is valid."});
189          \textcolor{keywordflow}{else}   \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is not valid."});
190          \textcolor{keywordflow}{return} ok;           
191     \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}\label{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!check\+Status\+Addr@{check\+Status\+Addr}}
\index{check\+Status\+Addr@{check\+Status\+Addr}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{check\+Status\+Addr()}{checkStatusAddr()}}
{\footnotesize\ttfamily bool L\+S\+Delay\+Chip\+V1\+::check\+Status\+Addr (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{addr }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 193 of file L\+S\+Delay\+Chip\+V1.\+h.



References D\+L\+L\+\_\+0\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, D\+L\+L\+\_\+1\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, D\+L\+L\+\_\+2\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, D\+L\+L\+\_\+3\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, and itos().


\begin{DoxyCode}
194     \{
195          \textcolor{keywordtype}{bool} ok = \textcolor{keyword}{false};  
196          ok |= (addr == \hyperlink{LSDelayChipV1_8h_adca5cc0cd52b4fe9328f3471b0b9c613}{DLL\_0\_STATREG\_ADDR}); 
197          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a39e2f4a0151fcdf29a28e917154fa039}{DLL\_1\_STATREG\_ADDR});
198          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a11ad4f0e8a466fc2da33308f351b9054}{DLL\_2\_STATREG\_ADDR});
199          ok |= (addr == \hyperlink{LSDelayChipV1_8h_ad23a65fd56cf8a5ba711228025ab5e48}{DLL\_3\_STATREG\_ADDR});  
200          \textcolor{keywordflow}{if}(ok) \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is valid."});
201          \textcolor{keywordflow}{else}   \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is not valid."});         
202          \textcolor{keywordflow}{return} ok;           
203     \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a1e207f973c694b538bf90107b4868817}\label{classHierarchy_a1e207f973c694b538bf90107b4868817}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!child@{child}}
\index{child@{child}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{child()}{child()}}
{\footnotesize\ttfamily \hyperlink{classHierarchy}{Hierarchy} $\ast$ Hierarchy\+::child (\begin{DoxyParamCaption}\item[{std\+::string}]{path }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 133 of file Hierarchy.\+cpp.



References Hierarchy\+::child(), Hierarchy\+::children(), Object\+::name(), Hierarchy\+::origin(), Hierarchy\+::parent(), Hierarchy\+::path(), and Object\+::warning().



Referenced by Application\+::cd(), Hierarchy\+::child(), Hierarchy\+::children(), and export\+\_\+obj().


\begin{DoxyCode}
133                                          \{
134   std::string newpath = \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path};
135   std::string up(\textcolor{stringliteral}{".."});
136   std::string separator(1,\textcolor{charliteral}{'/'});
137 
138   \hyperlink{classHierarchy}{Hierarchy} * newcurrent = 0;
139 
140   \textcolor{comment}{//  info("path="+path,"Hierarchy::child");}
141 
142   \textcolor{keywordflow}{if} (\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.compare(\textcolor{stringliteral}{""})==0 || \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.compare(\textcolor{stringliteral}{"/"})==0) \{
143     \textcolor{comment}{//    debug("return origin","Hierarchy::child");}
144     \textcolor{keywordflow}{return} \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin}();
145   \}
146 
147   \textcolor{keywordflow}{if} (\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.compare(\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}())==0)\{
148     \textcolor{comment}{//    debug("return itself","Hierarchy::child");}
149     \textcolor{keywordflow}{return} \textcolor{keyword}{this};
150   \}
151 
152   \textcolor{keywordflow}{if} (\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.compare(\textcolor{stringliteral}{".."})==0)\{
153     \textcolor{keywordflow}{if} (0!=this->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}()) \textcolor{keywordflow}{return} this->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
154     \textcolor{keywordflow}{else} \textcolor{keywordflow}{return} \textcolor{keyword}{this};
155   \}
156 
157   \textcolor{keywordflow}{if} (\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.compare(\textcolor{stringliteral}{"../"})==0)\{
158     \textcolor{keywordflow}{if} (0!=this->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}()) \textcolor{keywordflow}{return} this->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
159     \textcolor{keywordflow}{else} \textcolor{keywordflow}{return} \textcolor{keyword}{this};
160   \}
161 
162 
163   \textcolor{keywordtype}{int} npos=\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.find(separator,0);
164 
165   \textcolor{comment}{//  info("find separator in "+itos(npos)+" of "+path,"Hierarchy::child");}
166 
167   \textcolor{comment}{// remove last separator}
168   \textcolor{keywordflow}{if} ( npos == (\textcolor{keywordtype}{int})(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-1) ) \{
169     newpath = std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,npos);
170     \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path} = newpath;
171   \}
172 
173   \textcolor{keywordflow}{if} (npos==0)\{
174     \textcolor{comment}{//    debug("Going back to origin and calling child","Hierarchy::child");}
175     newpath=std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},1,\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-1);
176     \textcolor{keywordflow}{return} \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin}()->\hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child}(newpath);
177   \}
178   \textcolor{keywordflow}{else}\{
179     \textcolor{keywordflow}{if} ( npos== (\textcolor{keywordtype}{int})(std::string::npos) )\{
180       \textcolor{comment}{//      debug("Getting chid "+path+" of "+this->name(),"Hierarchy::child");}
181       std::vector <Hierarchy*> list = \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children}();
182       std::vector<Hierarchy*>::iterator iter;
183       \textcolor{keywordflow}{for} (iter=list.begin();iter!=list.end();iter++)\{
184         \textcolor{keywordflow}{if} ((*iter)->name().compare(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path})==0)\{
185           \textcolor{keywordflow}{return} *iter;
186         \}
187       \}
188       \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(this->\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+std::string(\textcolor{stringliteral}{" has no child '"})+\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}+\textcolor{stringliteral}{"'"},\textcolor{stringliteral}{"Hierarchy::child"});
189       \textcolor{keywordflow}{return} \textcolor{keyword}{this};
190     \}
191     \textcolor{keywordflow}{else}
192     \{
193       \textcolor{keywordtype}{int} ipos=\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.find(separator,0);
194       \textcolor{comment}{//      info("default behaviour "+path+" with separator in "+itos(ipos),"Hierarchy::child");}
195 
196       std::string newcurrentname=std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,ipos);
197       newpath=std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},ipos+1,\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-1);
198 
199       \textcolor{comment}{//      info("looking now for "+newpath+" from "+newcurrentname,"Hierarchy::child");}
200 
201       \textcolor{keywordflow}{if} (0==newcurrentname.compare(\hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin}()->\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()))\{
202         \textcolor{comment}{//        info("current is computer. Looking for children"+newcurrentname,"Hierarchy::child");}
203         \textcolor{keywordflow}{return} \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin}()->\hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child}(newpath);
204       \}
205 
206       newcurrent = (\hyperlink{classHierarchy}{Hierarchy}*)0;
207 
208       std::vector <Hierarchy*> list = \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children}();
209       std::vector<Hierarchy*>::iterator iter;
210       \textcolor{keywordflow}{for} (iter=list.begin();iter!=list.end();iter++)\{
211         \textcolor{keywordflow}{if} ((*iter)->name().compare(newcurrentname)==0)\{
212           newcurrent = (*iter);
213         \}
214       \}
215 
216 
217       \textcolor{keywordflow}{if} ((\hyperlink{classHierarchy}{Hierarchy}*)0==newcurrent)\{
218         \textcolor{keywordflow}{if} (newcurrentname.compare(\textcolor{stringliteral}{".."})==0 && 0!=\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}())\{
219           newcurrent=this->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
220           \textcolor{comment}{//          debug("newcurrent was .. -> parent="+parent()->name());}
221         \}
222         \textcolor{keywordflow}{else}
223         \{
224           \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(this->\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{" has no child '"}+newcurrentname+\textcolor{stringliteral}{"'"},
225               \textcolor{stringliteral}{"Hierarchy::child"});
226           \textcolor{keywordflow}{return} \textcolor{keyword}{this};
227         \}
228       \}
229       \textcolor{comment}{//      debug("recurrence call for "+newpath+" on "+newcurrent->name(),"Hierarchy::child");}
230       \textcolor{keywordflow}{return} newcurrent -> \hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child} ( newpath );
231     \}
232   \}
233 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}\label{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!children@{children}}
\index{children@{children}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{children()}{children()}}
{\footnotesize\ttfamily std\+::vector$<$\hyperlink{classHierarchy}{Hierarchy}$\ast$$>$ Hierarchy\+::children (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 33 of file Hierarchy.\+h.



References Hierarchy\+::child(), Hierarchy\+::child\+Typed(), Hierarchy\+::del\+Child(), Hierarchy\+::has\+Children(), Hierarchy\+::m\+\_\+children, Hierarchy\+::number\+Of\+Children(), Hierarchy\+::path(), Hierarchy\+::path\+Typed(), and Hierarchy\+::tree().



Referenced by Hierarchy\+::child(), Hierarchy\+::child\+Typed(), export\+\_\+obj(), Specs\+Slave\+::recursive\+Init\+Communications(), Element\+::recursive\+Init\+Communications(), Element\+::recursive\+Init\+Element(), Application\+::set\+Config(), and Hierarchy\+::tree().


\begin{DoxyCode}
33 \{ \textcolor{keywordflow}{return} \hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children};  \} \textcolor{comment}{//< get list of child(ren)}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}\label{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!child\+Typed@{child\+Typed}}
\index{child\+Typed@{child\+Typed}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{child\+Typed()}{childTyped()}}
{\footnotesize\ttfamily \hyperlink{classHierarchy}{Hierarchy} $\ast$ Hierarchy\+::child\+Typed (\begin{DoxyParamCaption}\item[{std\+::string}]{path }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 239 of file Hierarchy.\+cpp.



References Hierarchy\+::children(), Hierarchy\+::m\+\_\+origin, Object\+::name(), Hierarchy\+::parent(), Hierarchy\+::path(), and Object\+::warning().



Referenced by Hierarchy\+::children(), and export\+\_\+obj().


\begin{DoxyCode}
239                                               \{
240 
241   std::string newpath = \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path};
242 
243   std::string up(\textcolor{stringliteral}{".."});
244   std::string separator(1,\textcolor{charliteral}{'/'});
245   std::string typeopen(1,\textcolor{charliteral}{'['});
246   std::string typeclose(1,\textcolor{charliteral}{']'});
247 
248   \hyperlink{classHierarchy}{Hierarchy} * newcurrent = 0;
249 
250   \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} npos=\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.find(separator,0);
251   \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} opos=\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.find(typeopen,0);
252   \textcolor{keywordflow}{if} ( npos==std::string::npos || npos == \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-1 )\{
253     \textcolor{keywordflow}{if} ( \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.compare(\textcolor{stringliteral}{".."})==0 ) \{
254       \textcolor{keywordflow}{return} \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
255     \}
256 
257     \textcolor{keywordflow}{if} ( npos == \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-1 ) \{
258       newpath = std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,opos);
259       \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path} = newpath;
260     \}
261 
262     std::vector < Hierarchy* > list = \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children}();
263     std::vector < Hierarchy* >::iterator iter;
264     \textcolor{keywordflow}{for} (iter=list.begin();iter!=list.end();iter++)\{
265       std::string notypepath = std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,opos);
266       \textcolor{keywordflow}{if} ((*iter)->name().compare(notypepath)==0)\{
267         \textcolor{keywordflow}{return} *iter;
268       \}
269     \}
270     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(this->\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+std::string(\textcolor{stringliteral}{" has no child "}) +\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},\textcolor{stringliteral}{"Hierarchy::child"});
271     \textcolor{keywordflow}{return} 0;
272   \}
273 
274   \textcolor{keywordflow}{else} \{
275 
276     \textcolor{keywordflow}{if} (std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,3).compare(std::string(\textcolor{stringliteral}{"../"}))==0) \{
277       newpath=std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},3,\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-3);
278       newcurrent = \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
279     \}
280     \textcolor{keywordflow}{if} (std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,1).compare(std::string(\textcolor{stringliteral}{"/"}))==0) \{
281       newpath=std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},1,\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-1);
282       newcurrent = ( \hyperlink{classHierarchy}{Hierarchy}* ) \hyperlink{classHierarchy_a16c73e557d3a7c156ffb5dc4102d148e}{m\_origin};
283     \}
284     \textcolor{keywordflow}{if} ((std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,3).compare(std::string(\textcolor{stringliteral}{"../"})) !=0 ) &&
285         std::string(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,1).compare(std::string(\textcolor{stringliteral}{"/"}))!=0 ) \{
286       opos = \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.find(typeopen,0);
287       \textcolor{keywordtype}{int} cpos = \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.find(typeclose,0);
288       std::string \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} = std::string (\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},0,opos);
289       newcurrent = \hyperlink{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{childTyped}( name );
290       \textcolor{keywordflow}{if} (newcurrent ==0)\{
291         \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}+\textcolor{stringliteral}{": no child found with such a name"},\textcolor{stringliteral}{"Hierarchy::child"});
292       \}
293       newpath = std::string (\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path},cpos+2,\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}.size()-cpos-1);
294     \}
295     \textcolor{keywordflow}{return} newcurrent -> \hyperlink{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{childTyped} ( newpath );
296   \}
297 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_af4d43b0765b402670eed2d62c73405af}\label{classHierarchy_af4d43b0765b402670eed2d62c73405af}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!clear@{clear}}
\index{clear@{clear}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{clear()}{clear()}}
{\footnotesize\ttfamily void Hierarchy\+::clear (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 35 of file Hierarchy.\+cpp.



References Hierarchy\+::del\+Child(), Object\+::info(), Hierarchy\+::m\+\_\+children, and Object\+::name().



Referenced by export\+\_\+obj().


\begin{DoxyCode}
35                      \{
36   std::vector<Hierarchy*> listlocale;
37   std::vector<Hierarchy*>::iterator iter;
38   \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"loop on "}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{" children."},\textcolor{stringliteral}{"Hierarchy::clear"});
39   \textcolor{keywordflow}{for} (iter=\hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.begin();iter!=\hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.end();iter++)\{
40       \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"processing "}+(*iter)->name()+\textcolor{stringliteral}{"."},\textcolor{stringliteral}{"Hierarchy::clear"});
41 \textcolor{comment}{/*}
42 \textcolor{comment}{      (*iter)->clear();}
43 \textcolor{comment}{//      this->delChild((*iter));}
44 \textcolor{comment}{      info("obj "+(*iter)->name()+" being cleared.","Hierarchy::clear");}
45 \textcolor{comment}{      delete (*iter);}
46 \textcolor{comment}{      info("Object deleted.","Hierarchy::clear");}
47 \textcolor{comment}{      m\_children.erase(iter);}
48 \textcolor{comment}{      info("Object removed from the tree.","Hierarchy::clear");}
49 \textcolor{comment}{*/}
50     (*iter)->clear();
51     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Adding object "}+(*iter)->name()+\textcolor{stringliteral}{" from the Hierarchy to the list of deleted objects."},\textcolor{stringliteral}{"
      Hierarchy::clear"});
52     listlocale.push\_back((*iter));
53   \}
54 
55   \textcolor{keywordflow}{for} (iter=listlocale.begin();iter!=listlocale.end();iter++)\{
56     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Removing object "}+(*iter)->name()+\textcolor{stringliteral}{"."},\textcolor{stringliteral}{"Hierarchy::clear"});
57     this->\hyperlink{classHierarchy_a2b2b359fac003233f65786a616766bde}{delChild}(*iter);
58 \textcolor{comment}{//    m\_children.erase(iter);}
59     \textcolor{keyword}{delete} (*iter);
60   \}
61   \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Getting out of "}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}());
62 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}\label{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!config\+Reg\+Bulk\+Read@{config\+Reg\+Bulk\+Read}}
\index{config\+Reg\+Bulk\+Read@{config\+Reg\+Bulk\+Read}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{config\+Reg\+Bulk\+Read()}{configRegBulkRead()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::config\+Reg\+Bulk\+Read (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr }\end{DoxyParamCaption})}



Definition at line 17 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References I\+Odata\+::data\+U8(), Object\+::debug(), I\+Oobject\+::io(), Status\+Code\+::is\+Failure(), itohs(), m\+\_\+reg\+Config, m\+\_\+rx\+Config\+Bits, I\+Oobject\+::read(), and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), get\+Config\+Reg(), and spi\+B\+E\+R\+Test().


\begin{DoxyCode}
18 \{
19     \textcolor{comment}{//m\_regConfig->io()->setAddress(confRegAddr + 128);     //+128 = read   }
20     \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}* buffer = \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a75e9c318dbac3a39402179070943d4bc}{dataU8}();
21     buffer[2] = confRegAddr + 128;
22     \textcolor{keywordflow}{if} (\hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_aa07610c11963b1db6710e3c76ceea456}{read}().\hyperlink{classStatusCode_a5dd22dc6eb2c52fc4cabc58f6dea2eb7}{isFailure}())  \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"LSDelayChipV1
       configuration register read failure."});
23     \textcolor{keywordflow}{else}
24     \{
25         \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} = ((\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16})buffer[1] * 256) + (\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16})buffer[0];
26         \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"Config. Register phase (@"}+ \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(confRegAddr) + \textcolor{stringliteral}{") = 0x"} + 
      \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits}),\textcolor{stringliteral}{"LSDCv1::configRegBulkRead"});
27     \}
28          
29     \textcolor{comment}{//return m\_rxConfigBits; }
30 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}\label{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!config\+Reg\+Bulk\+Write@{config\+Reg\+Bulk\+Write}}
\index{config\+Reg\+Bulk\+Write@{config\+Reg\+Bulk\+Write}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{config\+Reg\+Bulk\+Write()}{configRegBulkWrite()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::config\+Reg\+Bulk\+Write (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16}}]{conf\+Reg\+Data }\end{DoxyParamCaption})}



Definition at line 57 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References I\+Odata\+::data\+U8(), Object\+::debug(), I\+Oobject\+::io(), Status\+Code\+::is\+Failure(), itohs(), m\+\_\+reg\+Config, Object\+::warning(), and I\+Oobject\+::write().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), bypass\+Miso\+Mosi(), reset\+Pumps(), set\+Config\+Reg(), and spi\+B\+E\+R\+Test().


\begin{DoxyCode}
58 \{
59     \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}* buffer = \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a75e9c318dbac3a39402179070943d4bc}{dataU8}();
60     buffer[2] = confRegAddr;
61     buffer[1] = (\hyperlink{structconfRegData}{confRegData} >> 8) & 0xFF;
62     buffer[0] =  \hyperlink{structconfRegData}{confRegData}       & 0xFF;
63     \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_a9f6984bc9f0fadcf800f1be2523ac744}{write}().\hyperlink{classStatusCode_a5dd22dc6eb2c52fc4cabc58f6dea2eb7}{isFailure}())   \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"LSDelayChipV1
       configuration register write failure."});
64     \textcolor{keywordflow}{else}                                    \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"Config. Register phase (@"}+ 
      \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(confRegAddr) + \textcolor{stringliteral}{") = 0x"} + \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(\hyperlink{structconfRegData}{confRegData}),\textcolor{stringliteral}{"LSDCv1::configRegBulkWrite"});
65 \}
\end{DoxyCode}
\mbox{\Hypertarget{classElement_af57444353c1ddf9fa0109801e97debf7}\label{classElement_af57444353c1ddf9fa0109801e97debf7}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!connection@{connection}}
\index{connection@{connection}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{connection()}{connection()}}
{\footnotesize\ttfamily \hyperlink{classHierarchy}{Hierarchy} $\ast$ Element\+::connection (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}

Get IO interface 

Definition at line 84 of file Element.\+cpp.



References Element\+::m\+\_\+connection, Object\+::name(), and Object\+::warning().



Referenced by Usb\+Spi\+Bus\+::clock\+Divider(), export\+\_\+obj(), Usb\+I2c\+Bus\+::read(), I\+Oobject\+::read(), Usb\+Spi\+Bus\+::read(), Usb\+Spi\+Bus\+::set\+Clock\+Divider(), Element\+::set\+Connection(), Usb\+I2c\+Bus\+::write(), I\+Oobject\+::write(), and Usb\+Spi\+Bus\+::write().


\begin{DoxyCode}
84                               \{
85   \textcolor{keywordflow}{if} (0==\hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\_connection})\{
86     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"no connection defined for "}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{"."},\textcolor{stringliteral}{"Element::connection"});
87     \textcolor{keywordflow}{return} (\hyperlink{classHierarchy}{Hierarchy}*)0;
88   \}
89   \textcolor{keywordflow}{return} \hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\_connection};
90 \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_aac010553f022165573714b7014a15f0d}\label{classObject_aac010553f022165573714b7014a15f0d}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!debug@{debug}}
\index{debug@{debug}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{debug()}{debug()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Object\+::debug (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 37 of file Object.\+h.



References Msg\+Svc\+::\+D\+E\+B\+UG, Object\+::m\+\_\+log, Object\+::m\+\_\+name, and Msg\+Svc\+::msg\+Svc().



Referenced by A3\+P\+E\+::\+A3\+P\+E(), A3\+P\+E\+::acquisition(), Specs\+Mezzanine\+::add\+Bus(), Hierarchy\+::add\+Child(), Specs\+Slave\+::add\+I2c(), config\+Reg\+Bulk\+Read(), config\+Reg\+Bulk\+Write(), A3\+P\+E\+::data\+Ready(), D\+C\+U\+::\+D\+C\+U(), Hierarchy\+::del\+Child(), Specs\+Slave\+::detect(), Storage\+Fifo\+Acquisition\+::execute(), Storage\+Fifo\+::execute(), A3\+P\+E\+\_\+\+Bit\+Flip\+::execute(), Acquisition\+::execute(), Emulate\+F\+E\+::execute(), export\+\_\+obj(), Fe\+P\+G\+A\+::\+Fe\+P\+G\+A(), Specs\+Glue\+::i2c\+Clk\+Mode(), Fe\+P\+G\+A\+::i2c\+Read(), Seq\+P\+G\+A\+::i2c\+Read(), Fe\+P\+G\+A\+::i2c\+Write(), Seq\+P\+G\+A\+::i2c\+Write(), I\+C\+E\+C\+A\+Lv3\+::\+I\+C\+E\+C\+A\+Lv3(), I\+C\+Phaser\+::\+I\+C\+Phaser(), Specs\+Slave\+::init(), Specs\+Master\+::init(), Storage\+Fifo\+Acquisition\+::initialize(), Storage\+Fifo\+::initialize(), A3\+P\+E\+\_\+\+Bit\+Flip\+::initialize(), Acquisition\+::initialize(), Emulate\+F\+E\+::initialize(), A3\+P\+E\+::internal\+A\+X\+Sequence(), Specs\+Glue\+::led(), Specs\+Mezzanine\+::led(), M\+S\+Oxxxx\+::\+M\+S\+Oxxxx(), Phaser\+::\+Phaser(), Data\+::purge(), Phaser\+::read(), I\+C\+Phaser\+::read(), C\+U\+\_\+v1\+::reset(), Proto40\+M\+Hz\+\_\+v1\+::reset(), F\+E\+B\+\_\+v1\+::reset(), Specs\+Master\+::reset(), Specs\+Slave\+::reset(), F\+E\+B\+\_\+v1\+::reset\+Usb(), Seq\+P\+G\+A\+::\+Seq\+P\+G\+A(), A3\+P\+E\+::set\+Add\+From\+A\+X\+Ram(), A3\+P\+E\+::set\+Add\+To\+A\+X\+Ram(), A3\+P\+E\+::set\+A\+X\+Ram\+Usb(), Element\+::set\+Connection(), Specs\+Glue\+::set\+I2c\+Clk\+Mode(), A3\+P\+E\+::set\+Latency\+A\+X(), Specs\+Glue\+::set\+Led(), Specs\+Mezzanine\+::set\+Led(), A3\+P\+E\+::set\+Length\+A\+X(), A3\+P\+E\+::set\+Read\+To\+A\+X\+Ram\+Usb(), Specs\+Master\+::set\+Speed(), A3\+P\+E\+::set\+Write\+From\+A\+X\+Ram\+Usb(), Specs\+Bus\+::\+Specs\+Bus(), Specs\+I2c\+::\+Specs\+I2c(), Specs\+Master\+::\+Specs\+Master(), Specs\+Mezzanine\+::\+Specs\+Mezzanine(), Specs\+Parallel\+Bus\+::\+Specs\+Parallel\+Bus(), Specs\+Slave\+::\+Specs\+Slave(), spi\+B\+E\+R\+Test(), I\+C\+E\+C\+A\+Lv3\+::spi\+Read(), I\+C\+E\+C\+A\+Lv3\+::spi\+Write(), A3\+P\+E\+::trigger(), Server\+::update\+Config(), Server\+::update\+State(), Phaser\+::write(), I\+C\+Phaser\+::write(), and Hierarchy\+::$\sim$\+Hierarchy().


\begin{DoxyCode}
37 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a1dbdcc82dce88370ec335883c83b38b0}{MsgSvc::DEBUG}   , mymsg, \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a6c9a0397ca804e04d675ed05683f5420}\label{classObject_a6c9a0397ca804e04d675ed05683f5420}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!debug@{debug}}
\index{debug@{debug}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{debug()}{debug()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Object\+::debug (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 45 of file Object.\+h.



References Msg\+Svc\+::\+D\+E\+B\+UG, Object\+::m\+\_\+log, and Msg\+Svc\+::msg\+Svc().


\begin{DoxyCode}
45 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a1dbdcc82dce88370ec335883c83b38b0}{MsgSvc::DEBUG}   , mymsg, \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a2b2b359fac003233f65786a616766bde}\label{classHierarchy_a2b2b359fac003233f65786a616766bde}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!del\+Child@{del\+Child}}
\index{del\+Child@{del\+Child}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{del\+Child()}{delChild()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Hierarchy\+::del\+Child (\begin{DoxyParamCaption}\item[{\hyperlink{classHierarchy}{Hierarchy} $\ast$}]{element }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 92 of file Hierarchy.\+cpp.



References Object\+::debug(), and Hierarchy\+::m\+\_\+children.



Referenced by Hierarchy\+::children(), Hierarchy\+::clear(), export\+\_\+obj(), and Hierarchy\+::$\sim$\+Hierarchy().


\begin{DoxyCode}
92                                           \{
93   \textcolor{keywordtype}{bool} flag=\textcolor{keyword}{false};
94   std::vector<Hierarchy*>::iterator iter,\textcolor{keyword}{remove};
95   \textcolor{keywordflow}{for} (iter=\hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.begin();(iter!=\hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.end());iter++)\{
96     \textcolor{keywordflow}{if} (*iter==element)\{
97       \textcolor{keyword}{remove}=iter;
98       flag=\textcolor{keyword}{true};
99     \}
100   \}
101   \textcolor{keywordflow}{if} (flag)\{
102     \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"removing "}+(*remove)->name()+\textcolor{stringliteral}{" from the tree."},\textcolor{stringliteral}{"Hierarchy::delChild"});
103     \hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.erase(\textcolor{keyword}{remove});
104   \}
105 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}\label{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!del\+Child@{del\+Child}}
\index{del\+Child@{del\+Child}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{del\+Child()}{delChild()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Hierarchy\+::del\+Child (\begin{DoxyParamCaption}\item[{std\+::string}]{n }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 110 of file Hierarchy.\+cpp.



References Object\+::debug(), and Hierarchy\+::m\+\_\+children.


\begin{DoxyCode}
110                                    \{
111   \textcolor{keywordtype}{bool} flag=\textcolor{keyword}{false};
112   std::vector<Hierarchy*>::iterator iter,\textcolor{keyword}{remove};
113   \textcolor{keywordflow}{for} (iter=\hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.begin();iter!=\hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.end();iter++)\{
114     \textcolor{keywordflow}{if} ((*iter)->name()==n)\{ \textcolor{keyword}{remove}=iter; flag=\textcolor{keyword}{true};\}
115   \}
116   \textcolor{keywordflow}{if} (flag)\{
117     \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"removing "}+(*remove)->name()+\textcolor{stringliteral}{" from the tree."},\textcolor{stringliteral}{"Hierarchy::delChild"});
118     \hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.erase(\textcolor{keyword}{remove});
119   \}
120 \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a2e3947f2870094c332d7454117f3ec63}\label{classObject_a2e3947f2870094c332d7454117f3ec63}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!dll\+Name@{dll\+Name}}
\index{dll\+Name@{dll\+Name}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{dll\+Name()}{dllName()}}
{\footnotesize\ttfamily std\+::string Object\+::dll\+Name (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}

Get accessor to member m\+\_\+dll\+Name \begin{DoxyReturn}{Returns}
the current value of m\+\_\+dll\+Name 
\end{DoxyReturn}


Definition at line 74 of file Object.\+h.



References Object\+::m\+\_\+dll\+Name.



Referenced by export\+\_\+obj(), and Object\+::set\+Dll\+Name().


\begin{DoxyCode}
74                        \{
75     \textcolor{keywordflow}{return} \hyperlink{classObject_a01afbeacebb8db6831559972ec362eb3}{m\_dllName};
76   \}  
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a204a95f57818c0f811933917a30eff45}\label{classObject_a204a95f57818c0f811933917a30eff45}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!error@{error}}
\index{error@{error}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{error()}{error()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Object\+::error (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 40 of file Object.\+h.



References Msg\+Svc\+::\+E\+RR, Object\+::m\+\_\+log, Object\+::m\+\_\+name, and Msg\+Svc\+::msg\+Svc().



Referenced by A3\+P\+E\+::clock\+Division(), N\+I6008\+::cmd(), A3\+P\+E\+::enable\+Storage(), A3\+P\+E\+\_\+\+Bit\+Flip\+::execute(), export\+\_\+obj(), A3\+P\+E\+::fifo\+Depth(), A3\+P\+E\+::fifo\+Latency(), F\+E\+B\+\_\+v1\+::gbt\+Status(), Register\+::get\+Bit(), M\+S\+Oxxxx\+::get\+Statistics(), N\+I6008\+::init(), Specs\+Master\+::init(), Usb\+F\+T\+Interface\+::init(), Usb\+F\+T\+M\+L\+Interface\+::init(), A3\+P\+E\+::latency\+A\+X(), A3\+P\+E\+::length\+A\+X(), A3\+P\+E\+::n\+Trigger(), M\+S\+Oxxxx\+::open(), I\+C\+E\+C\+A\+Lv3\+::parse\+Parameter\+List(), A3\+P\+E\+::pipeline(), Usb\+F\+T\+Interface\+::read(), Usb\+F\+T\+M\+L\+Interface\+::read(), M\+S\+Oxxxx\+::recv(), A3\+P\+E\+::reset(), M\+S\+Oxxxx\+::send(), A3\+P\+E\+::set\+Add\+From\+A\+X\+Ram(), A3\+P\+E\+::set\+Add\+To\+A\+X\+Ram(), I\+C\+E\+C\+A\+Lv3\+::set\+Analog\+Ch(), A3\+P\+E\+::set\+A\+X\+Ram\+Usb(), Register\+::set\+Bit(), A3\+P\+E\+::set\+Clock\+Division(), A3\+P\+E\+::set\+Fifo\+Depth(), A3\+P\+E\+::set\+Fifo\+Latency(), A3\+P\+E\+::set\+Latency\+A\+X(), A3\+P\+E\+::set\+Length\+A\+X(), A3\+P\+E\+::set\+N\+Trigger(), A3\+P\+E\+::set\+Pipeline(), A3\+P\+E\+::set\+Read\+Pattern\+Fifo\+Usb(), A3\+P\+E\+::set\+Read\+To\+A\+X\+Ram\+Usb(), A3\+P\+E\+::set\+Read\+Trigger\+Fifo\+Usb(), A3\+P\+E\+::set\+Software\+Trigger(), A3\+P\+E\+::set\+Trigger\+Delay(), A3\+P\+E\+::set\+Trigger\+Rate(), A3\+P\+E\+::set\+Write\+From\+A\+X\+Ram\+Usb(), A3\+P\+E\+::set\+Write\+Storage\+Fifo\+Usb(), I\+C\+E\+C\+A\+Lv3\+::spi\+F\+E\+R\+Test(), I\+C\+E\+C\+A\+Lv3\+::spi\+Write\+Safe(), A3\+P\+E\+::start\+Sequence\+A\+X(), A3\+P\+E\+::trigger\+Delay(), A3\+P\+E\+::trigger\+Rate(), Usb\+F\+T\+Interface\+::usb\+Read(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read(), Usb\+F\+T\+Interface\+::usb\+Read\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U32(), Usb\+F\+T\+Interface\+::usb\+Read\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U8(), Usb\+F\+T\+Interface\+::usb\+Read\+U8(), Usb\+F\+T\+Interface\+::usb\+Write(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write(), Usb\+F\+T\+Interface\+::usb\+Write\+Read(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+Read(), Usb\+F\+T\+Interface\+::usb\+Write\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U32(), Usb\+F\+T\+Interface\+::usb\+Write\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U8(), Usb\+F\+T\+Interface\+::usb\+Write\+U8(), Usb\+F\+T\+M\+L\+Interface\+::write(), and Usb\+F\+T\+Interface\+::write().


\begin{DoxyCode}
40 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a35a9d7166e9896af4ec8fb33bf5f1772}{MsgSvc::ERR}     , mymsg, \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}\label{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!error@{error}}
\index{error@{error}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{error()}{error()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Object\+::error (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 48 of file Object.\+h.



References Msg\+Svc\+::\+E\+RR, Object\+::m\+\_\+log, and Msg\+Svc\+::msg\+Svc().


\begin{DoxyCode}
48 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a35a9d7166e9896af4ec8fb33bf5f1772}{MsgSvc::ERR}     , mymsg, \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}\label{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!fatal@{fatal}}
\index{fatal@{fatal}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{fatal()}{fatal()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Object\+::fatal (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 41 of file Object.\+h.



References Msg\+Svc\+::\+F\+A\+T\+AL, Object\+::m\+\_\+log, Object\+::m\+\_\+name, and Msg\+Svc\+::msg\+Svc().



Referenced by export\+\_\+obj(), Usb\+M\+L\+I2c\+Bus\+::init(), Usb\+M\+L\+Spi\+Bus\+::init(), Usb\+I2c\+Bus\+::init(), Usb\+Spi\+Bus\+::init(), Specs\+Slave\+::init(), I\+Oobject\+::init(), Usb\+F\+T\+M\+L\+Interface\+::init(), Usb\+F\+T\+Interface\+::init(), and Element\+::set\+Connection().


\begin{DoxyCode}
41 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a59c73cb29edfc9cdf35845e2b1301363}{MsgSvc::FATAL}   , mymsg, \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_ae62acd3d09f716220f75f252dc38bc9a}\label{classObject_ae62acd3d09f716220f75f252dc38bc9a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!fatal@{fatal}}
\index{fatal@{fatal}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{fatal()}{fatal()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Object\+::fatal (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 49 of file Object.\+h.



References Msg\+Svc\+::\+F\+A\+T\+AL, Object\+::m\+\_\+log, and Msg\+Svc\+::msg\+Svc().


\begin{DoxyCode}
49 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a59c73cb29edfc9cdf35845e2b1301363}{MsgSvc::FATAL}   , mymsg, \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}\label{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!get\+Config\+Reg@{get\+Config\+Reg}}
\index{get\+Config\+Reg@{get\+Config\+Reg}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{get\+Config\+Reg()}{getConfigReg()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr }\end{DoxyParamCaption})}



Definition at line 35 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References check\+Config\+Addr(), config\+Reg\+Bulk\+Read(), itos(), conf\+Reg\+Data\+::locus, conf\+Reg\+Data\+::lvds\+Out\+En, m\+\_\+config\+Addr, m\+\_\+rx\+Config, m\+\_\+rx\+Config\+Bits, conf\+Reg\+Data\+::n\+V\+Control\+En, conf\+Reg\+Data\+::pad\+Debug, conf\+Reg\+Data\+::phase\+Int, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), set\+Config\+Reg\+Debug\+Mode(), set\+Config\+Reg\+L\+O\+C\+U\+S(), set\+Config\+Reg\+L\+V\+D\+S\+Out\+En(), set\+Config\+Reg\+Phase\+A\+D\+C(), set\+Config\+Reg\+Phase\+I\+N\+T(), set\+Config\+Reg\+Phase\+T\+H(), and set\+Config\+Reg\+V\+Control\+Out\+En().


\begin{DoxyCode}
36 \{
37     \textcolor{keywordtype}{bool} ok = \hyperlink{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{checkConfigAddr}(confRegAddr);
38     \textcolor{keywordflow}{if}(ok)
39     \{
40         \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
41         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn}     = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 15) & 0x01;
42         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc}     = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 9)  & 0x1F;
43         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt}       = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 4)  & 0x1F;
44         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn} = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 3)  & 0x01;
45         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug}       = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 2)  & 0x01;
46         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus}        =  \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits}        & 0x03;
47         \hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\_configAddr}            =  confRegAddr;
48 \hyperlink{structconfRegData}{confRegData} tmp = \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig};      
49 \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
50 \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig} = tmp;     
51      \}
52      \textcolor{keywordflow}{else}
53          \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"@"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(confRegAddr) + \textcolor{stringliteral}{" is not a valid Configuration Register address."},\textcolor{stringliteral}{"
      LSDCv1::getConfigReg"});    
54 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}\label{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!has\+Children@{has\+Children}}
\index{has\+Children@{has\+Children}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{has\+Children()}{hasChildren()}}
{\footnotesize\ttfamily bool Hierarchy\+::has\+Children (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 303 of file Hierarchy.\+cpp.



References Hierarchy\+::m\+\_\+children.



Referenced by Hierarchy\+::children(), and export\+\_\+obj().


\begin{DoxyCode}
303                               \{
304   \textcolor{keywordflow}{return} ( \hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.size()>0 );
305 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}\label{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!help@{help}}
\index{help@{help}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{help()}{help()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::help (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

printout help for the element 

Implements \hyperlink{classElement_a32c0de27acb08e17251cef88c3e9303a}{Element}.



Definition at line 131 of file L\+S\+Delay\+Chip\+V1.\+h.


\begin{DoxyCode}
131 \{ \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"LSDelayChipV1 "}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{". No help."},\textcolor{stringliteral}{"LSDelayChipV1::help"}); \};
\end{DoxyCode}
\mbox{\Hypertarget{classObject_af99145335cc61ff6e2798ea17db009d2}\label{classObject_af99145335cc61ff6e2798ea17db009d2}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!id@{id}}
\index{id@{id}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{id()}{id()}}
{\footnotesize\ttfamily unsigned char Object\+::id (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 30 of file Object.\+h.



References Object\+::m\+\_\+id.



Referenced by export\+\_\+obj(), and Object\+::set\+Id().


\begin{DoxyCode}
30 \{ \textcolor{keywordflow}{return} \hyperlink{classObject_aca74b9dbfed7b5556ea2d56c65b6b6b0}{m\_id};         \} \textcolor{comment}{//< Get Object m\_id }
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a644fd329ea4cb85f54fa6846484b84a8}\label{classObject_a644fd329ea4cb85f54fa6846484b84a8}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!info@{info}}
\index{info@{info}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{info()}{info()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Object\+::info (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 38 of file Object.\+h.



References Msg\+Svc\+::\+I\+N\+FO, Object\+::m\+\_\+log, Object\+::m\+\_\+name, and Msg\+Svc\+::msg\+Svc().



Referenced by N\+I6008\+::add\+Device(), F\+E\+B\+\_\+v1\+::calib\+Cte(), check\+Cmd(), Hierarchy\+::clear(), F\+E\+B\+\_\+v1\+::clock80\+M\+Hz\+Falling\+Edge(), F\+E\+B\+\_\+v1\+::clock\+Falling\+Edge(), Usb\+F\+T\+M\+L\+Interface\+::close(), Usb\+F\+T\+Interface\+::close(), Processus\+::close\+Root\+File(), Server\+::cmdline(), Specs\+Mezzanine\+::cmdline(), Specs\+Slave\+::detect(), F\+E\+B\+\_\+v1\+::disable\+Subtract(), I\+Odata\+::dump(), A3\+P\+E\+::dump\+From\+A\+X(), A3\+P\+E\+::dump\+Pattern(), A3\+P\+E\+::dump\+Storage(), A3\+P\+E\+::dump\+To\+A\+X(), A3\+P\+E\+::dump\+Trigger(), Processus\+::end\+Processing(), Phaser\+Ramp\+Exec\+::execute(), export\+\_\+obj(), Phaser\+Ramp\+Exec\+::finalize(), F\+E\+B\+\_\+v1\+::gain4(), F\+E\+B\+\_\+v1\+::gbt80\+M\+Hz\+Clk\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+Data\+Path(), F\+E\+B\+\_\+v1\+::gbt\+D\+L\+L\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+D\+L\+L\+Reset(), F\+E\+B\+\_\+v1\+::gbt\+Enable\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+Mode(), F\+E\+B\+\_\+v1\+::gbt\+Status(), F\+E\+B\+\_\+v1\+::gbt\+Term\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+Track\+Mode(), I\+C\+E\+C\+A\+Lv3\+::get\+Analog\+Ch(), I\+C\+E\+C\+A\+Lv3\+::get\+Delay\+Line\+Ch(), I\+C\+E\+C\+A\+Lv3\+::get\+Main\+Reg(), F\+E\+B\+\_\+v1\+::global\+Pseudo\+P\+M\+Enable(), Croc\+::help(), R\+A\+M\+::help(), Specs\+Glue\+::help(), Usb\+M\+L\+I2c\+Bus\+::help(), Usb\+M\+L\+Spi\+Bus\+::help(), C\+U\+\_\+v1\+::help(), Usb\+I2c\+Bus\+::help(), Usb\+Spi\+Bus\+::help(), F\+E\+B\+\_\+v1\+::help(), I\+Oobject\+::help(), Proto40\+M\+Hz\+\_\+v1\+::help(), Specs\+Mezzanine\+::help(), Fe\+P\+G\+A\+::help(), Seq\+P\+G\+A\+::help(), Computer\+::help(), N\+I6008\+::help(), Specs\+Parallel\+Bus\+::help(), Specs\+Master\+::help(), Usb\+F\+T\+M\+L\+Interface\+::help(), Usb\+F\+T\+Interface\+::help(), Phaser\+::help(), I\+C\+Phaser\+::help(), A3\+P\+E\+::help(), M\+S\+Oxxxx\+::id(), Croc\+::init(), N\+I6008\+::init(), Computer\+::init(), Specs\+Parallel\+Bus\+::init(), Specs\+Slave\+::init(), Specs\+Master\+::init(), Usb\+F\+T\+Interface\+::init(), Usb\+F\+T\+M\+L\+Interface\+::init(), Storage\+Fifo\+Acquisition\+::initialize(), Storage\+Fifo\+::initialize(), A3\+P\+E\+\_\+\+Bit\+Flip\+::initialize(), Acquisition\+::initialize(), Emulate\+F\+E\+::initialize(), Current\+Measurement\+::initialize(), A\+D\+C\+Measurement\+::initialize(), Phaser\+Ramp\+Exec\+::initialize(), F\+E\+B\+\_\+v1\+::inject\+Mode\+F\+E(), is\+Int(), F\+E\+B\+\_\+v1\+::latency(), F\+E\+B\+\_\+v1\+::latency\+L\+L\+T(), A3\+P\+E\+::load\+From\+A\+X(), Application\+::load\+History\+File(), A3\+P\+E\+::load\+Pattern(), A3\+P\+E\+::load\+Storage(), A3\+P\+E\+::load\+To\+A\+X(), A3\+P\+E\+::load\+Trigger(), Application\+::loop(), F\+E\+B\+\_\+v1\+::mask\+L\+L\+T(), Application\+::network(), F\+E\+B\+\_\+v1\+::old\+Subtract(), M\+S\+Oxxxx\+::open(), Processus\+::open\+Root\+File(), Data\+::print(), F\+E\+B\+\_\+v1\+::probe\+Enable(), Proc\+Data\+Base\+::\+Proc\+Data\+Base(), F\+E\+B\+\_\+v1\+::pseudo\+A\+D\+C\+Enable(), F\+E\+B\+\_\+v1\+::pseudo\+P\+M\+Enable(), Usb\+Spi\+Bus\+::read(), Usb\+F\+T\+M\+L\+Interface\+::read(), F\+E\+B\+\_\+v1\+::read\+Fifo\+Inject\+F\+E(), F\+E\+B\+\_\+v1\+::read\+Fifo\+L\+L\+T(), F\+E\+B\+\_\+v1\+::read\+Fifo\+L\+L\+T\+F\+E(), F\+E\+B\+\_\+v1\+::read\+Fifo\+Spy\+F\+E(), M\+S\+Oxxxx\+::recv(), Croc\+::reset(), Usb\+I2c\+Bus\+::reset(), Usb\+M\+L\+I2c\+Bus\+::reset(), Usb\+M\+L\+Spi\+Bus\+::reset(), Usb\+Spi\+Bus\+::reset(), Fe\+P\+G\+A\+::reset(), Seq\+P\+G\+A\+::reset(), Computer\+::reset(), Specs\+Parallel\+Bus\+::reset(), Specs\+Master\+::reset(), N\+I6008\+::reset(), Usb\+F\+T\+M\+L\+Interface\+::reset(), Usb\+F\+T\+Interface\+::reset(), A3\+P\+E\+::reset(), A3\+P\+E\+::reset\+Acquisition\+Write\+Counter(), F\+E\+B\+\_\+v1\+::reset\+F\+E(), A3\+P\+E\+::reset\+F\+E(), F\+E\+B\+\_\+v1\+::reset\+Fifo\+Inject\+F\+E(), F\+E\+B\+\_\+v1\+::reset\+Fifo\+Spy\+F\+E(), A3\+P\+E\+::reset\+From\+A\+X\+Ram(), Specs\+Slave\+::reset\+Internal(), A3\+P\+E\+::reset\+Latency\+Counter(), A3\+P\+E\+::reset\+Pattern\+Fifo(), A3\+P\+E\+::reset\+Sequence\+From\+To\+A\+X(), A3\+P\+E\+::reset\+S\+P\+I(), A3\+P\+E\+::reset\+Storage\+Fifo(), A3\+P\+E\+::reset\+To\+A\+X\+Ram(), A3\+P\+E\+::reset\+Trigger\+Fifo(), Seq\+P\+G\+A\+::reset\+Usb(), Fe\+P\+G\+A\+::reset\+Usb(), A3\+P\+E\+::reset\+Usb\+Phasers(), M\+S\+Oxxxx\+::send(), Server\+::\+Server(), Application\+::server(), F\+E\+B\+\_\+v1\+::set\+Calib\+Cte(), F\+E\+B\+\_\+v1\+::set\+Clock80\+M\+Hz\+Falling\+Edge(), A3\+P\+E\+::set\+Clock\+Division(), F\+E\+B\+\_\+v1\+::set\+Clock\+Falling\+Edge(), Usb\+Spi\+Bus\+::set\+Data\+Length(), F\+E\+B\+\_\+v1\+::set\+Disable\+Subtract(), A3\+P\+E\+::set\+Enable\+A\+D\+C(), A3\+P\+E\+::set\+Fifo\+Depth(), A3\+P\+E\+::set\+Fifo\+Latency(), F\+E\+B\+\_\+v1\+::set\+Gain4(), F\+E\+B\+\_\+v1\+::set\+Gbt80\+M\+Hz\+Clk\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Clock\+Strength(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Data\+Path(), F\+E\+B\+\_\+v1\+::set\+Gbt\+D\+L\+L\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Enable\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Mode(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Term\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Track\+Mode(), F\+E\+B\+\_\+v1\+::set\+Global\+Pseudo\+P\+M\+Enable(), F\+E\+B\+\_\+v1\+::set\+Inject\+Mode\+F\+E(), A3\+P\+E\+::set\+Internal\+A\+X\+Sequence(), F\+E\+B\+\_\+v1\+::set\+Latency(), A3\+P\+E\+::set\+N\+Trigger(), F\+E\+B\+\_\+v1\+::set\+Old\+Subtract(), F\+E\+B\+\_\+v1\+::set\+Output\+Eport(), Phaser\+::set\+Phase(), I\+C\+Phaser\+::set\+Phase(), A3\+P\+E\+::set\+Pipeline(), F\+E\+B\+\_\+v1\+::set\+Probe\+Enable(), F\+E\+B\+\_\+v1\+::set\+Pseudo\+A\+D\+C\+Enable(), F\+E\+B\+\_\+v1\+::set\+Pseudo\+P\+M\+Enable(), A3\+P\+E\+::set\+Read\+Pattern\+Fifo\+Usb(), A3\+P\+E\+::set\+Read\+Trigger\+Fifo\+Usb(), A3\+P\+E\+::set\+Software\+Trigger(), F\+E\+B\+\_\+v1\+::set\+Spare\+For\+Trig\+Enable(), F\+E\+B\+\_\+v1\+::set\+Spy\+Mode\+F\+E(), Processus\+::set\+State(), F\+E\+B\+\_\+v1\+::set\+Threshold(), A3\+P\+E\+::set\+Trigger\+Delay(), A3\+P\+E\+::set\+Trigger\+Rate(), A3\+P\+E\+::set\+Write\+Storage\+Fifo\+Usb(), show\+Config(), F\+E\+B\+\_\+v1\+::spare\+For\+Trig\+Enable(), Specs\+I2c\+::\+Specs\+I2c(), I\+C\+E\+C\+A\+Lv3\+::spi\+F\+E\+R\+Test(), F\+E\+B\+\_\+v1\+::spy\+Mode\+F\+E(), F\+E\+B\+\_\+v1\+::spy\+Mode\+Seq(), Server\+::start(), Processus\+::start\+Processing(), F\+E\+B\+\_\+v1\+::status\+Register(), F\+E\+B\+\_\+v1\+::stop\+Inj\+Loop(), Application\+::svc\+Running(), Application\+::terminate(), F\+E\+B\+\_\+v1\+::test\+Duration(), Seq\+P\+G\+A\+::test\+Sequence(), Fe\+P\+G\+A\+::test\+Sequence(), F\+E\+B\+\_\+v1\+::threshold(), Hierarchy\+::tree(), Croc\+::update(), Usb\+I2c\+Bus\+::update(), Usb\+Spi\+Bus\+::update(), Usb\+M\+L\+I2c\+Bus\+::update(), Usb\+M\+L\+Spi\+Bus\+::update(), C\+U\+\_\+v1\+::update(), Proto40\+M\+Hz\+\_\+v1\+::update(), Computer\+::update(), F\+E\+B\+\_\+v1\+::update(), Specs\+Parallel\+Bus\+::update(), N\+I6008\+::update(), Usb\+F\+T\+Interface\+::update(), Usb\+F\+T\+M\+L\+Interface\+::update(), Usb\+F\+T\+Interface\+::\+Usb\+F\+T\+Interface(), Usb\+F\+T\+M\+L\+Interface\+::\+Usb\+F\+T\+M\+L\+Interface(), Usb\+Spi\+Bus\+::write(), F\+E\+B\+\_\+v1\+::write\+Data\+Fifo\+Inject\+F\+E(), F\+E\+B\+\_\+v1\+::write\+Fifo\+Inject\+F\+E(), and N\+I6008\+::$\sim$\+N\+I6008().


\begin{DoxyCode}
38 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926ad2fcf3f3e734fc41ee097cc23670ce51}{MsgSvc::INFO}    , mymsg, \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a1ca123253dfd30fc28b156f521dcbdae}\label{classObject_a1ca123253dfd30fc28b156f521dcbdae}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!info@{info}}
\index{info@{info}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{info()}{info()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Object\+::info (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 46 of file Object.\+h.



References Msg\+Svc\+::\+I\+N\+FO, Object\+::m\+\_\+log, and Msg\+Svc\+::msg\+Svc().


\begin{DoxyCode}
46 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926ad2fcf3f3e734fc41ee097cc23670ce51}{MsgSvc::INFO}    , mymsg, \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}\label{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!init@{init}}
\index{init@{init}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{init()}{init()}}
{\footnotesize\ttfamily \hyperlink{classStatusCode}{Status\+Code} L\+S\+Delay\+Chip\+V1\+::init (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

init the component

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implements \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element}.



Definition at line 138 of file L\+S\+Delay\+Chip\+V1.\+h.



References shell\+::reset(), and Status\+Code\+::\+S\+U\+C\+C\+E\+SS.


\begin{DoxyCode}
138                     \{
139     \textcolor{keywordflow}{return} \hyperlink{classStatusCode_a6f565cbeadc76d14c72f047e5e85eb4badd0da38d3ba0d922efd1f4619bc37ad8}{StatusCode::SUCCESS};
140   \};
\end{DoxyCode}
\mbox{\Hypertarget{classAttrib_a704f26af560909ad22065083bb7d4c34}\label{classAttrib_a704f26af560909ad22065083bb7d4c34}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!is@{is}}
\index{is@{is}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{is()}{is()}}
{\footnotesize\ttfamily bool Attrib\+::is (\begin{DoxyParamCaption}\item[{int}]{attribut }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}

Test for an attribut 

Definition at line 50 of file Attrib.\+h.



References Attrib\+::m\+\_\+attributs.



Referenced by export\+\_\+obj(), and Element\+::set\+Connection().


\begin{DoxyCode}
51   \{
52     std::vector<int>::const\_iterator iter ;
53     \textcolor{keywordflow}{for} ( iter  = \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.begin() ;
54           iter != \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.end()   ;
55           ++iter ) \{
56       \textcolor{keywordflow}{if} ( attribut == (*iter) ) \{
57         \textcolor{keywordflow}{return} \textcolor{keyword}{true};
58       \}
59     \}
60     \textcolor{keywordflow}{return} \textcolor{keyword}{false};
61   \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}\label{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!itohs@{itohs}}
\index{itohs@{itohs}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{itohs()}{itohs()}}
{\footnotesize\ttfamily std\+::string L\+S\+Delay\+Chip\+V1\+::itohs (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16}}]{value }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 205 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by config\+Reg\+Bulk\+Read(), config\+Reg\+Bulk\+Write(), show\+Config(), and spi\+B\+E\+R\+Test().


\begin{DoxyCode}
206     \{
207         \textcolor{keywordtype}{char} buff[32];
208         sprintf(buff,\textcolor{stringliteral}{"%04X"},value);
209         \textcolor{keywordflow}{return} std::string(buff);
210     \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a58b2d0618c2d08cf2383012611528d97}\label{classObject_a58b2d0618c2d08cf2383012611528d97}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!msg@{msg}}
\index{msg@{msg}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{msg()}{msg()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Object\+::msg (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 35 of file Object.\+h.



References Object\+::m\+\_\+log, Object\+::m\+\_\+name, Msg\+Svc\+::msg\+Svc(), and Msg\+Svc\+::\+N\+O\+NE.



Referenced by export\+\_\+obj().


\begin{DoxyCode}
35 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a9be9ae32fed8e1e6eba4a58692210fbd}{MsgSvc::NONE}    , mymsg, \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_ac5d59299273cee27aacf7de00d2e7034}\label{classObject_ac5d59299273cee27aacf7de00d2e7034}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!msg@{msg}}
\index{msg@{msg}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{msg()}{msg()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Object\+::msg (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 43 of file Object.\+h.



References Object\+::m\+\_\+log, Msg\+Svc\+::msg\+Svc(), and Msg\+Svc\+::\+N\+O\+NE.


\begin{DoxyCode}
43 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a9be9ae32fed8e1e6eba4a58692210fbd}{MsgSvc::NONE}    , mymsg, \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}\label{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!msg\+Svc@{msg\+Svc}}
\index{msg\+Svc@{msg\+Svc}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{msg\+Svc()}{msgSvc()}}
{\footnotesize\ttfamily void Object\+::msg\+Svc (\begin{DoxyParamCaption}\item[{int}]{level,  }\item[{std\+::string}]{msg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 33 of file Object.\+h.



References Object\+::m\+\_\+log, and Msg\+Svc\+::msg\+Svc().



Referenced by Application\+::banner(), export\+\_\+obj(), Specs\+Mezzanine\+::help(), D\+C\+U\+::read\+Mode(), D\+C\+U\+::set\+H\+I\+R(), D\+C\+U\+::set\+L\+I\+R(), Processus\+::set\+State(), and Hierarchy\+::tree().


\begin{DoxyCode}
33 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} ( (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926}{MsgSvc::MsgLevel})(level), \hyperlink{classObject_a58b2d0618c2d08cf2383012611528d97}{msg}, 
      \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a300f4c05dd468c7bb8b3c968868443c1}\label{classObject_a300f4c05dd468c7bb8b3c968868443c1}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!name@{name}}
\index{name@{name}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{name()}{name()}}
{\footnotesize\ttfamily std\+::string Object\+::name (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 28 of file Object.\+h.



References Object\+::m\+\_\+name.



Referenced by Specs\+Mezzanine\+::add\+Bus(), Hierarchy\+::add\+Child(), Specs\+Slave\+::add\+I2c(), Hierarchy\+::child(), Hierarchy\+::child\+Typed(), Hierarchy\+::clear(), A3\+P\+E\+::clock\+Division(), Usb\+F\+T\+M\+L\+Interface\+::close(), Usb\+F\+T\+Interface\+::close(), Element\+::connection(), Specs\+Slave\+::detect(), I\+Odata\+::dump(), A3\+P\+E\+::enable\+Storage(), export\+\_\+obj(), export\+\_\+proc(), A3\+P\+E\+::fifo\+Depth(), A3\+P\+E\+::fifo\+Latency(), Register\+::get\+Bit(), Croc\+::help(), R\+A\+M\+::help(), Usb\+M\+L\+Spi\+Bus\+::help(), Usb\+M\+L\+I2c\+Bus\+::help(), Usb\+I2c\+Bus\+::help(), C\+U\+\_\+v1\+::help(), Usb\+Spi\+Bus\+::help(), I\+Oobject\+::help(), Proto40\+M\+Hz\+\_\+v1\+::help(), F\+E\+B\+\_\+v1\+::help(), Fe\+P\+G\+A\+::help(), Seq\+P\+G\+A\+::help(), N\+I6008\+::help(), Computer\+::help(), Specs\+Parallel\+Bus\+::help(), Usb\+F\+T\+Interface\+::help(), Usb\+F\+T\+M\+L\+Interface\+::help(), Phaser\+::help(), I\+C\+Phaser\+::help(), A3\+P\+E\+::help(), Data\+::hist2d(), Croc\+::init(), Computer\+::init(), N\+I6008\+::init(), Specs\+Parallel\+Bus\+::init(), Specs\+Slave\+::init(), Specs\+Master\+::init(), Usb\+F\+T\+M\+L\+Interface\+::init(), Usb\+F\+T\+Interface\+::init(), Storage\+Fifo\+::initialize(), Storage\+Fifo\+Acquisition\+::initialize(), A3\+P\+E\+\_\+\+Bit\+Flip\+::initialize(), Acquisition\+::initialize(), Emulate\+F\+E\+::initialize(), Current\+Measurement\+::initialize(), A\+D\+C\+Measurement\+::initialize(), Phaser\+Ramp\+Exec\+::initialize(), A3\+P\+E\+::latency\+A\+X(), A3\+P\+E\+::length\+A\+X(), Application\+::network(), A3\+P\+E\+::n\+Trigger(), Processus\+::open\+Root\+File(), Hierarchy\+::path(), Hierarchy\+::path\+Typed(), A3\+P\+E\+::pipeline(), Test\+Suite\+::\+Plot(), Test\+I2\+C\+::\+Plot(), Test\+S\+P\+I\+::\+Plot(), Test\+U\+S\+B\+::\+Plot(), Phaser\+::read(), I\+C\+Phaser\+::read(), Croc\+::reset(), Usb\+M\+L\+I2c\+Bus\+::reset(), Usb\+M\+L\+Spi\+Bus\+::reset(), Usb\+I2c\+Bus\+::reset(), C\+U\+\_\+v1\+::reset(), Usb\+Spi\+Bus\+::reset(), Proto40\+M\+Hz\+\_\+v1\+::reset(), F\+E\+B\+\_\+v1\+::reset(), Computer\+::reset(), Specs\+Parallel\+Bus\+::reset(), Specs\+Master\+::reset(), Specs\+Slave\+::reset(), N\+I6008\+::reset(), Usb\+F\+T\+M\+L\+Interface\+::reset(), Usb\+F\+T\+Interface\+::reset(), A3\+P\+E\+::reset(), Specs\+Slave\+::reset\+Internal(), F\+E\+B\+\_\+v1\+::reset\+Usb(), A3\+P\+E\+::set\+Add\+From\+A\+X\+Ram(), A3\+P\+E\+::set\+Add\+To\+A\+X\+Ram(), Register\+::set\+Bit(), A3\+P\+E\+::set\+Clock\+Division(), Application\+::set\+Config(), Element\+::set\+Connection(), A3\+P\+E\+::set\+Fifo\+Depth(), A3\+P\+E\+::set\+Fifo\+Latency(), A3\+P\+E\+::set\+Latency\+A\+X(), A3\+P\+E\+::set\+Length\+A\+X(), Object\+::set\+Name(), A3\+P\+E\+::set\+N\+Trigger(), A3\+P\+E\+::set\+Pipeline(), Specs\+Master\+::set\+Speed(), Processus\+::set\+State(), A3\+P\+E\+::set\+Trigger\+Delay(), A3\+P\+E\+::set\+Trigger\+Rate(), Specs\+Bus\+::\+Specs\+Bus(), Specs\+I2c\+::\+Specs\+I2c(), Specs\+Parallel\+Bus\+::\+Specs\+Parallel\+Bus(), Server\+::start(), Processus\+::start\+Processing(), Application\+::terminate(), Hierarchy\+::tree(), A3\+P\+E\+::trigger\+Delay(), A3\+P\+E\+::trigger\+Rate(), Croc\+::update(), Usb\+I2c\+Bus\+::update(), Usb\+Spi\+Bus\+::update(), Usb\+M\+L\+I2c\+Bus\+::update(), Usb\+M\+L\+Spi\+Bus\+::update(), C\+U\+\_\+v1\+::update(), Proto40\+M\+Hz\+\_\+v1\+::update(), Computer\+::update(), F\+E\+B\+\_\+v1\+::update(), Specs\+Parallel\+Bus\+::update(), N\+I6008\+::update(), Usb\+F\+T\+M\+L\+Interface\+::update(), Usb\+F\+T\+Interface\+::update(), Usb\+F\+T\+Interface\+::usb\+Read\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U16(), Usb\+F\+T\+Interface\+::usb\+Read\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U8(), Usb\+F\+T\+Interface\+::usb\+Read\+U8(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+Read(), Usb\+F\+T\+Interface\+::usb\+Write\+Read(), Usb\+F\+T\+Interface\+::usb\+Write\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U16(), Usb\+F\+T\+Interface\+::usb\+Write\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U8(), Usb\+F\+T\+Interface\+::usb\+Write\+U8(), Phaser\+::write(), I\+C\+Phaser\+::write(), and Hierarchy\+::$\sim$\+Hierarchy().


\begin{DoxyCode}
28 \{ \textcolor{keywordflow}{return} \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name}; \} \textcolor{comment}{//< Get Object m\_name}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}\label{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!number\+Of\+Children@{number\+Of\+Children}}
\index{number\+Of\+Children@{number\+Of\+Children}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{number\+Of\+Children()}{numberOfChildren()}}
{\footnotesize\ttfamily unsigned long Hierarchy\+::number\+Of\+Children (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 125 of file Hierarchy.\+cpp.



References Hierarchy\+::m\+\_\+children.



Referenced by Hierarchy\+::children(), and export\+\_\+obj().


\begin{DoxyCode}
125                                            \{
126   \textcolor{keywordflow}{return} \hyperlink{classHierarchy_a038816763941fd4a930504917f60483b}{m\_children}.size();
127 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_aee461dc930ce3871636ff87f075b1b83}\label{classHierarchy_aee461dc930ce3871636ff87f075b1b83}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!origin@{origin}}
\index{origin@{origin}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{origin()}{origin()}}
{\footnotesize\ttfamily \hyperlink{classHierarchy}{Hierarchy}$\ast$ Hierarchy\+::origin (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 30 of file Hierarchy.\+h.



References Hierarchy\+::add\+Child(), and Hierarchy\+::m\+\_\+origin.



Referenced by Hierarchy\+::child(), export\+\_\+obj(), and Hierarchy\+::set\+Parent().


\begin{DoxyCode}
30 \{ \textcolor{keywordflow}{return} \hyperlink{classHierarchy_a16c73e557d3a7c156ffb5dc4102d148e}{m\_origin}; \}  \textcolor{comment}{//< Get the origin of the tree}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}\label{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!parent@{parent}}
\index{parent@{parent}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{parent()}{parent()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \hyperlink{classHierarchy}{Hierarchy}$\ast$ Hierarchy\+::parent (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 28 of file Hierarchy.\+h.



References Hierarchy\+::m\+\_\+parent.



Referenced by Hierarchy\+::child(), Hierarchy\+::child\+Typed(), export\+\_\+obj(), Usb\+M\+L\+Spi\+Bus\+::init(), Usb\+M\+L\+I2c\+Bus\+::init(), Usb\+I2c\+Bus\+::init(), Usb\+Spi\+Bus\+::init(), I\+Oobject\+::init(), Hierarchy\+::parent(), Hierarchy\+::path(), Hierarchy\+::path\+Typed(), Element\+::set\+Connection(), Hierarchy\+::set\+Parent(), Specs\+Interface\+::specs\+Master(), Specs\+Interface\+::specs\+Master\+Device(), Specs\+Interface\+::specs\+Slave(), Specs\+Interface\+::specs\+Slave\+Device(), and Hierarchy\+::$\sim$\+Hierarchy().


\begin{DoxyCode}
28 \{ \textcolor{keywordflow}{return} \hyperlink{classHierarchy_a5814bb280d4e8539ab25ab6cbfb9cc4f}{m\_parent}; \}  \textcolor{comment}{//< Get Hierarchy Parent}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}\label{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!parent@{parent}}
\index{parent@{parent}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{parent()}{parent()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \hyperlink{classHierarchy}{Hierarchy} $\ast$ Hierarchy\+::parent (\begin{DoxyParamCaption}\item[{std\+::string}]{type }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 327 of file Hierarchy.\+cpp.



References Hierarchy\+::parent(), and Object\+::type().


\begin{DoxyCode}
327                                             \{
328   \hyperlink{classHierarchy}{Hierarchy} *\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent} = this->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
329   \textcolor{keywordflow}{if} ( 0 != parent)\{
330     \textcolor{keywordflow}{if} (parent->\hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type}().compare( \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type} )==0) \{
331       \textcolor{keywordflow}{return} \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent};
332     \}
333     \textcolor{keywordflow}{else}
334       \textcolor{keywordflow}{return} parent->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}( \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type} );
335   \}
336   \textcolor{keywordflow}{else} \{
337     \textcolor{keywordflow}{return} (\hyperlink{classHierarchy}{Hierarchy}*)NULL;
338   \}
339 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}\label{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!path@{path}}
\index{path@{path}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{path()}{path()}}
{\footnotesize\ttfamily std\+::string Hierarchy\+::path (\begin{DoxyParamCaption}\item[{std\+::string}]{str = {\ttfamily std\+:\+:string(\char`\"{}\char`\"{})} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 344 of file Hierarchy.\+cpp.



References Hierarchy\+::m\+\_\+parent, Object\+::name(), Hierarchy\+::parent(), and Hierarchy\+::path().



Referenced by Hierarchy\+::child(), Hierarchy\+::children(), Hierarchy\+::child\+Typed(), export\+\_\+obj(), Hierarchy\+::path(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U8(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+Read(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U32(), and Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U8().


\begin{DoxyCode}
344                                       \{
345   str=\textcolor{stringliteral}{"/"}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+str;
346   \hyperlink{classHierarchy}{Hierarchy} *\hyperlink{classHierarchy_a5814bb280d4e8539ab25ab6cbfb9cc4f}{m\_parent}=\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
347   \textcolor{keywordflow}{if} (0!=m\_parent)\{
348     \textcolor{keywordflow}{return} m\_parent->\hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path}(str);
349   \}
350   \textcolor{keywordflow}{return} str;
351 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}\label{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!path\+Typed@{path\+Typed}}
\index{path\+Typed@{path\+Typed}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{path\+Typed()}{pathTyped()}}
{\footnotesize\ttfamily std\+::string Hierarchy\+::path\+Typed (\begin{DoxyParamCaption}\item[{std\+::string}]{str = {\ttfamily std\+:\+:string(\char`\"{}\char`\"{})} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 356 of file Hierarchy.\+cpp.



References Hierarchy\+::m\+\_\+parent, Object\+::name(), Hierarchy\+::parent(), Hierarchy\+::path\+Typed(), and Object\+::type().



Referenced by Hierarchy\+::children(), export\+\_\+obj(), and Hierarchy\+::path\+Typed().


\begin{DoxyCode}
356                                            \{
357   \hyperlink{classHierarchy}{Hierarchy} *\hyperlink{classHierarchy_a5814bb280d4e8539ab25ab6cbfb9cc4f}{m\_parent}=\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
358   \textcolor{keywordflow}{if} (0!=m\_parent)\{
359     str=\textcolor{stringliteral}{"/"}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{"["}+\hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type}()+\textcolor{stringliteral}{"]"}+str;
360     \textcolor{keywordflow}{return} m\_parent->\hyperlink{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{pathTyped}(str);
361   \}
362   \textcolor{keywordflow}{return} str;
363 \}
\end{DoxyCode}
\mbox{\Hypertarget{classElement_a82119ed37dff76508a2746a853ec35ba}\label{classElement_a82119ed37dff76508a2746a853ec35ba}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!recursive\+Init\+Communications@{recursive\+Init\+Communications}}
\index{recursive\+Init\+Communications@{recursive\+Init\+Communications}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{recursive\+Init\+Communications()}{recursiveInitCommunications()}}
{\footnotesize\ttfamily void Element\+::recursive\+Init\+Communications (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}

Triggers a recursive call to init\+Communications() for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 44 of file Element.\+cpp.



References Hierarchy\+::children().



Referenced by export\+\_\+obj().


\begin{DoxyCode}
44                                          \{
45   std::vector<Hierarchy*> list = \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children}();
46   std::vector<Hierarchy*>::const\_iterator iter;
47   \textcolor{keywordflow}{for} (iter=list.begin();iter!=list.end();iter++)\{
48     \textcolor{keyword}{dynamic\_cast<}\hyperlink{classElement}{Element}*\textcolor{keyword}{>}((*iter))->\hyperlink{classElement_a82119ed37dff76508a2746a853ec35ba}{recursiveInitCommunications}();
49   \}
50 \}
\end{DoxyCode}
\mbox{\Hypertarget{classElement_a3c0abcb36f8906688bb7e32608df7086}\label{classElement_a3c0abcb36f8906688bb7e32608df7086}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!recursive\+Init\+Element@{recursive\+Init\+Element}}
\index{recursive\+Init\+Element@{recursive\+Init\+Element}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{recursive\+Init\+Element()}{recursiveInitElement()}}
{\footnotesize\ttfamily void Element\+::recursive\+Init\+Element (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}

Triggers a recursive call to \hyperlink{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}{init()} for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 32 of file Element.\+cpp.



References Hierarchy\+::children(), and Element\+::init().



Referenced by export\+\_\+obj().


\begin{DoxyCode}
32                                   \{
33   \hyperlink{classElement_af42754b5cabc198869222725218d695c}{init}();
34   std::vector<Hierarchy*> list = \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children}();
35   std::vector<Hierarchy*>::iterator iter;
36   \textcolor{keywordflow}{for} (iter=list.begin() ; iter!=list.end() ; ++iter)\{
37     \textcolor{keyword}{dynamic\_cast<}\hyperlink{classElement}{Element}*\textcolor{keyword}{>}((*iter))->\hyperlink{classElement_a3c0abcb36f8906688bb7e32608df7086}{recursiveInitElement}();
38   \}
39 \}
\end{DoxyCode}
\mbox{\Hypertarget{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}\label{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!remove@{remove}}
\index{remove@{remove}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{remove()}{remove()}}
{\footnotesize\ttfamily void Attrib\+::remove (\begin{DoxyParamCaption}\item[{int}]{attribut }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}

Remove an attribut 

Definition at line 86 of file Attrib.\+h.



References Attrib\+::add(), Attrib\+::attributs(), Attrib\+::m\+\_\+attributs, and Attrib\+::\+U\+N\+D\+E\+F\+I\+N\+ED.



Referenced by export\+\_\+obj().


\begin{DoxyCode}
86                                \{
87     std::vector<int>::iterator iter , toremove ;
88     \textcolor{keywordflow}{for} ( iter  = \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.begin() ;
89           iter != \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.end()   ;
90           ++iter ) \{
91       \textcolor{keywordflow}{if} ( attribut == (*iter) ) \{
92         toremove = iter;
93       \}
94     \}
95     \hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.erase (toremove);
96     \textcolor{keywordflow}{if}(0==\hyperlink{classAttrib_ac4bd58a0cc6b38a3b711d609a3d3aacc}{m\_attributs}.size()) \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add}(\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{Attrib::UNDEFINED});
97   \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}\label{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!reset@{reset}}
\index{reset@{reset}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{reset()}{reset()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::reset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}

Resets the \hyperlink{classElement}{Element} so that is is in a standard and safe situation. Different from \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element\+::init} which configure the \hyperlink{classElement}{Element}. \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element\+::reset()} is more an Emergency pull. It is often/usually called by the recursive\+Init\+Element method at the start of the program. 

Implements \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element}.



Definition at line 220 of file L\+S\+Delay\+Chip\+V1.\+cpp.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
220                          \{
221 \textcolor{comment}{/*}
222 \textcolor{comment}{  U8* buffer=m\_regConfig->io()->dataU8();}
223 \textcolor{comment}{  buffer[2]=64;}
224 \textcolor{comment}{  buffer[1]=0;}
225 \textcolor{comment}{  buffer[0]=0;}
226 \textcolor{comment}{  if (m\_regConfig->write().isFailure())\{}
227 \textcolor{comment}{    warning("LSDelayChipV1 configuration register write failure. Cannot reset LSDelayChipV1",}
228 \textcolor{comment}{        "LSDCv1::write");}
229 \textcolor{comment}{  \}}
230 \textcolor{comment}{  */}
231 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}\label{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!reset\+Pumps@{reset\+Pumps}}
\index{reset\+Pumps@{reset\+Pumps}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{reset\+Pumps()}{resetPumps()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::reset\+Pumps (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Definition at line 139 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References C\+H\+A\+R\+G\+E\+P\+U\+M\+P\+\_\+\+S\+O\+F\+T\+\_\+\+R\+ST, and config\+Reg\+Bulk\+Write().


\begin{DoxyCode}
140 \{
141     \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(\hyperlink{LSDelayChipV1_8h_a08aff1d45994f410f4f4a6e7e9a13db9}{CHARGEPUMP\_SOFT\_RST},0);
142 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}\label{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Address@{set\+Address}}
\index{set\+Address@{set\+Address}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Address()}{setAddress()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Address (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{address }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 158 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
158                              \{
159     \hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\_address}=address;
160     \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_ae0d372aaeafe3da3c239677118deb2ac}{setAddress}(\hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\_address});
161     \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_ae0d372aaeafe3da3c239677118deb2ac}{setAddress}(\hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\_address});
162   \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}\label{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg@{set\+Config\+Reg}}
\index{set\+Config\+Reg@{set\+Config\+Reg}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg()}{setConfigReg()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{structconfRegData}{conf\+Reg\+Data}}]{d }\end{DoxyParamCaption})}



Definition at line 70 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References check\+Config\+Addr(), config\+Reg\+Bulk\+Write(), shell\+::data(), itos(), conf\+Reg\+Data\+::locus, conf\+Reg\+Data\+::lvds\+Out\+En, conf\+Reg\+Data\+::n\+V\+Control\+En, conf\+Reg\+Data\+::pad\+Debug, conf\+Reg\+Data\+::phase\+Int, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), set\+Config\+Reg\+Debug\+Mode(), set\+Config\+Reg\+L\+O\+C\+U\+S(), set\+Config\+Reg\+L\+V\+D\+S\+Out\+En(), set\+Config\+Reg\+Phase\+A\+D\+C(), set\+Config\+Reg\+Phase\+I\+N\+T(), set\+Config\+Reg\+Phase\+T\+H(), and set\+Config\+Reg\+V\+Control\+Out\+En().


\begin{DoxyCode}
71 \{
72     \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{namespaceshell_a5ea2525995cedc3efd69ea8a7f034d1e}{data};
73     \textcolor{keywordtype}{bool} ok = \hyperlink{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{checkConfigAddr}(confRegAddr);
74     \textcolor{keywordflow}{if}(ok)
75     \{
76         data = ((d.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn} & 0x01) << 15) | ((d.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc} & 0x1F) << 9) | ((d.
      \hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt} & 0x1F) << 4) | ((d.\hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn} & 0x01) << 3) | ((d.
      \hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug} & 0x01) << 2) | (d.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} & 0x03);
77         \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(confRegAddr,data);
78 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(confRegAddr,data); 
79     \}
80     \textcolor{keywordflow}{else}
81          \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"@"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(confRegAddr) + \textcolor{stringliteral}{" is not a valid Configuration Register address."},\textcolor{stringliteral}{"
      LSDCv1::setConfigReg"});    
82 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}\label{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Debug\+Mode@{set\+Config\+Reg\+Debug\+Mode}}
\index{set\+Config\+Reg\+Debug\+Mode@{set\+Config\+Reg\+Debug\+Mode}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Debug\+Mode()}{setConfigRegDebugMode()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Debug\+Mode (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{bool}]{en }\end{DoxyParamCaption})}



Definition at line 115 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::pad\+Debug, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
116 \{
117     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
118     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug} = en;
119     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
120 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}\label{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+L\+O\+C\+US@{set\+Config\+Reg\+L\+O\+C\+US}}
\index{set\+Config\+Reg\+L\+O\+C\+US@{set\+Config\+Reg\+L\+O\+C\+US}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+L\+O\+C\+U\+S()}{setConfigRegLOCUS()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+L\+O\+C\+US (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{locus }\end{DoxyParamCaption})}



Definition at line 129 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), conf\+Reg\+Data\+::locus, m\+\_\+rx\+Config, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
130 \{
131     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
132     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} = locus;
133     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
134 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}\label{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+L\+V\+D\+S\+Out\+En@{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En}}
\index{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En@{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En()}{setConfigRegLVDSOutEn()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+L\+V\+D\+S\+Out\+En (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{bool}]{en }\end{DoxyParamCaption})}



Definition at line 108 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), conf\+Reg\+Data\+::lvds\+Out\+En, m\+\_\+rx\+Config, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
109 \{
110     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
111     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn} = en;
112     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
113 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}\label{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Phase\+A\+DC@{set\+Config\+Reg\+Phase\+A\+DC}}
\index{set\+Config\+Reg\+Phase\+A\+DC@{set\+Config\+Reg\+Phase\+A\+DC}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Phase\+A\+D\+C()}{setConfigRegPhaseADC()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+A\+DC (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{phase\+A\+DC }\end{DoxyParamCaption})}



Definition at line 87 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
88 \{
89     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
90     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc} = phaseADC;
91     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
92 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}\label{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Phase\+I\+NT@{set\+Config\+Reg\+Phase\+I\+NT}}
\index{set\+Config\+Reg\+Phase\+I\+NT@{set\+Config\+Reg\+Phase\+I\+NT}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Phase\+I\+N\+T()}{setConfigRegPhaseINT()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+I\+NT (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{phase\+I\+NT }\end{DoxyParamCaption})}



Definition at line 101 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::phase\+Int, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
102 \{
103     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
104     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt} = phaseINT;
105     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
106 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}\label{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Phase\+TH@{set\+Config\+Reg\+Phase\+TH}}
\index{set\+Config\+Reg\+Phase\+TH@{set\+Config\+Reg\+Phase\+TH}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Phase\+T\+H()}{setConfigRegPhaseTH()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+TH (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{phase\+TH }\end{DoxyParamCaption})}



Definition at line 94 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
95 \{
96     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
97     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc} = phaseTH;
98     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
99 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}\label{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+V\+Control\+Out\+En@{set\+Config\+Reg\+V\+Control\+Out\+En}}
\index{set\+Config\+Reg\+V\+Control\+Out\+En@{set\+Config\+Reg\+V\+Control\+Out\+En}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+V\+Control\+Out\+En()}{setConfigRegVControlOutEn()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+V\+Control\+Out\+En (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{bool}]{en }\end{DoxyParamCaption})}



Definition at line 122 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::n\+V\+Control\+En, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
123 \{
124     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
125     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn} = !en;
126     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
127 \}
\end{DoxyCode}
\mbox{\Hypertarget{classElement_ab476b4b1df5954141ceb14f072433b89}\label{classElement_ab476b4b1df5954141ceb14f072433b89}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Connection@{set\+Connection}}
\index{set\+Connection@{set\+Connection}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Connection()}{setConnection()}}
{\footnotesize\ttfamily \hyperlink{classStatusCode}{Status\+Code} Element\+::set\+Connection (\begin{DoxyParamCaption}\item[{\hyperlink{classHierarchy}{Hierarchy} $\ast$}]{connection }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}

Define IO interface 

Definition at line 55 of file Element.\+cpp.



References Element\+::connection(), Object\+::debug(), Status\+Code\+::\+F\+A\+I\+L\+U\+RE, Object\+::fatal(), Attrib\+::\+I\+N\+T\+E\+R\+F\+A\+CE, Attrib\+::is(), Element\+::m\+\_\+connection, Object\+::name(), Hierarchy\+::parent(), Status\+Code\+::\+S\+U\+C\+C\+E\+SS, and Object\+::type().



Referenced by export\+\_\+obj(), Usb\+M\+L\+Spi\+Bus\+::init(), Usb\+M\+L\+I2c\+Bus\+::init(), Usb\+I2c\+Bus\+::init(), Usb\+Spi\+Bus\+::init(), and I\+Oobject\+::init().


\begin{DoxyCode}
55                                                       \{
56   \textcolor{keywordflow}{if} (0==connection)\{
57     \hyperlink{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{fatal}(\textcolor{stringliteral}{"Try to define a connection with a null pointer."},
58         \textcolor{stringliteral}{"Element::setConnection"});
59     \textcolor{keywordflow}{return} \hyperlink{classStatusCode_a6f565cbeadc76d14c72f047e5e85eb4ba3da73d4c469762eb9d3c960368252b26}{StatusCode::FAILURE};
60   \}
61   \textcolor{keywordflow}{if} (connection->\hyperlink{classAttrib_a704f26af560909ad22065083bb7d4c34}{is}(\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{Attrib::INTERFACE}))\{
62     \hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\_connection}=\textcolor{keyword}{dynamic\_cast<}\hyperlink{classHierarchy}{Hierarchy}*\textcolor{keyword}{>}(\hyperlink{classElement_af57444353c1ddf9fa0109801e97debf7}{connection});
63     \textcolor{keywordflow}{return} \hyperlink{classStatusCode_a6f565cbeadc76d14c72f047e5e85eb4badd0da38d3ba0d922efd1f4619bc37ad8}{StatusCode::SUCCESS};
64   \}
65   \textcolor{keywordflow}{else} \{
66     \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(connection->\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+
67         \textcolor{stringliteral}{" is not a Attrib::INTERFACE hardware. Connection refused."},
68         \textcolor{stringliteral}{"Element::setConnection"});
69     \textcolor{keywordflow}{if} (0!=connection->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}())\{
70       \textcolor{keywordflow}{return} \hyperlink{classElement_ab476b4b1df5954141ceb14f072433b89}{setConnection}(connection->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}());
71     \}
72     \textcolor{keywordflow}{else}\{
73       \hyperlink{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{fatal}(\textcolor{stringliteral}{"Could not find a connection for element "}+
74           \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{"["}+\hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type}()+\textcolor{stringliteral}{"]."},\textcolor{stringliteral}{"element::setConnection"});
75       \textcolor{keywordflow}{return} \hyperlink{classStatusCode_a6f565cbeadc76d14c72f047e5e85eb4ba3da73d4c469762eb9d3c960368252b26}{StatusCode::FAILURE};
76     \}
77   \}
78 \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a870c5af919958c2136623b2d7816d123}\label{classObject_a870c5af919958c2136623b2d7816d123}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Dll\+Name@{set\+Dll\+Name}}
\index{set\+Dll\+Name@{set\+Dll\+Name}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Dll\+Name()}{setDllName()}}
{\footnotesize\ttfamily void Object\+::set\+Dll\+Name (\begin{DoxyParamCaption}\item[{std\+::string}]{dll\+Name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}

Set accessor to member m\+\_\+dll\+Name 
\begin{DoxyParams}{Parameters}
{\em dll\+Name} & the new value for m\+\_\+dll\+Name \\
\hline
\end{DoxyParams}


Definition at line 66 of file Object.\+h.



References Object\+::dll\+Name(), and Object\+::m\+\_\+dll\+Name.



Referenced by D\+L\+L\+::create\+Element(), D\+L\+L\+::create\+Processus(), and Object\+::\+Object().


\begin{DoxyCode}
66                                       \{
67     \hyperlink{classObject_a01afbeacebb8db6831559972ec362eb3}{m\_dllName} = \hyperlink{classObject_a2e3947f2870094c332d7454117f3ec63}{dllName};
68   \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a398fe08cba594a0ce6891d59fe4f159f}\label{classObject_a398fe08cba594a0ce6891d59fe4f159f}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Id@{set\+Id}}
\index{set\+Id@{set\+Id}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Id()}{setId()}}
{\footnotesize\ttfamily void Object\+::set\+Id (\begin{DoxyParamCaption}\item[{unsigned char}]{id }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 53 of file Object.\+h.



References Object\+::id(), and Object\+::m\+\_\+id.



Referenced by A3\+P\+E\+::\+A3\+P\+E(), D\+C\+U\+::\+D\+C\+U(), export\+\_\+obj(), Fe\+P\+G\+A\+::\+Fe\+P\+G\+A(), I\+C\+E\+C\+A\+Lv3\+::\+I\+C\+E\+C\+A\+Lv3(), I\+C\+Phaser\+::\+I\+C\+Phaser(), M\+S\+Oxxxx\+::\+M\+S\+Oxxxx(), Object\+::\+Object(), Phaser\+::\+Phaser(), Seq\+P\+G\+A\+::\+Seq\+P\+G\+A(), Specs\+Bus\+::\+Specs\+Bus(), Specs\+I2c\+::\+Specs\+I2c(), Specs\+Interface\+::\+Specs\+Interface(), Specs\+Master\+::\+Specs\+Master(), Specs\+Parallel\+Bus\+::\+Specs\+Parallel\+Bus(), and Specs\+Slave\+::\+Specs\+Slave().


\begin{DoxyCode}
53 \{ \hyperlink{classObject_aca74b9dbfed7b5556ea2d56c65b6b6b0}{m\_id}    = \hyperlink{classObject_af99145335cc61ff6e2798ea17db009d2}{id}    ; \} \textcolor{comment}{//< Set Object m\_id}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}\label{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Name@{set\+Name}}
\index{set\+Name@{set\+Name}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Name()}{setName()}}
{\footnotesize\ttfamily void Object\+::set\+Name (\begin{DoxyParamCaption}\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 51 of file Object.\+h.



References Object\+::m\+\_\+name, and Object\+::name().



Referenced by A3\+P\+E\+::\+A3\+P\+E(), A3\+P\+E\+\_\+\+Bit\+Flip\+::\+A3\+P\+E\+\_\+\+Bit\+Flip(), Acquisition\+::\+Acquisition(), A\+D\+C\+Measurement\+::\+A\+D\+C\+Measurement(), Computer\+::\+Computer(), Application\+::create(), Croc\+::\+Croc(), C\+U\+\_\+v1\+::\+C\+U\+\_\+v1(), Current\+Measurement\+::\+Current\+Measurement(), Emulate\+F\+E\+::\+Emulate\+F\+E(), export\+\_\+obj(), F\+E\+B\+\_\+v1\+::\+F\+E\+B\+\_\+v1(), Fe\+P\+G\+A\+::\+Fe\+P\+G\+A(), I\+C\+E\+C\+A\+Lv3\+::\+I\+C\+E\+C\+A\+Lv3(), I\+C\+Phaser\+::\+I\+C\+Phaser(), Application\+::initialize(), Interface\+::\+Interface(), I\+Odata\+::\+I\+Odata(), I\+Oobject\+::\+I\+Oobject(), Application\+::network(), N\+I6008\+::\+N\+I6008(), Object\+::\+Object(), Phaser\+Ramp\+Exec\+::\+Phaser\+Ramp\+Exec(), Proto40\+M\+Hz\+\_\+v1\+::\+Proto40\+M\+Hz\+\_\+v1(), R\+A\+M\+::\+R\+A\+M(), Register\+::\+Register(), Register\+Test\+::\+Register\+Test(), Seq\+P\+G\+A\+::\+Seq\+P\+G\+A(), Specs\+Bus\+::\+Specs\+Bus(), Specs\+Glue\+::\+Specs\+Glue(), Specs\+I2c\+::\+Specs\+I2c(), Specs\+Master\+::\+Specs\+Master(), Specs\+Mezzanine\+::\+Specs\+Mezzanine(), Specs\+Parallel\+Bus\+::\+Specs\+Parallel\+Bus(), Storage\+Fifo\+::\+Storage\+Fifo(), Storage\+Fifo\+Acquisition\+::\+Storage\+Fifo\+Acquisition(), Test\+I2\+C\+::\+Test\+I2\+C(), Test\+S\+P\+I\+::\+Test\+S\+P\+I(), Test\+Suite\+::\+Test\+Suite(), Test\+U\+S\+B\+::\+Test\+U\+S\+B(), Usb\+F\+T\+Interface\+::\+Usb\+F\+T\+Interface(), Usb\+F\+T\+Interface\+Test\+::\+Usb\+F\+T\+Interface\+Test(), Usb\+F\+T\+M\+L\+Interface\+::\+Usb\+F\+T\+M\+L\+Interface(), Usb\+I2c\+Bus\+::\+Usb\+I2c\+Bus(), Usb\+M\+L\+I2c\+Bus\+::\+Usb\+M\+L\+I2c\+Bus(), Usb\+M\+L\+Spi\+Bus\+::\+Usb\+M\+L\+Spi\+Bus(), and Usb\+Spi\+Bus\+::\+Usb\+Spi\+Bus().


\begin{DoxyCode}
51 \{ \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name}  = \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}  ; \} \textcolor{comment}{//< Set Object m\_name}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}\label{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Parent@{set\+Parent}}
\index{set\+Parent@{set\+Parent}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Parent()}{setParent()}}
{\footnotesize\ttfamily void Hierarchy\+::set\+Parent (\begin{DoxyParamCaption}\item[{\hyperlink{classHierarchy}{Hierarchy} $\ast$}]{parent }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 67 of file Hierarchy.\+cpp.



References Hierarchy\+::m\+\_\+origin, Hierarchy\+::m\+\_\+parent, Hierarchy\+::origin(), and Hierarchy\+::parent().



Referenced by Specs\+Mezzanine\+::add\+Bus(), Hierarchy\+::add\+Child(), Specs\+Slave\+::add\+I2c(), Computer\+::\+Computer(), Application\+::create(), export\+\_\+obj(), and Specs\+Mezzanine\+::\+Specs\+Mezzanine().


\begin{DoxyCode}
67                                               \{
68   \hyperlink{classHierarchy_a5814bb280d4e8539ab25ab6cbfb9cc4f}{m\_parent} = \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent};
69   \textcolor{keywordflow}{if} ((\hyperlink{classHierarchy}{Hierarchy}*)0==parent) \textcolor{keywordflow}{return};
70 
71   \hyperlink{classHierarchy}{Hierarchy} *curr = \textcolor{keyword}{this};
72   \hyperlink{classHierarchy}{Hierarchy} *prev = \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent};
73   \textcolor{keywordflow}{while} ( prev != 0 )\{
74     curr = prev;
75     prev = curr->\hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent}();
76   \}
77   \textcolor{keywordflow}{if} (parent->\hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin}()!=0) \hyperlink{classHierarchy_a16c73e557d3a7c156ffb5dc4102d148e}{m\_origin}=parent->\hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin}();
78 \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}\label{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Title@{set\+Title}}
\index{set\+Title@{set\+Title}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Title()}{setTitle()}}
{\footnotesize\ttfamily void Object\+::set\+Title (\begin{DoxyParamCaption}\item[{std\+::string}]{title }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 54 of file Object.\+h.



References Object\+::m\+\_\+title, and Object\+::title().



Referenced by A3\+P\+E\+\_\+\+Bit\+Flip\+::\+A3\+P\+E\+\_\+\+Bit\+Flip(), Acquisition\+::\+Acquisition(), A\+D\+C\+Measurement\+::\+A\+D\+C\+Measurement(), Current\+Measurement\+::\+Current\+Measurement(), Emulate\+F\+E\+::\+Emulate\+F\+E(), export\+\_\+obj(), Histo1\+D\+::\+Histo1\+D(), Histo2\+D\+::\+Histo2\+D(), Object\+::\+Object(), Phaser\+Ramp\+Exec\+::\+Phaser\+Ramp\+Exec(), Register\+Test\+::\+Register\+Test(), Storage\+Fifo\+::\+Storage\+Fifo(), Storage\+Fifo\+Acquisition\+::\+Storage\+Fifo\+Acquisition(), Test\+I2\+C\+::\+Test\+I2\+C(), Test\+S\+P\+I\+::\+Test\+S\+P\+I(), Test\+Suite\+::\+Test\+Suite(), Test\+U\+S\+B\+::\+Test\+U\+S\+B(), and Usb\+F\+T\+Interface\+Test\+::\+Usb\+F\+T\+Interface\+Test().


\begin{DoxyCode}
54 \{ \hyperlink{classObject_affbeea1953eb5163573b92fad8f75727}{m\_title} = \hyperlink{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{title} ; \} \textcolor{comment}{//< Set Object m\_title}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_aae534cc9d982bcb9b99fd505f2e103a5}\label{classObject_aae534cc9d982bcb9b99fd505f2e103a5}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Type@{set\+Type}}
\index{set\+Type@{set\+Type}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Type()}{setType()}}
{\footnotesize\ttfamily void Object\+::set\+Type (\begin{DoxyParamCaption}\item[{std\+::string}]{type }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 52 of file Object.\+h.



References Object\+::m\+\_\+type, and Object\+::type().



Referenced by A3\+P\+E\+::\+A3\+P\+E(), A3\+P\+E\+\_\+\+Bit\+Flip\+::\+A3\+P\+E\+\_\+\+Bit\+Flip(), Acquisition\+::\+Acquisition(), A\+D\+C\+Measurement\+::\+A\+D\+C\+Measurement(), Computer\+::\+Computer(), Croc\+::\+Croc(), C\+U\+\_\+v1\+::\+C\+U\+\_\+v1(), Current\+Measurement\+::\+Current\+Measurement(), D\+C\+U\+::\+D\+C\+U(), Emulate\+F\+E\+::\+Emulate\+F\+E(), export\+\_\+obj(), F\+E\+B\+\_\+v1\+::\+F\+E\+B\+\_\+v1(), Fe\+P\+G\+A\+::\+Fe\+P\+G\+A(), I\+C\+E\+C\+A\+Lv3\+::\+I\+C\+E\+C\+A\+Lv3(), I\+C\+Phaser\+::\+I\+C\+Phaser(), Application\+::initialize(), Interface\+::\+Interface(), I\+Odata\+::\+I\+Odata(), I\+Oobject\+::\+I\+Oobject(), M\+S\+Oxxxx\+::\+M\+S\+Oxxxx(), N\+I6008\+::\+N\+I6008(), Object\+::\+Object(), Phaser\+::\+Phaser(), Phaser\+Ramp\+Exec\+::\+Phaser\+Ramp\+Exec(), Proto40\+M\+Hz\+\_\+v1\+::\+Proto40\+M\+Hz\+\_\+v1(), R\+A\+M\+::\+R\+A\+M(), Register\+::\+Register(), Register\+Test\+::\+Register\+Test(), Seq\+P\+G\+A\+::\+Seq\+P\+G\+A(), Specs\+Bus\+::\+Specs\+Bus(), Specs\+Glue\+::\+Specs\+Glue(), Specs\+I2c\+::\+Specs\+I2c(), Specs\+Master\+::\+Specs\+Master(), Specs\+Mezzanine\+::\+Specs\+Mezzanine(), Specs\+Parallel\+Bus\+::\+Specs\+Parallel\+Bus(), Specs\+Slave\+::\+Specs\+Slave(), Storage\+Fifo\+::\+Storage\+Fifo(), Storage\+Fifo\+Acquisition\+::\+Storage\+Fifo\+Acquisition(), Test\+I2\+C\+::\+Test\+I2\+C(), Test\+S\+P\+I\+::\+Test\+S\+P\+I(), Test\+Suite\+::\+Test\+Suite(), Test\+U\+S\+B\+::\+Test\+U\+S\+B(), Usb\+F\+T\+Interface\+::\+Usb\+F\+T\+Interface(), Usb\+F\+T\+Interface\+Test\+::\+Usb\+F\+T\+Interface\+Test(), Usb\+F\+T\+M\+L\+Interface\+::\+Usb\+F\+T\+M\+L\+Interface(), Usb\+I2c\+Bus\+::\+Usb\+I2c\+Bus(), Usb\+M\+L\+I2c\+Bus\+::\+Usb\+M\+L\+I2c\+Bus(), Usb\+M\+L\+Spi\+Bus\+::\+Usb\+M\+L\+Spi\+Bus(), and Usb\+Spi\+Bus\+::\+Usb\+Spi\+Bus().


\begin{DoxyCode}
52 \{ \hyperlink{classObject_a457a600fe8c00eb1034374f75110a78c}{m\_type}  = \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type}  ; \} \textcolor{comment}{//< Set Object m\_type}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}\label{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!show\+Config@{show\+Config}}
\index{show\+Config@{show\+Config}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{show\+Config()}{showConfig()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::show\+Config (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Definition at line 150 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References Object\+::info(), itohs(), itos(), conf\+Reg\+Data\+::locus, L\+O\+C\+U\+S\+\_\+0350\+\_\+\+UA, L\+O\+C\+U\+S\+\_\+1400\+\_\+\+UA, L\+O\+C\+U\+S\+\_\+2300\+\_\+\+UA, L\+O\+C\+U\+S\+\_\+3000\+\_\+\+UA, conf\+Reg\+Data\+::lvds\+Out\+En, m\+\_\+config\+Addr, m\+\_\+rx\+Config, conf\+Reg\+Data\+::n\+V\+Control\+En, conf\+Reg\+Data\+::pad\+Debug, conf\+Reg\+Data\+::phase\+Int, and conf\+Reg\+Data\+::phase\+Ta\+H\+Adc.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
151 \{
152     std::string lvdsCurrent;    
153     \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn})
154     \{
155         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63a259de7b287dcc219dd6cda577c9ebc4c}{LOCUS\_3000\_UA}) lvdsCurrent = \textcolor{stringliteral}{"3.00"};
156         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63a06d3e527062b8ffd220520be69e0d4e6}{LOCUS\_2300\_UA}) lvdsCurrent = \textcolor{stringliteral}{"2.30"};
157         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63aaf5de18b5633f00e781bb74b6c3850d3}{LOCUS\_1400\_UA}) lvdsCurrent = \textcolor{stringliteral}{"1.40"};
158         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63abcd44318e3bbcab80cb33b8ac0638fa0}{LOCUS\_0350\_UA}) lvdsCurrent = \textcolor{stringliteral}{"0.35"};     
159     \}
160     \textcolor{keywordflow}{else} lvdsCurrent = \textcolor{stringliteral}{"0.00"};
161     
162     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Configuration register @SPI = 0x"} + \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(\hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\_configAddr})             ,\textcolor{stringliteral}{"
      LSDCv1::showConfig"});
163     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Integrator clock phase (ns) = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt})          ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
164     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"T&H // ADC clock phase (ns) = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc})       ,\textcolor{stringliteral}{"LSDCv1::showConfig"});   
165     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"LVDS Clock Output enable    = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}((\textcolor{keywordtype}{int})\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn})    ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
166     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"LVDS Output Current (mA)    = "} + lvdsCurrent                        ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
167     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"VControl Output enable      = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}((\textcolor{keywordtype}{int})!\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn}) ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
168     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"CMOS Pads debug             = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}((\textcolor{keywordtype}{int})\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug})     ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
169 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}\label{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!spi\+B\+E\+R\+Test@{spi\+B\+E\+R\+Test}}
\index{spi\+B\+E\+R\+Test@{spi\+B\+E\+R\+Test}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{spi\+B\+E\+R\+Test()}{spiBERTest()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::spi\+B\+E\+R\+Test (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{long}]{n\+Frames }\end{DoxyParamCaption})}



Definition at line 175 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References config\+Reg\+Bulk\+Read(), config\+Reg\+Bulk\+Write(), Object\+::debug(), itohs(), itos(), m\+\_\+fer, m\+\_\+n\+Bad, m\+\_\+rx\+Config\+Bits, and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
176 \{
177     \textcolor{keywordtype}{int} i;
178     \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} writeData = 0x0000;
179     \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} readData, retry1, retry2, retry3;
180 
181     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"Starting SPI BER test..."});
182     \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad} = 0;
183     \textcolor{keywordflow}{for}(i=0;i<nFrames;i++)
184     \{
185         \textcolor{comment}{//I read and write the same register and I check if read data is OK.}
186         writeData = rand() + rand();    
187         \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(confRegAddr,writeData);
188 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);
189         \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);    
190 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);
191         readData = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};
192         \textcolor{keywordflow}{if}(writeData != readData)
193         \{
194             \textcolor{comment}{//If data is not OK I check how many bits are wrong.}
195             \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad}++;
196             \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"Mismatch: W = 0x"} + \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(writeData) + \textcolor{stringliteral}{", R = 0x"} + 
      \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(readData) + \textcolor{stringliteral}{"."},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});
197             \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"Retry..."},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});
198             \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
199 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);            
200             retry1 = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};
201             \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
202 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);            
203             retry2 = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};
204             \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
205 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);            
206             retry3 = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};          
207             \textcolor{keywordflow}{if}(retry1 == retry2 && retry1 == retry3 && retry2 == retry3)
208             \{
209                 \textcolor{keywordflow}{if}(retry1 == readData)  \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"It was a Write error!"},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});      
          
210                 \textcolor{keywordflow}{if}(retry1 == writeData) \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"It was a Read error!"},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});       
         
211             \} 
212         \}
213     \}
214     \hyperlink{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}{m\_fer} = (double) \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad} / nFrames;
215     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"SPI BER test finished!!!"});
216     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"Bad frames = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(\hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad}) + \textcolor{stringliteral}{"/"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(nFrames) + \textcolor{stringliteral}{"."});
217 \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a73a0f1a41828fdd8303dd662446fb6c3}\label{classObject_a73a0f1a41828fdd8303dd662446fb6c3}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!title@{title}}
\index{title@{title}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{title()}{title()}}
{\footnotesize\ttfamily std\+::string Object\+::title (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 31 of file Object.\+h.



References Object\+::m\+\_\+title.



Referenced by export\+\_\+obj(), export\+\_\+proc(), Data\+::hist2d(), Storage\+Fifo\+Acquisition\+::initialize(), Acquisition\+::initialize(), Current\+Measurement\+::initialize(), A\+D\+C\+Measurement\+::initialize(), A3\+P\+E\+\_\+\+Bit\+Flip\+::\+Plot(), Usb\+F\+T\+Interface\+Test\+::\+Plot(), Test\+Suite\+::\+Plot(), Test\+U\+S\+B\+::\+Plot(), Test\+S\+P\+I\+::\+Plot(), Test\+I2\+C\+::\+Plot(), Object\+::set\+Title(), and Application\+::terminate().


\begin{DoxyCode}
31 \{ \textcolor{keywordflow}{return} \hyperlink{classObject_affbeea1953eb5163573b92fad8f75727}{m\_title};      \} \textcolor{comment}{// < Get Object m\_title}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a76e914b9a677a22a82deb74d892bf261}\label{classHierarchy_a76e914b9a677a22a82deb74d892bf261}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!tree@{tree}}
\index{tree@{tree}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{tree()}{tree()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Hierarchy\+::tree (\begin{DoxyParamCaption}\item[{std\+::string}]{indent = {\ttfamily std\+:\+:string(\char`\"{}\char`\"{})} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inherited]}}



Definition at line 310 of file Hierarchy.\+cpp.



References Hierarchy\+::children(), Object\+::info(), Object\+::msg\+Svc(), Object\+::name(), Msg\+Svc\+::\+N\+O\+NE, and Object\+::type().


\begin{DoxyCode}
310                                     \{
311   std::string line=indent+\textcolor{stringliteral}{" -> "}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{"["}+\hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type}()+\textcolor{stringliteral}{"] "};
312   \textcolor{keywordflow}{if} (std::string(\textcolor{stringliteral}{""})==indent)\{
313     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Hierarchy for Object "}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{"["}+\hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type}()+\textcolor{stringliteral}{"]"},\textcolor{stringliteral}{"Hierarchy::tree"});
314   \}
315   \hyperlink{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{msgSvc}(\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a9be9ae32fed8e1e6eba4a58692210fbd}{MsgSvc::NONE},line,\textcolor{stringliteral}{""});
316   std::vector<Hierarchy*> list = \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children}();
317   std::vector<Hierarchy*>::iterator iter;
318   \textcolor{keywordflow}{for} (iter=list.begin() ; iter!=list.end() ; ++iter)\{
319     std::string tab=\textcolor{stringliteral}{"  "};
320     (*iter)->tree(indent+tab);
321   \}
322 \}
\end{DoxyCode}
\mbox{\Hypertarget{classHierarchy_a594c294c5f60c230e106d522ed008212}\label{classHierarchy_a594c294c5f60c230e106d522ed008212}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!tree@{tree}}
\index{tree@{tree}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{tree()}{tree()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Hierarchy\+::tree (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 46 of file Hierarchy.\+h.



References Hierarchy\+::m\+\_\+parent, and Hierarchy\+::tree().



Referenced by Hierarchy\+::children(), export\+\_\+obj(), and Hierarchy\+::tree().


\begin{DoxyCode}
46 \{ \hyperlink{classHierarchy_a594c294c5f60c230e106d522ed008212}{tree}(\textcolor{stringliteral}{""}); \};                     \textcolor{comment}{// output tree of Hierarchy from object}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a84f99f70f144a83e1582d1d0f84e4e62}\label{classObject_a84f99f70f144a83e1582d1d0f84e4e62}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!type@{type}}
\index{type@{type}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{type()}{type()}}
{\footnotesize\ttfamily std\+::string Object\+::type (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 29 of file Object.\+h.



References Object\+::m\+\_\+type.



Referenced by D\+L\+L\+Mgr\+::destroy(), D\+L\+L\+::destroy(), I\+Odata\+::dump(), export\+\_\+obj(), Usb\+M\+L\+I2c\+Bus\+::init(), Usb\+M\+L\+Spi\+Bus\+::init(), Usb\+I2c\+Bus\+::init(), Usb\+Spi\+Bus\+::init(), Storage\+Fifo\+::initialize(), Storage\+Fifo\+Acquisition\+::initialize(), A3\+P\+E\+\_\+\+Bit\+Flip\+::initialize(), Acquisition\+::initialize(), Emulate\+F\+E\+::initialize(), Phaser\+Ramp\+Exec\+::initialize(), Proc\+Data\+Base\+::list(), Hierarchy\+::parent(), Hierarchy\+::path\+Typed(), D\+L\+L\+::print(), Proc\+Data\+Base\+::proc\+List(), Application\+::set\+Config(), Element\+::set\+Connection(), Emulate\+F\+E\+::set\+Generation\+Type(), Object\+::set\+Type(), and Hierarchy\+::tree().


\begin{DoxyCode}
29 \{ \textcolor{keywordflow}{return} \hyperlink{classObject_a457a600fe8c00eb1034374f75110a78c}{m\_type};       \} \textcolor{comment}{//< Get Object m\_type}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}\label{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!update@{update}}
\index{update@{update}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{update()}{update()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::update (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

Update the \hyperlink{classElement}{Element} configuration from the actual hardware 

Implements \hyperlink{classElement_a4e6c83efae95616ebddd03c793a26661}{Element}.



Definition at line 154 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by A3\+P\+E\+\_\+\+Bit\+Flip.\+A3\+P\+E\+\_\+\+Bit\+Flip\+::\+\_\+\+\_\+init\+\_\+\+\_\+(), Acquisition.\+Acquisition\+::\+\_\+\+\_\+init\+\_\+\+\_\+(), Emulate\+F\+E.\+Emulate\+F\+E\+::\+\_\+\+\_\+init\+\_\+\+\_\+(), App\+Frame.\+App\+Frame\+::delete\+Hardware(), Conf\+Frame.\+Conf\+Frame\+::on\+Change(), Graph\+Frame.\+Graph\+Frame\+::on\+Change(), Cfg\+Frame.\+Cfg\+Frame\+::on\+Change(), Conf\+Frame.\+Conf\+Frame\+::on\+Edit(), App\+Frame.\+App\+Frame\+::on\+Load(), Conf\+Frame.\+Conf\+Frame\+::on\+Re\+Load(), Graph\+Frame.\+Graph\+Frame\+::on\+Re\+Load(), Cfg\+Frame.\+Cfg\+Frame\+::on\+Re\+Load(), and App\+Frame.\+App\+Frame\+::on\+Re\+Load().


\begin{DoxyCode}
154                  \{
155     
156   \};
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a83d2db2df682907ea1115ad721c1c4a1}\label{classObject_a83d2db2df682907ea1115ad721c1c4a1}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!verbose@{verbose}}
\index{verbose@{verbose}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{verbose()}{verbose()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Object\+::verbose (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 36 of file Object.\+h.



References Object\+::m\+\_\+log, Object\+::m\+\_\+name, Msg\+Svc\+::msg\+Svc(), and Msg\+Svc\+::\+V\+E\+R\+B\+O\+SE.



Referenced by D\+C\+U\+::acquire(), export\+\_\+obj(), D\+C\+U\+::init(), Application\+::prepare(), Usb\+F\+T\+Interface\+::read(), Usb\+F\+T\+M\+L\+Interface\+::read(), D\+C\+U\+::read\+Mode(), D\+C\+U\+::reset(), D\+C\+U\+::set\+H\+I\+R(), D\+C\+U\+::set\+L\+I\+R(), Specs\+Interface\+::specs\+Read\+I2c(), Specs\+Interface\+::specs\+Read\+Parallel(), Specs\+Interface\+::specs\+Read\+Register(), Specs\+Interface\+::specs\+Write\+I2c(), Specs\+Interface\+::specs\+Write\+Parallel(), Specs\+Interface\+::specs\+Write\+Register(), Usb\+F\+T\+Interface\+::usb\+Read(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U16(), Usb\+F\+T\+Interface\+::usb\+Read\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U32(), Usb\+F\+T\+Interface\+::usb\+Read\+U32(), Usb\+F\+T\+Interface\+::usb\+Read\+U8(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Read\+U8(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write(), Usb\+F\+T\+Interface\+::usb\+Write(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+Read(), Usb\+F\+T\+Interface\+::usb\+Write\+Read(), Usb\+F\+T\+Interface\+::usb\+Write\+U16(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U16(), Usb\+F\+T\+Interface\+::usb\+Write\+U32(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U32(), Usb\+F\+T\+Interface\+::usb\+Write\+U8(), Usb\+F\+T\+M\+L\+Interface\+::usb\+Write\+U8(), wait(), Usb\+F\+T\+Interface\+::write(), and Usb\+F\+T\+M\+L\+Interface\+::write().


\begin{DoxyCode}
36 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926af655256b06494ade5ba830abe5401ec9}{MsgSvc::VERBOSE} , mymsg, \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a2d4120195317e2a3c6532e8bb9f3da68}\label{classObject_a2d4120195317e2a3c6532e8bb9f3da68}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!verbose@{verbose}}
\index{verbose@{verbose}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{verbose()}{verbose()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Object\+::verbose (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 44 of file Object.\+h.



References Object\+::m\+\_\+log, Msg\+Svc\+::msg\+Svc(), and Msg\+Svc\+::\+V\+E\+R\+B\+O\+SE.


\begin{DoxyCode}
44 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926af655256b06494ade5ba830abe5401ec9}{MsgSvc::VERBOSE} , mymsg, \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a65cd4fda577711660821fd2cd5a3b4c9}\label{classObject_a65cd4fda577711660821fd2cd5a3b4c9}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!warning@{warning}}
\index{warning@{warning}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{warning()}{warning()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Object\+::warning (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 39 of file Object.\+h.



References Object\+::m\+\_\+log, Object\+::m\+\_\+name, Msg\+Svc\+::msg\+Svc(), and Msg\+Svc\+::\+W\+A\+R\+N\+I\+NG.



Referenced by D\+C\+U\+::acquire(), A3\+P\+E\+::acquisition(), Plot\+::add(), Application\+::bookkeeping(), check\+Cmd(), Hierarchy\+::child(), Hierarchy\+::child\+Typed(), Usb\+Spi\+Bus\+::clock\+Divider(), config\+Reg\+Bulk\+Read(), config\+Reg\+Bulk\+Write(), Element\+::connection(), D\+C\+U\+::convert(), Application\+::create(), Specs\+Glue\+::date(), Specs\+Mezzanine\+::date(), Specs\+Slave\+::detect(), N\+I6008\+::device(), A3\+P\+E\+\_\+\+Bit\+Flip\+::execute(), Acquisition\+::execute(), Usb\+F\+T\+Interface\+Test\+::execute(), export\+\_\+obj(), F\+E\+B\+\_\+v1\+::gbt\+Acknowledge\+Config(), F\+E\+B\+\_\+v1\+::gbt\+Clock\+Strength(), F\+E\+B\+\_\+v1\+::gbt\+D\+L\+L\+Reset(), get\+Config\+Reg(), Specs\+Glue\+::i2c\+Clk\+Mode(), D\+C\+U\+::init(), Specs\+Slave\+::init(), Storage\+Fifo\+::initialize(), Storage\+Fifo\+Acquisition\+::initialize(), Acquisition\+::initialize(), A3\+P\+E\+\_\+\+Bit\+Flip\+::initialize(), Emulate\+F\+E\+::initialize(), Test\+I2\+C\+::initialize(), Test\+S\+P\+I\+::initialize(), Test\+U\+S\+B\+::initialize(), Specs\+Glue\+::led(), Specs\+Mezzanine\+::led(), A3\+P\+E\+::load\+Trigger(), Application\+::loop(), Application\+::make\+Dir(), Data\+::name(), Application\+::prepare(), Usb\+I2c\+Bus\+::read(), Phaser\+::read(), I\+C\+Phaser\+::read(), Usb\+Spi\+Bus\+::read(), D\+C\+U\+::read\+Mode(), D\+C\+U\+::reset(), Specs\+Slave\+::reset(), Specs\+Master\+::reset(), I\+C\+Phaser\+::reset(), Specs\+Slave\+::reset\+Internal(), Server\+::\+Server(), F\+E\+B\+\_\+v1\+::set\+Calib\+Cte(), Storage\+Fifo\+Acquisition\+::set\+Channels(), Acquisition\+::set\+Channels(), Usb\+Spi\+Bus\+::set\+Clock\+Divider(), F\+E\+B\+\_\+v1\+::set\+Clock\+Falling\+Edge(), Application\+::set\+Config(), set\+Config\+Reg(), Storage\+Fifo\+Acquisition\+::set\+Depth(), Acquisition\+::set\+Depth(), A3\+P\+E\+::set\+Enable\+A\+D\+C(), F\+E\+B\+\_\+v1\+::set\+Gain4(), F\+E\+B\+\_\+v1\+::set\+Gbt80\+M\+Hz\+Clk\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Clock\+Strength(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Data\+Path(), F\+E\+B\+\_\+v1\+::set\+Gbt\+D\+L\+L\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Enable\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Mode(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Term\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Track\+Mode(), D\+C\+U\+::set\+H\+I\+R(), Specs\+Glue\+::set\+I2c\+Clk\+Mode(), Specs\+Mezzanine\+::set\+Led(), D\+C\+U\+::set\+L\+I\+R(), F\+E\+B\+\_\+v1\+::set\+Output\+Eport(), A3\+P\+E\+::set\+Pipeline(), F\+E\+B\+\_\+v1\+::set\+Pseudo\+A\+D\+C\+Enable(), F\+E\+B\+\_\+v1\+::set\+Pseudo\+P\+M\+Enable(), R\+A\+M\+::set\+Size(), Specs\+Master\+::set\+Speed(), F\+E\+B\+\_\+v1\+::set\+Stop\+Inj\+Loop(), F\+E\+B\+\_\+v1\+::set\+Test\+Duration(), I\+Odata\+::set\+U16(), I\+Odata\+::set\+U32(), I\+Odata\+::set\+U8(), Test\+Suite\+::sigma(), Specs\+Interface\+::specs\+Read\+I2c(), Specs\+Interface\+::specs\+Read\+Parallel(), Specs\+Interface\+::specs\+Read\+Register(), Specs\+Interface\+::specs\+Write\+I2c(), Specs\+Interface\+::specs\+Write\+Parallel(), Specs\+Interface\+::specs\+Write\+Register(), spi\+B\+E\+R\+Test(), I\+C\+E\+C\+A\+Lv3\+::spi\+F\+E\+R\+Test(), I\+C\+E\+C\+A\+Lv3\+::spi\+Read(), I\+C\+E\+C\+A\+Lv3\+::spi\+Write(), I\+C\+E\+C\+A\+Lv3\+::spi\+Write\+Safe(), Server\+::start(), I\+C\+Phaser\+::status(), Application\+::svc\+Plot(), Application\+::svc\+Running(), Data\+::title(), Server\+::update\+Config(), Server\+::update\+State(), Data\+::vector\+Ptr(), Usb\+I2c\+Bus\+::write(), Phaser\+::write(), I\+C\+Phaser\+::write(), Usb\+Spi\+Bus\+::write(), F\+E\+B\+\_\+v1\+::write\+Fifo\+Inject\+F\+E(), and F\+E\+B\+\_\+v1\+::write\+Fifo\+L\+L\+T\+F\+E().


\begin{DoxyCode}
39 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a7cefae88f2ba26b2b05b676a383c834b}{MsgSvc::WARNING} , mymsg, \hyperlink{classObject_a8b83c95c705d2c3ba0d081fe1710f48d}{m\_name} ); \}
\end{DoxyCode}
\mbox{\Hypertarget{classObject_a11f101db4dd73d9391b0231818881d86}\label{classObject_a11f101db4dd73d9391b0231818881d86}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!warning@{warning}}
\index{warning@{warning}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{warning()}{warning()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Object\+::warning (\begin{DoxyParamCaption}\item[{std\+::string}]{mymsg,  }\item[{std\+::string}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [inherited]}}



Definition at line 47 of file Object.\+h.



References Object\+::m\+\_\+log, Msg\+Svc\+::msg\+Svc(), and Msg\+Svc\+::\+W\+A\+R\+N\+I\+NG.


\begin{DoxyCode}
47 \{ \hyperlink{classObject_a0d269813dd7ac1f24bc143031e2963f2}{m\_log}.\hyperlink{classMsgSvc_ad25f18047920cc59a314e5098259711c}{msgSvc} (\hyperlink{classMsgSvc_ae671eb7301996cd049d2da8a65925926a7cefae88f2ba26b2b05b676a383c834b}{MsgSvc::WARNING} , mymsg, \hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name} ); \}
\end{DoxyCode}


\subsection{Member Data Documentation}
\mbox{\Hypertarget{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}\label{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+address@{m\+\_\+address}}
\index{m\+\_\+address@{m\+\_\+address}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+address}{m\_address}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} L\+S\+Delay\+Chip\+V1\+::m\+\_\+address\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 168 of file L\+S\+Delay\+Chip\+V1.\+h.

\mbox{\Hypertarget{classAttrib_a3414521d7a82476e874b25a5407b5e63}\label{classAttrib_a3414521d7a82476e874b25a5407b5e63}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+attrib\+String@{m\+\_\+attrib\+String}}
\index{m\+\_\+attrib\+String@{m\+\_\+attrib\+String}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+attrib\+String}{m\_attribString}}
{\footnotesize\ttfamily std\+::string Attrib\+::m\+\_\+attrib\+String\mbox{[}10\mbox{]}\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [inherited]}}



Definition at line 105 of file Attrib.\+h.



Referenced by Attrib\+::\+Attrib(), and Attrib\+::attributs().

\mbox{\Hypertarget{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}\label{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+config\+Addr@{m\+\_\+config\+Addr}}
\index{m\+\_\+config\+Addr@{m\+\_\+config\+Addr}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+config\+Addr}{m\_configAddr}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} L\+S\+Delay\+Chip\+V1\+::m\+\_\+config\+Addr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 172 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by get\+Config\+Reg(), and show\+Config().

\mbox{\Hypertarget{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}\label{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+connection@{m\+\_\+connection}}
\index{m\+\_\+connection@{m\+\_\+connection}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+connection}{m\_connection}}
{\footnotesize\ttfamily \hyperlink{classHierarchy}{Hierarchy}$\ast$ Element\+::m\+\_\+connection\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [inherited]}}



Definition at line 70 of file Element.\+h.



Referenced by Usb\+Spi\+Bus\+::clock\+Divider(), Element\+::connection(), Element\+::\+Element(), Usb\+M\+L\+I2c\+Bus\+::init(), Usb\+M\+L\+Spi\+Bus\+::init(), Usb\+I2c\+Bus\+::init(), Usb\+Spi\+Bus\+::init(), I\+Oobject\+::init(), Usb\+I2c\+Bus\+::read(), Usb\+Spi\+Bus\+::read(), Usb\+Spi\+Bus\+::set\+Clock\+Divider(), Element\+::set\+Connection(), Usb\+I2c\+Bus\+::write(), and Usb\+Spi\+Bus\+::write().

\mbox{\Hypertarget{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}\label{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+fer@{m\+\_\+fer}}
\index{m\+\_\+fer@{m\+\_\+fer}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+fer}{m\_fer}}
{\footnotesize\ttfamily double L\+S\+Delay\+Chip\+V1\+::m\+\_\+fer\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 175 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by spi\+B\+E\+R\+Test().

\mbox{\Hypertarget{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}\label{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+n\+Bad@{m\+\_\+n\+Bad}}
\index{m\+\_\+n\+Bad@{m\+\_\+n\+Bad}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+n\+Bad}{m\_nBad}}
{\footnotesize\ttfamily long L\+S\+Delay\+Chip\+V1\+::m\+\_\+n\+Bad\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 174 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by spi\+B\+E\+R\+Test().

\mbox{\Hypertarget{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}\label{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+reg\+Config@{m\+\_\+reg\+Config}}
\index{m\+\_\+reg\+Config@{m\+\_\+reg\+Config}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+reg\+Config}{m\_regConfig}}
{\footnotesize\ttfamily \hyperlink{classRegister}{Register}$\ast$ L\+S\+Delay\+Chip\+V1\+::m\+\_\+reg\+Config\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 166 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by config\+Reg\+Bulk\+Read(), and config\+Reg\+Bulk\+Write().

\mbox{\Hypertarget{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}\label{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+reg\+Status@{m\+\_\+reg\+Status}}
\index{m\+\_\+reg\+Status@{m\+\_\+reg\+Status}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+reg\+Status}{m\_regStatus}}
{\footnotesize\ttfamily \hyperlink{classRegister}{Register}$\ast$ L\+S\+Delay\+Chip\+V1\+::m\+\_\+reg\+Status\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 167 of file L\+S\+Delay\+Chip\+V1.\+h.

\mbox{\Hypertarget{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}\label{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+rx\+Config@{m\+\_\+rx\+Config}}
\index{m\+\_\+rx\+Config@{m\+\_\+rx\+Config}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+rx\+Config}{m\_rxConfig}}
{\footnotesize\ttfamily \hyperlink{structconfRegData}{conf\+Reg\+Data} L\+S\+Delay\+Chip\+V1\+::m\+\_\+rx\+Config\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 171 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by get\+Config\+Reg(), set\+Config\+Reg\+Debug\+Mode(), set\+Config\+Reg\+L\+O\+C\+U\+S(), set\+Config\+Reg\+L\+V\+D\+S\+Out\+En(), set\+Config\+Reg\+Phase\+A\+D\+C(), set\+Config\+Reg\+Phase\+I\+N\+T(), set\+Config\+Reg\+Phase\+T\+H(), set\+Config\+Reg\+V\+Control\+Out\+En(), and show\+Config().

\mbox{\Hypertarget{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}\label{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+rx\+Config\+Bits@{m\+\_\+rx\+Config\+Bits}}
\index{m\+\_\+rx\+Config\+Bits@{m\+\_\+rx\+Config\+Bits}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+rx\+Config\+Bits}{m\_rxConfigBits}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} L\+S\+Delay\+Chip\+V1\+::m\+\_\+rx\+Config\+Bits\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 170 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by config\+Reg\+Bulk\+Read(), get\+Config\+Reg(), and spi\+B\+E\+R\+Test().



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Bcn/inc/\hyperlink{LSDelayChipV1_8h}{L\+S\+Delay\+Chip\+V1.\+h}\item 
/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Bcn/src/\hyperlink{LSDelayChipV1_8cpp}{L\+S\+Delay\+Chip\+V1.\+cpp}\end{DoxyCompactItemize}
