{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 4,
    "design__inferred_latch__count": 0,
    "design__instance__count": 13480,
    "design__instance__area": 158452,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1060,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 131,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 4,
    "power__internal__total": 0.0016921416390687227,
    "power__switching__total": 0.0008605342009104788,
    "power__leakage__total": 1.5259439578585443e-07,
    "power__total": 0.002552828285843134,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.272995,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.272995,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.318381,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.446231,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.318381,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.344398,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1992,
    "design__max_fanout_violation__count": 131,
    "design__max_cap_violation__count": 724,
    "clock__skew__worst_hold": -0.79839,
    "clock__skew__worst_setup": -2.372222,
    "timing__hold__ws": 0.110121,
    "timing__setup__ws": 7.962911,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.110121,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 10.310948,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1030.4 225.76",
    "design__core__bbox": "2.76 2.72 1027.64 223.04",
    "design__io": 45,
    "design__die__area": 232623,
    "design__core__area": 225802,
    "design__instance__count__stdcell": 13479,
    "design__instance__area__stdcell": 103837,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.701731,
    "design__instance__utilization__stdcell": 0.606572,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 410366,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 499,
    "antenna__violating__nets": 47,
    "antenna__violating__pins": 63,
    "route__antenna_violation__count": 47,
    "route__net": 11169,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 15682,
    "route__wirelength__iter:1": 498945,
    "route__drc_errors__iter:2": 10175,
    "route__wirelength__iter:2": 495401,
    "route__drc_errors__iter:3": 9849,
    "route__wirelength__iter:3": 494741,
    "route__drc_errors__iter:4": 3255,
    "route__wirelength__iter:4": 493854,
    "route__drc_errors__iter:5": 971,
    "route__wirelength__iter:5": 493902,
    "route__drc_errors__iter:6": 450,
    "route__wirelength__iter:6": 493989,
    "route__drc_errors__iter:7": 153,
    "route__wirelength__iter:7": 493792,
    "route__drc_errors__iter:8": 70,
    "route__wirelength__iter:8": 493782,
    "route__drc_errors__iter:9": 38,
    "route__wirelength__iter:9": 493726,
    "route__drc_errors__iter:10": 21,
    "route__wirelength__iter:10": 493717,
    "route__drc_errors__iter:11": 21,
    "route__wirelength__iter:11": 493717,
    "route__drc_errors__iter:12": 0,
    "route__wirelength__iter:12": 493705,
    "route__drc_errors": 0,
    "route__wirelength": 493705,
    "route__vias": 96306,
    "route__vias__singlecut": 96306,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 984.545,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 63,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1847,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 131,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 650,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.317047,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.317047,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.860047,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.094228,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.860047,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 10.599152,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 63,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 577,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 131,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.842435,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.842435,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11198,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.369199,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.11198,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.55056,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 63,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 972,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 131,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.204521,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.204521,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.313834,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.599891,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.313834,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.612921,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 63,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1606,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 131,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 546,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.196366,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.196366,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.850603,
    "timing__setup__ws__corner:min_ss_100C_1v60": 8.344287,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.850603,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 11.098061,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 63,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 406,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 131,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.79839,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.79839,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.110121,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 11.479518,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110121,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 18.728357,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 63,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1142,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 131,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 7,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.305387,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.305387,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.322754,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.363865,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.322754,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.176973,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 63,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1992,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 131,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 724,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.372222,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.372222,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.869504,
    "timing__setup__ws__corner:max_ss_100C_1v60": 7.962911,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.869504,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 10.310948,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 63,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 616,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 131,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.865174,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.865174,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.116464,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 11.305429,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116464,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.437708,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 63,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 63,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79976,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 4.05483e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000238352,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000590725,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.50763e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000590725,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.05e-05,
    "ir__drop__worst": 0.000238,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}