<html>
  <head>
    <title>reconstructionRewritePhi.c</title>
    <link href="https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.2.0/build/styles/darcula.min.css" rel="stylesheet">
    <script src="https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.2.0/build/highlight.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.2.0/build/languages/c.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.2.0/build/languages/x86asm.min.js"></script>
    <script>hljs.initHighlightingOnLoad();</script>
    <style>pre { margin: 0; }code { white-space: pre-wrap; }body { font-size: 16px !important; font-family: 'Fira Code', monospace !important; }table { border-collapse: collapse; }td { border-bottom: 1px solid #CCCCCC; }.right { text-align: right; }.arrow { padding: 0 8px; }</style>
  </head>
  <body class="hljs"></body>
</html>
<h2>Initial MachineInstructions (with parallel copies)</h2>
InstrBlock(id = 0, seq = 9, h = 0, succ = [1])<br>
<pre><code class="language-x86asm">mov signed int r v1, 111
mov signed int u v1, 222
mov signed int i v1, 0
jmp .block_1
</code></pre>
InstrBlock(id = 1, seq = 8, h = 1, succ = [2, 3])<br>
<pre><code class="language-x86asm">signed int r v2 ← φ(n0 v1, n9 v4)
signed int u v2 ← φ(n0 v1, n9 v4)
signed int i v2 ← φ(n0 v1, n9 v3)
signed int __postfix_copy_0 v1 ← φ(n0 v0, n9 v2)</code></pre>
<pre><code class="language-x86asm">cmp signed int i v2, 2
jl .block_2
jmp .block_3
</code></pre>
InstrBlock(id = 2, seq = 4, h = 2, succ = [4, 6])<br>
<pre><code class="language-x86asm">mov signed int i v4, signed int i v2
parallel copy [signed int r v7, signed int u v7, signed int i v7] ← [signed int r v2, signed int u v2, signed int i v4]
	mov rdi, &quot;%d&quot;
	mov rax, 0
call printf
	[constrains signed int i v2 to register rsi]
	[result signed int vreg8 constrained to register rax]
	[dummy args: rax | dummy res: rax, rcx, rdx, rsi, rdi, r8, r9, r10, r11, zmm0, zmm1, zmm2, zmm3, zmm4, zmm5, zmm6, zmm7, zmm8, zmm9, zmm10, zmm11, zmm12, zmm13, zmm14, zmm15, zmm16, zmm17, zmm18, zmm19, zmm20, zmm21, zmm22, zmm23, zmm24, zmm25, zmm26, zmm27, zmm28, zmm29, zmm30, zmm31]
	add rsp, 0
mov signed int vreg0, signed int vreg8
cmp signed int i v7, 1
jge .block_4
jmp .block_6
</code></pre>
InstrBlock(id = 3, seq = 7, h = 2, succ = [10, 12])<br>
<pre><code class="language-x86asm">mov signed int vreg6, signed int r v2
imul signed int vreg6, signed int u v2
cmp signed int vreg6, 20
je .block_10
jmp .block_12
</code></pre>
InstrBlock(id = 4, seq = 3, h = 3, succ = [6])<br>
<pre><code class="language-x86asm">mov signed int r v3, 4
jmp .block_6
</code></pre>
InstrBlock(id = 6, seq = 2, h = 4, succ = [7, 9])<br>
<pre><code class="language-x86asm">signed int r v4 ← φ(n2 v7, n4 v3)
signed int i v5 ← φ(n2 v7, n4 v4)
signed int u v5 ← φ(n2 v7, n4 v2)</code></pre>
<pre><code class="language-x86asm">cmp signed int i v5, 1
jl .block_7
jmp .block_9
</code></pre>
InstrBlock(id = 7, seq = 1, h = 5, succ = [9])<br>
<pre><code class="language-x86asm">mov signed int u v3, 5
jmp .block_9
</code></pre>
InstrBlock(id = 9, seq = 0, h = 6, succ = [1])<br>
<pre><code class="language-x86asm">signed int u v4 ← φ(n6 v5, n7 v3)
signed int i v6 ← φ(n6 v5, n7 v5)</code></pre>
<pre><code class="language-x86asm">mov signed int __postfix_copy_0 v2, signed int i v6
mov signed int vreg3, signed int i v6
add signed int vreg3, 1
mov signed int i v3, signed int vreg3
jmp .block_1
</code></pre>
InstrBlock(id = 10, seq = 6, h = 3, succ = [12])<br>
<pre><code class="language-x86asm">mov signed int r v5, 8
jmp .block_12
</code></pre>
InstrBlock(id = 12, seq = 5, h = 4, succ = [])<br>
<pre><code class="language-x86asm">signed int r v6 ← φ(n3 v2, n10 v5)
signed int u v6 ← φ(n3 v2, n10 v2)</code></pre>
<pre><code class="language-x86asm">mov signed int vreg7, signed int r v6
add signed int vreg7, signed int u v6
mov rax, signed int vreg7
jmp .block_14
</code></pre>
<h2>Register allocation</h2>
<table>
  <thead>
    <tr>
      <th>IRValue</th>
      <th></th>
      <th>MachineRegister</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int r v1</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int u v1</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rbx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int i v1</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rcx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int r v2</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int u v2</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rbx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int i v2</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rsi</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int __postfix_copy_1 v1</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rdx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int i v4</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rcx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int r v7</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register r12</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int u v7</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rbx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int i v7</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register r13</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int vreg8</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int vreg0</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int r v3</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int r v4</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int i v5</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rbx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int u v5</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rcx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int u v3</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rbx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int u v4</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rbx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int i v6</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rcx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int __postfix_copy_1 v2</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rdx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int vreg3</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rcx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int i v3</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rcx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int vreg6</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rcx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int r v5</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int r v6</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int u v6</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rbx</code></pre>
      </td>
    </tr>
    <tr>
      <td class="right">
        <pre><code class="language-x86asm">signed int vreg7</code></pre>
      </td>
      <td class="arrow">→</td>
      <td>
        <pre><code class="language-x86asm">register rax</code></pre>
      </td>
    </tr>
  </tbody>
</table>
<h2>Allocation violations</h2>
[SOFT] coloring violation for register rcx at (block 3, index 1)<br>
<pre><code class="language-x86asm">--&gt;imul signed int vreg6, signed int u v2</code></pre>
[SOFT] coloring violation for register rcx at (block 9, index 2)<br>
<pre><code class="language-x86asm">--&gt;add signed int vreg3, 1</code></pre>
[SOFT] coloring violation for register rax at (block 12, index 1)<br>
<pre><code class="language-x86asm">--&gt;add signed int vreg7, signed int u v6</code></pre>
<h2>Processed MachineInstructions (with applied allocation)</h2>
InstrBlock(id = 15, seq = 9, h = 0, succ = [16])<br>
<pre><code class="language-x86asm">mov eax, 111
mov ebx, 222
mov ecx, 0
mov rsi, rcx
jmp .block_16
</code></pre>
InstrBlock(id = 16, seq = 8, h = 1, succ = [17, 18])<br>
<pre><code class="language-x86asm">cmp esi, 2
jl .block_17
jmp .block_18
</code></pre>
InstrBlock(id = 17, seq = 4, h = 2, succ = [19, 30])<br>
<pre><code class="language-x86asm">mov ecx, esi
mov r12, rax
mov r13, rcx
mov rdi, &quot;%d&quot;
mov al, 0
call printf
add rsp, 0
mov eax, eax
cmp r13d, 1
jge .block_19
jmp .block_30
</code></pre>
InstrBlock(id = 18, seq = 7, h = 2, succ = [25, 27])<br>
<pre><code class="language-x86asm">mov ecx, eax
imul ecx, ebx
cmp ecx, 20
je .block_25
jmp .block_27
</code></pre>
InstrBlock(id = 19, seq = 3, h = 3, succ = [21])<br>
<pre><code class="language-x86asm">mov eax, 4
mov rbx, rbx
mov rbx, rcx
mov rcx, rbx
jmp .block_21
</code></pre>
InstrBlock(id = 21, seq = 2, h = 4, succ = [22, 31])<br>
<pre><code class="language-x86asm">cmp ebx, 1
jl .block_22
jmp .block_31
</code></pre>
InstrBlock(id = 22, seq = 1, h = 5, succ = [24])<br>
<pre><code class="language-x86asm">mov ebx, 5
mov rcx, rbx
jmp .block_24
</code></pre>
InstrBlock(id = 24, seq = 0, h = 6, succ = [16])<br>
<pre><code class="language-x86asm">mov edx, ecx
mov ecx, ecx
add ecx, 1
mov ecx, ecx
mov rsi, rcx
jmp .block_16
</code></pre>
InstrBlock(id = 25, seq = 6, h = 3, succ = [27])<br>
<pre><code class="language-x86asm">mov eax, 8
jmp .block_27
</code></pre>
InstrBlock(id = 27, seq = 5, h = 4, succ = [])<br>
<pre><code class="language-x86asm">mov eax, eax
add eax, ebx
mov eax, eax
jmp .block_29
</code></pre>
InstrBlock(id = 29, seq = 0, h = 2147483647, succ = [])<br>InstrBlock(id = 30, seq = 11, h = 4, succ = [21])<br>
<pre><code class="language-x86asm">mov rax, r12
mov rcx, rbx
mov rbx, r13
jmp .block_21
</code></pre>
InstrBlock(id = 31, seq = 12, h = 6, succ = [24])<br>
<pre><code class="language-x86asm">mov rdx, rbx
mov rbx, rcx
mov rcx, rdx
jmp .block_24
</code></pre>
<h2>Optimized MachineInstructions</h2>
InstrBlock(id = 15, seq = 9, h = 0, succ = [16])<br>
<pre><code class="language-x86asm">mov eax, 111
mov ebx, 222
mov ecx, 0
mov rsi, rcx
jmp .block_16
</code></pre>
(initial: 5 | optimized: 5)<br><br>InstrBlock(id = 16, seq = 8, h = 1, succ = [17, 18])<br>
<pre><code class="language-x86asm">cmp esi, 2
jl .block_17
jmp .block_18
</code></pre>
(initial: 3 | optimized: 3)<br><br>InstrBlock(id = 17, seq = 4, h = 2, succ = [19, 30])<br>
<pre><code class="language-x86asm">mov ecx, esi
mov r12, rax
mov r13, rcx
mov rdi, &quot;%d&quot;
mov al, 0
call printf
add rsp, 0
cmp r13d, 1
jge .block_19
jmp .block_30
</code></pre>
(initial: 11 | optimized: 10)<br><br>InstrBlock(id = 18, seq = 7, h = 2, succ = [25, 27])<br>
<pre><code class="language-x86asm">mov ecx, eax
imul ecx, ebx
cmp ecx, 20
je .block_25
jmp .block_27
</code></pre>
(initial: 5 | optimized: 5)<br><br>InstrBlock(id = 19, seq = 3, h = 3, succ = [21])<br>
<pre><code class="language-x86asm">mov eax, 4
mov rbx, rcx
mov rcx, rbx
jmp .block_21
</code></pre>
(initial: 5 | optimized: 4)<br><br>InstrBlock(id = 21, seq = 2, h = 4, succ = [22, 31])<br>
<pre><code class="language-x86asm">cmp ebx, 1
jl .block_22
jmp .block_31
</code></pre>
(initial: 3 | optimized: 3)<br><br>InstrBlock(id = 22, seq = 1, h = 5, succ = [24])<br>
<pre><code class="language-x86asm">mov ebx, 5
mov rcx, rbx
jmp .block_24
</code></pre>
(initial: 3 | optimized: 3)<br><br>InstrBlock(id = 24, seq = 0, h = 6, succ = [16])<br>
<pre><code class="language-x86asm">mov edx, ecx
add ecx, 1
mov rsi, rcx
jmp .block_16
</code></pre>
(initial: 6 | optimized: 4)<br><br>InstrBlock(id = 25, seq = 6, h = 3, succ = [27])<br>
<pre><code class="language-x86asm">mov eax, 8
jmp .block_27
</code></pre>
(initial: 2 | optimized: 2)<br><br>InstrBlock(id = 27, seq = 5, h = 4, succ = [])<br>
<pre><code class="language-x86asm">add eax, ebx
jmp .block_29
</code></pre>
(initial: 4 | optimized: 2)<br><br>InstrBlock(id = 29, seq = 0, h = 2147483647, succ = [])<br>(initial: 0 | optimized: 0)<br><br>InstrBlock(id = 30, seq = 11, h = 4, succ = [21])<br>
<pre><code class="language-x86asm">mov rax, r12
mov rcx, rbx
mov rbx, r13
jmp .block_21
</code></pre>
(initial: 4 | optimized: 4)<br><br>InstrBlock(id = 31, seq = 12, h = 6, succ = [24])<br>
<pre><code class="language-x86asm">mov rdx, rbx
mov rbx, rcx
mov rcx, rdx
jmp .block_24
</code></pre>
(initial: 4 | optimized: 4)<br><br>
<h2>Original source</h2>
<pre><code class="language-c">#include &lt;stdio.h&gt;
int main() {
  int r = 111;
  int u = 222;
  for (int i = 0; i &lt; 2; i++) {
    printf(&quot;%d&quot;, i);
    if (i &gt;= 1) {
      r = 4;
    }
    if (i &lt; 1) {
      u = 5;
    }
  }
  if (r * u == 20) {
    r = 8;
  }
  return r + u;
}
</code></pre>
