{"vcs1":{"timestamp_begin":1750974909.128496103, "rt":0.36, "ut":0.22, "st":0.07}}
{"vcselab":{"timestamp_begin":1750974909.560589356, "rt":0.21, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1750974909.822320466, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750974908.810291512}
{"VCS_COMP_START_TIME": 1750974908.810291512}
{"VCS_COMP_END_TIME": 1750974910.151016153}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2724134}}
{"stitch_vcselab": {"peak_mem": 2724174}}
