[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Mar 23 2022, 17:09:35
The image is /home/jy/oscpu/bin/non-output/riscv-tests/sh-riscv-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000000 cmtcnt 2
commit group [01]: pc 0080000008 cmtcnt 2
commit group [02]: pc 0080000010 cmtcnt 2 <--
commit group [03]: pc 0000000000 cmtcnt 0
commit group [04]: pc 0000000000 cmtcnt 0
commit group [05]: pc 0000000000 cmtcnt 0
commit group [06]: pc 0000000000 cmtcnt 0
commit group [07]: pc 0000000000 cmtcnt 0
commit group [08]: pc 0000000000 cmtcnt 0
commit group [09]: pc 0000000000 cmtcnt 0
commit group [10]: pc 0000000000 cmtcnt 0
commit group [11]: pc 0000000000 cmtcnt 0
commit group [12]: pc 0000000000 cmtcnt 0
commit group [13]: pc 0000000000 cmtcnt 0
commit group [14]: pc 0000000000 cmtcnt 0
commit group [15]: pc 0000000000 cmtcnt 0

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000000 inst 00000097 wen 1 dst 00000001 data 00000000800004d0
commit inst [01]: pc 0080000004 inst 4d008093 wen 1 dst 00000001 data 00000000800004d0
commit inst [02]: pc 0080000008 inst 0aa00113 wen 1 dst 00000002 data 00000000000000aa
commit inst [03]: pc 008000000c inst 00209023 wen 0 dst 00000000 data 0000000000000000
commit inst [04]: pc 0080000010 inst 00009703 wen 1 dst 0000000e data 0000000000000000
commit inst [05]: pc 0080000014 inst 0aa00393 wen 1 dst 00000007 data 00000000000000aa <--
commit inst [06]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [07]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [08]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [09]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [10]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [11]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [12]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [13]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [14]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [15]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [16]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [17]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [18]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [19]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [20]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [21]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [22]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [23]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [24]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [25]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [26]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [27]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [28]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [29]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [30]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [31]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x00000000800004d0   sp: 0x00000000000000aa   gp: 0x3b2de01a8ff4f4a8 
  tp: 0xf6f2d5da70d1e1a5   t0: 0x0fb9825aace0029a   t1: 0x89652abc0e7f0eb4   t2: 0x00000000000000aa 
  s0: 0xfc9445f29a89e9fe   s1: 0xd134ed2823228964   a0: 0xecc9071ce089c7f0   a1: 0x34af99dbf8e83964 
  a2: 0xe2c88397514f4a44   a3: 0x75fdcd3604c9ec50   a4: 0x00000000000000aa   a5: 0x058fb9faf3b37876 
  a6: 0x7396799f0624457b   a7: 0x4c8a9229fe383d5a   s2: 0xfe702834fdcb5572   s3: 0x304c18e759bf8c68 
  s4: 0x24b6c0aa96e7b84e   s5: 0x7de042846bc4ad31   s6: 0x5e4d52289cb929f0   s7: 0x72dd016bd7b24448 
  s8: 0xbe6ce06db9fbc70b   s9: 0x15b565c2e9548bf9  s10: 0xc04925c54144bd9c  s11: 0x863088faaefbbbb5 
  t3: 0x39197ec63f45fa1d   t4: 0x2a943988d8c80868   t5: 0x2be91e567f64032c   t6: 0xf84d6a8e3448e85e 
 ft0: 0x0000021300d00193  ft1: 0xccd0809bffffc0b7  ft2: 0x2f81011300000117  ft3: 0x0011112300000013 
 ft4: 0xffffc3b700211703  ft5: 0x28771263ccd3839b  ft6: 0x0020029300120213  ft7: 0x00e00193fc5218e3 
 fs0: 0xffffc0b700000213  fs1: 0x00000117bcc0809b  fa0: 0x000000132bc10113  fa1: 0x0011122300000013 
 fa2: 0xffffc3b700411703  fa3: 0x24771263bcc3839b  fa4: 0x0020029300120213  fa5: 0x00f00193fc5216e3 
 fa6: 0xffffb0b700000213  fa7: 0x00000013bbc0809b  fs2: 0x2781011300000117  fs3: 0x0061170300111323 
 fs4: 0xbbc3839bffffb3b7  fs5: 0x0012021320771463  fs6: 0xfc5218e300200293  fs7: 0x0000021301000193 
 fs8: 0xabb0809bffffb0b7  fs9: 0x0000011700000013 fs10: 0x0000001323c10113 fs11: 0x0081170300111423 
 ft8: 0xabb3839bffffb3b7  ft9: 0x001202131c771463 ft10: 0xfc5216e300200293 ft11: 0x0000021301100193 
pc: 0x0000000080000018 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a4 different at pc = 0x0080000010, right= 0x00000000000000aa, wrong = 0x0000000000000000
Core 0: [31mABORT at pc = 0x80000010
[0m[35mtotal guest instructions = 4
[0m[35minstrCnt = 4, cycleCnt = 537, IPC = 0.007449
[0m[34mSeed=0 Guest cycle spent: 538 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 7ms
[0m