

================================================================
== Vitis HLS Report for 'computeP2'
================================================================
* Date:           Tue Jun 28 01:00:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1437290|  8347940|  14.373 ms|  83.479 ms|  1437291|  8347941|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) |    Iteration   |  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |     Latency    |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+
        |- LOOP_P1                |   955696|  6555136|  17066 ~ 117056|          -|          -|     56|        no|
        | + LOOP_P12              |    17064|   117054|    2844 ~ 19509|          -|          -|      6|        no|
        |  ++ add_vectors_label1  |      195|      195|              13|          -|          -|     15|        no|
        |- LOOP_P2                |   303520|   303520|            5420|          -|          -|     56|        no|
        | + LOOP_P21              |     5418|     5418|             903|          -|          -|      6|        no|
        |- Loop 3                 |    20160|    20160|               1|          -|          -|  20160|        no|
        |- LOOP_P3                |    41004|    41004|            6834|          -|          -|      6|        no|
        | + LOOP_P31              |     6832|     6832|             122|          -|          -|     56|        no|
        |  ++ LOOP_P31.1          |      120|      120|               2|          -|          -|     60|        no|
        |- LOOP_P4                |   116274|  1427484|  19379 ~ 237914|          -|          -|      6|        no|
        | + LOOP_P4_1             |    19377|   237912|   19377 ~ 39652|          -|          -|  1 ~ 6|        no|
        |  ++ LOOP_P4_1.1         |       60|       60|               1|          -|          -|     60|        no|
        |- LOOP_N                 |      630|      630|               1|          -|          -|    630|        no|
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 18 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 5 
18 --> 19 21 
19 --> 20 18 
20 --> 19 
21 --> 21 22 
22 --> 23 26 
23 --> 24 22 
24 --> 25 23 
25 --> 24 
26 --> 27 36 
27 --> 28 26 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 35 32 
32 --> 33 32 
33 --> 34 
34 --> 35 
35 --> 27 
36 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 37 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %oil_space, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %oil_space"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P1, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %P1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P2, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %P2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%vec = alloca i64 1"   --->   Operation 44 'alloca' 'vec' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tempt = alloca i64 1" [computeP2/c/computeP2.cpp:41]   --->   Operation 45 'alloca' 'tempt' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%vec_1 = alloca i64 1" [computeP2/c/computeP2.cpp:65]   --->   Operation 46 'alloca' 'vec_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln14 = br void" [computeP2/c/computeP2.cpp:14]   --->   Operation 47 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln14, void, i6 0, void" [computeP2/c/computeP2.cpp:14]   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p1_counter = phi i12 %p1_counter_2, void, i12 0, void"   --->   Operation 49 'phi' 'p1_counter' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %i, i6 1" [computeP2/c/computeP2.cpp:14]   --->   Operation 50 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i" [computeP2/c/computeP2.cpp:14]   --->   Operation 51 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp_eq  i6 %i, i6 56" [computeP2/c/computeP2.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split18, void %.preheader1.preheader" [computeP2/c/computeP2.cpp:14]   --->   Operation 54 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [computeP2/c/computeP2.cpp:14]   --->   Operation 55 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty_39 = trunc i12 %p1_counter" [computeP2/c/computeP2.cpp:26]   --->   Operation 56 'trunc' 'empty_39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %empty_39, i6 0" [computeP2/c/computeP2.cpp:26]   --->   Operation 57 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p1_counter, i2 0" [computeP2/c/computeP2.cpp:26]   --->   Operation 58 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i14 %p_shl3" [computeP2/c/computeP2.cpp:26]   --->   Operation 59 'zext' 'p_shl3_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.10ns)   --->   "%mul = sub i17 %p_shl2, i17 %p_shl3_cast" [computeP2/c/computeP2.cpp:26]   --->   Operation 60 'sub' 'mul' <Predicate = (!icmp_ln14)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0" [computeP2/c/computeP2.cpp:14]   --->   Operation 61 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl" [computeP2/c/computeP2.cpp:14]   --->   Operation 62 'zext' 'p_shl_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i, i1 0" [computeP2/c/computeP2.cpp:14]   --->   Operation 63 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1" [computeP2/c/computeP2.cpp:14]   --->   Operation 64 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%empty_40 = sub i10 %p_shl_cast, i10 %p_shl1_cast" [computeP2/c/computeP2.cpp:14]   --->   Operation 65 'sub' 'empty_40' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%sub_ln23 = sub i6 56, i6 %i" [computeP2/c/computeP2.cpp:23]   --->   Operation 66 'sub' 'sub_ln23' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %sub_ln23" [computeP2/c/computeP2.cpp:18]   --->   Operation 67 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln18 = br void" [computeP2/c/computeP2.cpp:18]   --->   Operation 68 'br' 'br_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln29 = br void %.preheader1" [computeP2/c/computeP2.cpp:29]   --->   Operation 69 'br' 'br_ln29' <Predicate = (icmp_ln14)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln18, void %add_vectors.exit, i3 0, void %.split18" [computeP2/c/computeP2.cpp:18]   --->   Operation 70 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.65ns)   --->   "%add_ln18 = add i3 %j, i3 1" [computeP2/c/computeP2.cpp:18]   --->   Operation 71 'add' 'add_ln18' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i3 %j" [computeP2/c/computeP2.cpp:18]   --->   Operation 72 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln18 = icmp_eq  i3 %j, i3 6" [computeP2/c/computeP2.cpp:18]   --->   Operation 73 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 74 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split16, void" [computeP2/c/computeP2.cpp:18]   --->   Operation 75 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %j, i6 0" [computeP2/c/computeP2.cpp:23]   --->   Operation 76 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln23_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j, i3 0" [computeP2/c/computeP2.cpp:23]   --->   Operation 77 'bitconcatenate' 'shl_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %shl_ln23_1" [computeP2/c/computeP2.cpp:23]   --->   Operation 78 'zext' 'zext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_1 = sub i9 %shl_ln, i9 %zext_ln23" [computeP2/c/computeP2.cpp:23]   --->   Operation 79 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 80 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23 = add i9 %sub_ln23_1, i9 %zext_ln14" [computeP2/c/computeP2.cpp:23]   --->   Operation 80 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln23 = call void @linear_combination, i8 %P1, i8 %oil_space, i17 %mul, i9 %add_ln23, i6 %sub_ln23, i5 %vec" [computeP2/c/computeP2.cpp:23]   --->   Operation 81 'call' 'call_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %zext_ln18_1, i10 %empty_40" [computeP2/c/computeP2.cpp:24]   --->   Operation 82 'add' 'add_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i10 %add_ln24" [computeP2/c/computeP2.cpp:24]   --->   Operation 83 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln24, i6 0" [computeP2/c/computeP2.cpp:24]   --->   Operation 84 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln24_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln24, i2 0" [computeP2/c/computeP2.cpp:24]   --->   Operation 85 'bitconcatenate' 'shl_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i12 %shl_ln24_1" [computeP2/c/computeP2.cpp:24]   --->   Operation 86 'sext' 'sext_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.94ns)   --->   "%sub_ln24 = sub i15 %shl_ln1, i15 %sext_ln24" [computeP2/c/computeP2.cpp:24]   --->   Operation 87 'sub' 'sub_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.54ns)   --->   "%p1_counter_2 = add i12 %zext_ln18, i12 %p1_counter" [computeP2/c/computeP2.cpp:26]   --->   Operation 88 'add' 'p1_counter_2' <Predicate = (icmp_ln18)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [computeP2/c/computeP2.cpp:21]   --->   Operation 90 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln23 = call void @linear_combination, i8 %P1, i8 %oil_space, i17 %mul, i9 %add_ln23, i6 %sub_ln23, i5 %vec" [computeP2/c/computeP2.cpp:23]   --->   Operation 91 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln117 = br void" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 92 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%i_6 = phi i6 %add_ln117, void %.split.i, i6 0, void %.split16" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 93 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %i_6" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 94 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i6 %i_6" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 95 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.42ns)   --->   "%icmp_ln117 = icmp_eq  i6 %i_6, i6 60" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 96 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 97 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split.i, void %add_vectors.exit" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 98 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln117 = add i6 %i_6, i6 4" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 99 'add' 'add_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.94ns)   --->   "%add_ln119 = add i15 %zext_ln117_1, i15 %sub_ln24" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 100 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i15 %add_ln119" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 101 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i5 %temp, i64 0, i64 %zext_ln119" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 102 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (3.25ns)   --->   "%temp_load_1 = load i15 %temp_addr_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 103 'load' 'temp_load_1' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%vec_addr = getelementptr i5 %vec, i64 0, i64 %zext_ln117" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 104 'getelementptr' 'vec_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.32ns)   --->   "%vec_load = load i6 %vec_addr" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 105 'load' 'vec_load' <Predicate = (!icmp_ln117)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln117 = or i6 %i_6, i6 1" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 106 'or' 'or_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 107 'zext' 'zext_ln119_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 108 'zext' 'zext_ln119_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.94ns)   --->   "%add_ln119_2 = add i15 %zext_ln119_4, i15 %sub_ln24" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 109 'add' 'add_ln119_2' <Predicate = (!icmp_ln117)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i15 %add_ln119_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 110 'zext' 'zext_ln119_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i5 %temp, i64 0, i64 %zext_ln119_5" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 111 'getelementptr' 'temp_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (3.25ns)   --->   "%temp_load_2 = load i15 %temp_addr_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 112 'load' 'temp_load_2' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%vec_addr_1 = getelementptr i5 %vec, i64 0, i64 %zext_ln119_3" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 113 'getelementptr' 'vec_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (2.32ns)   --->   "%vec_load_1 = load i6 %vec_addr_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 114 'load' 'vec_load_1' <Predicate = (!icmp_ln117)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.19>
ST_6 : Operation 116 [1/2] (3.25ns)   --->   "%temp_load_1 = load i15 %temp_addr_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 116 'load' 'temp_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i5 %temp_load_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 117 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/2] (2.32ns)   --->   "%vec_load = load i6 %vec_addr" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 118 'load' 'vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i5 %vec_load" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 119 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.78ns)   --->   "%tmp = add i6 %zext_ln119_2, i6 %zext_ln119_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 120 'add' 'tmp' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/2] (3.25ns)   --->   "%temp_load_2 = load i15 %temp_addr_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 121 'load' 'temp_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln119_6 = zext i5 %temp_load_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 122 'zext' 'zext_ln119_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/2] (2.32ns)   --->   "%vec_load_1 = load i6 %vec_addr_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 123 'load' 'vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln119_7 = zext i5 %vec_load_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 124 'zext' 'zext_ln119_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.78ns)   --->   "%tmp_1 = add i6 %zext_ln119_7, i6 %zext_ln119_6" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 125 'add' 'tmp_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln117_1 = or i6 %i_6, i6 2" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 126 'or' 'or_ln117_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln119_8 = zext i6 %or_ln117_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 127 'zext' 'zext_ln119_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln119_9 = zext i6 %or_ln117_1" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 128 'zext' 'zext_ln119_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.94ns)   --->   "%add_ln119_4 = add i15 %zext_ln119_9, i15 %sub_ln24" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 129 'add' 'add_ln119_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln119_10 = zext i15 %add_ln119_4" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 130 'zext' 'zext_ln119_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i5 %temp, i64 0, i64 %zext_ln119_10" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 131 'getelementptr' 'temp_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (3.25ns)   --->   "%temp_load_3 = load i15 %temp_addr_3" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 132 'load' 'temp_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%vec_addr_2 = getelementptr i5 %vec, i64 0, i64 %zext_ln119_8" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 133 'getelementptr' 'vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%vec_load_2 = load i6 %vec_addr_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 134 'load' 'vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln117_2 = or i6 %i_6, i6 3" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 135 'or' 'or_ln117_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln119_13 = zext i6 %or_ln117_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 136 'zext' 'zext_ln119_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln119_14 = zext i6 %or_ln117_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 137 'zext' 'zext_ln119_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.94ns)   --->   "%add_ln119_6 = add i15 %zext_ln119_14, i15 %sub_ln24" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 138 'add' 'add_ln119_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln119_15 = zext i15 %add_ln119_6" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 139 'zext' 'zext_ln119_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr i5 %temp, i64 0, i64 %zext_ln119_15" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 140 'getelementptr' 'temp_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%temp_load_4 = load i15 %temp_addr_4" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 141 'load' 'temp_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%vec_addr_3 = getelementptr i5 %vec, i64 0, i64 %zext_ln119_13" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 142 'getelementptr' 'vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (2.32ns)   --->   "%vec_load_3 = load i6 %vec_addr_3" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 143 'load' 'vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>

State 7 <SV = 6> <Delay = 5.03>
ST_7 : Operation 144 [10/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 144 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [10/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 145 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (3.25ns)   --->   "%temp_load_3 = load i15 %temp_addr_3" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 146 'load' 'temp_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln119_11 = zext i5 %temp_load_3" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 147 'zext' 'zext_ln119_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/2] (2.32ns)   --->   "%vec_load_2 = load i6 %vec_addr_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 148 'load' 'vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln119_12 = zext i5 %vec_load_2" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 149 'zext' 'zext_ln119_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (1.78ns)   --->   "%tmp_2 = add i6 %zext_ln119_12, i6 %zext_ln119_11" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 150 'add' 'tmp_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/2] (3.25ns)   --->   "%temp_load_4 = load i15 %temp_addr_4" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 151 'load' 'temp_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln119_16 = zext i5 %temp_load_4" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 152 'zext' 'zext_ln119_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/2] (2.32ns)   --->   "%vec_load_3 = load i6 %vec_addr_3" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 153 'load' 'vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln119_17 = zext i5 %vec_load_3" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 154 'zext' 'zext_ln119_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (1.78ns)   --->   "%tmp_3 = add i6 %zext_ln119_17, i6 %zext_ln119_16" [computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24]   --->   Operation 155 'add' 'tmp_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 156 [9/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 156 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [9/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 157 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [10/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 158 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [10/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 159 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 160 [8/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 160 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [8/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 161 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [9/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 162 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [9/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 163 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 164 [7/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 164 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [7/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 165 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [8/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 166 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [8/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 167 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.17>
ST_11 : Operation 168 [6/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 168 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [6/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 169 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [7/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 170 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [7/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 171 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 172 [5/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 172 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [5/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 173 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [6/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 174 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [6/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 175 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.17>
ST_13 : Operation 176 [4/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 176 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [4/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 177 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [5/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 178 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [5/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 179 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.17>
ST_14 : Operation 180 [3/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 180 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [3/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 181 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [4/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 182 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [4/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 183 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.17>
ST_15 : Operation 184 [2/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 184 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [2/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 185 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [3/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 186 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [3/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 187 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 188 [1/10] (3.17ns)   --->   "%urem_ln121 = urem i6 %tmp, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 188 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i5 %urem_ln121" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 189 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121, i15 %temp_addr_1" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 190 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_16 : Operation 191 [1/10] (3.17ns)   --->   "%urem_ln121_1 = urem i6 %tmp_1, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 191 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i5 %urem_ln121_1" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 192 'trunc' 'trunc_ln121_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_1, i15 %temp_addr_2" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 193 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_16 : Operation 194 [2/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 194 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [2/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 195 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24]   --->   Operation 196 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/10] (3.17ns)   --->   "%urem_ln121_2 = urem i6 %tmp_2, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 197 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln121_2 = trunc i5 %urem_ln121_2" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 198 'trunc' 'trunc_ln121_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_2, i15 %temp_addr_3" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 199 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_17 : Operation 200 [1/10] (3.17ns)   --->   "%urem_ln121_3 = urem i6 %tmp_3, i6 31" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 200 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 5> <Delay = 3.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln121_3 = trunc i5 %urem_ln121_3" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 201 'trunc' 'trunc_ln121_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_3, i15 %temp_addr_4" [computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24]   --->   Operation 202 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 203 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 1.82>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%p1_counter_1 = phi i10 %add_ln29_1, void, i10 572, void %.preheader1.preheader" [computeP2/c/computeP2.cpp:29]   --->   Operation 204 'phi' 'p1_counter_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%i_4 = phi i6 %add_ln29, void, i6 0, void %.preheader1.preheader" [computeP2/c/computeP2.cpp:29]   --->   Operation 205 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (1.42ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i_4, i6 56" [computeP2/c/computeP2.cpp:29]   --->   Operation 206 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 207 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (1.82ns)   --->   "%add_ln29 = add i6 %i_4, i6 1" [computeP2/c/computeP2.cpp:29]   --->   Operation 208 'add' 'add_ln29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split14, void %memset.loop25.preheader" [computeP2/c/computeP2.cpp:29]   --->   Operation 209 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [computeP2/c/computeP2.cpp:29]   --->   Operation 210 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i_4, i3 0" [computeP2/c/computeP2.cpp:29]   --->   Operation 211 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i9 %p_shl8" [computeP2/c/computeP2.cpp:29]   --->   Operation 212 'zext' 'p_shl8_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_4, i1 0" [computeP2/c/computeP2.cpp:29]   --->   Operation 213 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i7 %p_shl9" [computeP2/c/computeP2.cpp:29]   --->   Operation 214 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (1.82ns)   --->   "%empty_44 = sub i10 %p_shl8_cast, i10 %p_shl9_cast" [computeP2/c/computeP2.cpp:29]   --->   Operation 215 'sub' 'empty_44' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [computeP2/c/computeP2.cpp:33]   --->   Operation 216 'br' 'br_ln33' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_18 : Operation 217 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 217 'br' 'br_ln0' <Predicate = (icmp_ln29)> <Delay = 1.58>

State 19 <SV = 3> <Delay = 3.67>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%j_1 = phi i3 %add_ln33, void %.split12, i3 0, void %.split14" [computeP2/c/computeP2.cpp:33]   --->   Operation 218 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%p1_counter_3 = phi i10 %add_ln37, void %.split12, i10 %p1_counter_1, void %.split14"   --->   Operation 219 'phi' 'p1_counter_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (1.65ns)   --->   "%add_ln33 = add i3 %j_1, i3 1" [computeP2/c/computeP2.cpp:33]   --->   Operation 220 'add' 'add_ln33' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %j_1" [computeP2/c/computeP2.cpp:33]   --->   Operation 221 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (1.13ns)   --->   "%icmp_ln33 = icmp_eq  i3 %j_1, i3 6" [computeP2/c/computeP2.cpp:33]   --->   Operation 222 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 223 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split12, void" [computeP2/c/computeP2.cpp:33]   --->   Operation 224 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (1.73ns)   --->   "%add_ln36 = add i10 %zext_ln33, i10 %empty_44" [computeP2/c/computeP2.cpp:36]   --->   Operation 225 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i10 %add_ln36" [computeP2/c/computeP2.cpp:36]   --->   Operation 226 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln36, i6 0" [computeP2/c/computeP2.cpp:36]   --->   Operation 227 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln36_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln36, i2 0" [computeP2/c/computeP2.cpp:36]   --->   Operation 228 'bitconcatenate' 'shl_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i12 %shl_ln36_1" [computeP2/c/computeP2.cpp:36]   --->   Operation 229 'sext' 'sext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (1.94ns)   --->   "%sub_ln36 = sub i15 %shl_ln2, i15 %sext_ln36" [computeP2/c/computeP2.cpp:36]   --->   Operation 230 'sub' 'sub_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %p1_counter_3, i6 0" [computeP2/c/computeP2.cpp:36]   --->   Operation 231 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i16 %tmp_7" [computeP2/c/computeP2.cpp:36]   --->   Operation 232 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p1_counter_3, i2 0" [computeP2/c/computeP2.cpp:36]   --->   Operation 233 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i12 %tmp_8" [computeP2/c/computeP2.cpp:36]   --->   Operation 234 'sext' 'sext_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i13 %sext_ln36_2" [computeP2/c/computeP2.cpp:36]   --->   Operation 235 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (2.07ns)   --->   "%sub_ln36_1 = sub i17 %sext_ln36_1, i17 %zext_ln36" [computeP2/c/computeP2.cpp:36]   --->   Operation 236 'sub' 'sub_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [2/2] (0.00ns)   --->   "%call_ln36 = call void @add_vectors.1, i8 %P1, i5 %temp, i15 %sub_ln36, i17 %sub_ln36_1" [computeP2/c/computeP2.cpp:36]   --->   Operation 237 'call' 'call_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 238 [1/1] (1.73ns)   --->   "%add_ln37 = add i10 %p1_counter_3, i10 1" [computeP2/c/computeP2.cpp:37]   --->   Operation 238 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (1.73ns)   --->   "%add_ln29_1 = add i10 %p1_counter_1, i10 6" [computeP2/c/computeP2.cpp:29]   --->   Operation 239 'add' 'add_ln29_1' <Predicate = (icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 240 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [computeP2/c/computeP2.cpp:33]   --->   Operation 241 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln36 = call void @add_vectors.1, i8 %P1, i5 %temp, i15 %sub_ln36, i17 %sub_ln36_1" [computeP2/c/computeP2.cpp:36]   --->   Operation 242 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 243 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 5.57>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%empty_46 = phi i15 %empty_47, void %memset.loop25.split, i15 0, void %memset.loop25.preheader"   --->   Operation 244 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (1.94ns)   --->   "%empty_47 = add i15 %empty_46, i15 1"   --->   Operation 245 'add' 'empty_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_46"   --->   Operation 246 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (2.31ns)   --->   "%exitcond5511 = icmp_eq  i15 %empty_46, i15 20160"   --->   Operation 247 'icmp' 'exitcond5511' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20160, i64 20160, i64 20160"   --->   Operation 248 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5511, void %memset.loop25.split, void %split24.preheader"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%tempt_addr = getelementptr i5 %tempt, i64 0, i64 %p_cast"   --->   Operation 250 'getelementptr' 'tempt_addr' <Predicate = (!exitcond5511)> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln0 = store i5 0, i15 %tempt_addr"   --->   Operation 251 'store' 'store_ln0' <Predicate = (!exitcond5511)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 252 'br' 'br_ln0' <Predicate = (!exitcond5511)> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (1.58ns)   --->   "%br_ln43 = br void %split24" [computeP2/c/computeP2.cpp:43]   --->   Operation 253 'br' 'br_ln43' <Predicate = (exitcond5511)> <Delay = 1.58>

State 22 <SV = 4> <Delay = 1.82>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%i_5 = phi i3 %add_ln43, void, i3 0, void %split24.preheader" [computeP2/c/computeP2.cpp:43]   --->   Operation 254 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (1.65ns)   --->   "%add_ln43 = add i3 %i_5, i3 1" [computeP2/c/computeP2.cpp:43]   --->   Operation 255 'add' 'add_ln43' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i3 %i_5" [computeP2/c/computeP2.cpp:43]   --->   Operation 256 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (1.13ns)   --->   "%icmp_ln43 = icmp_eq  i3 %i_5, i3 6" [computeP2/c/computeP2.cpp:43]   --->   Operation 257 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 258 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split9, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:43]   --->   Operation 259 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [computeP2/c/computeP2.cpp:43]   --->   Operation 260 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i_5, i6 0" [computeP2/c/computeP2.cpp:43]   --->   Operation 261 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i9 %p_shl4" [computeP2/c/computeP2.cpp:43]   --->   Operation 262 'zext' 'p_shl14_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_5, i3 0" [computeP2/c/computeP2.cpp:43]   --->   Operation 263 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i6 %p_shl5" [computeP2/c/computeP2.cpp:43]   --->   Operation 264 'zext' 'p_shl15_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (1.82ns)   --->   "%empty_50 = sub i10 %p_shl14_cast, i10 %p_shl15_cast" [computeP2/c/computeP2.cpp:43]   --->   Operation 265 'sub' 'empty_50' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [computeP2/c/computeP2.cpp:47]   --->   Operation 266 'br' 'br_ln47' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_22 : Operation 267 [1/1] (1.58ns)   --->   "%br_ln55 = br void %.lr.ph" [computeP2/c/computeP2.cpp:55]   --->   Operation 267 'br' 'br_ln55' <Predicate = (icmp_ln43)> <Delay = 1.58>

State 23 <SV = 5> <Delay = 5.67>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln47, void %memcpy-split, i6 0, void %.split9" [computeP2/c/computeP2.cpp:47]   --->   Operation 268 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (1.82ns)   --->   "%add_ln47 = add i6 %j_3, i6 1" [computeP2/c/computeP2.cpp:47]   --->   Operation 269 'add' 'add_ln47' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %j_3" [computeP2/c/computeP2.cpp:47]   --->   Operation 270 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (1.42ns)   --->   "%icmp_ln47 = icmp_eq  i6 %j_3, i6 56" [computeP2/c/computeP2.cpp:47]   --->   Operation 271 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 272 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split7, void" [computeP2/c/computeP2.cpp:47]   --->   Operation 273 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [computeP2/c/computeP2.cpp:47]   --->   Operation 274 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (1.73ns)   --->   "%add_ln50 = add i10 %zext_ln47, i10 %empty_50" [computeP2/c/computeP2.cpp:50]   --->   Operation 275 'add' 'add_ln50' <Predicate = (!icmp_ln47)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i10 %add_ln50" [computeP2/c/computeP2.cpp:50]   --->   Operation 276 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln50, i6 0" [computeP2/c/computeP2.cpp:50]   --->   Operation 277 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln50_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln50, i2 0" [computeP2/c/computeP2.cpp:50]   --->   Operation 278 'bitconcatenate' 'shl_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i12 %shl_ln50_1" [computeP2/c/computeP2.cpp:50]   --->   Operation 279 'sext' 'sext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (1.94ns)   --->   "%sub_ln50 = sub i15 %shl_ln3, i15 %sext_ln50" [computeP2/c/computeP2.cpp:50]   --->   Operation 280 'sub' 'sub_ln50' <Predicate = (!icmp_ln47)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln50_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %j_3, i3 0" [computeP2/c/computeP2.cpp:50]   --->   Operation 281 'bitconcatenate' 'shl_ln50_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %shl_ln50_2" [computeP2/c/computeP2.cpp:50]   --->   Operation 282 'zext' 'zext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln50_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %j_3, i1 0" [computeP2/c/computeP2.cpp:50]   --->   Operation 283 'bitconcatenate' 'shl_ln50_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i7 %shl_ln50_3" [computeP2/c/computeP2.cpp:50]   --->   Operation 284 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln50_1 = sub i10 %zext_ln50, i10 %zext_ln50_1" [computeP2/c/computeP2.cpp:50]   --->   Operation 285 'sub' 'sub_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 286 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln50_1 = add i10 %sub_ln50_1, i10 %zext_ln43" [computeP2/c/computeP2.cpp:50]   --->   Operation 286 'add' 'add_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i10 %add_ln50_1" [computeP2/c/computeP2.cpp:50]   --->   Operation 287 'trunc' 'trunc_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln50_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln50_1, i6 0" [computeP2/c/computeP2.cpp:50]   --->   Operation 288 'bitconcatenate' 'shl_ln50_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln50_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln50_1, i2 0" [computeP2/c/computeP2.cpp:50]   --->   Operation 289 'bitconcatenate' 'shl_ln50_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln50_1 = sext i12 %shl_ln50_5" [computeP2/c/computeP2.cpp:50]   --->   Operation 290 'sext' 'sext_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (1.94ns)   --->   "%sub_ln50_2 = sub i15 %shl_ln50_4, i15 %sext_ln50_1" [computeP2/c/computeP2.cpp:50]   --->   Operation 291 'sub' 'sub_ln50_2' <Predicate = (!icmp_ln47)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln50 = br void %load-store-loop" [computeP2/c/computeP2.cpp:50]   --->   Operation 292 'br' 'br_ln50' <Predicate = (!icmp_ln47)> <Delay = 1.58>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split24"   --->   Operation 293 'br' 'br_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 5.19>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%loop_index = phi i6 0, void %.split7, i6 %empty_52, void %load-store-loop.split"   --->   Operation 294 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (1.82ns)   --->   "%empty_52 = add i6 %loop_index, i6 1"   --->   Operation 295 'add' 'empty_52' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i6 %loop_index"   --->   Operation 296 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (1.42ns)   --->   "%exitcond426 = icmp_eq  i6 %loop_index, i6 60"   --->   Operation 297 'icmp' 'exitcond426' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 298 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond426, void %load-store-loop.split, void %memcpy-split"   --->   Operation 299 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (1.94ns)   --->   "%add_ptr534_sum = add i15 %loop_index_cast, i15 %sub_ln50_2" [computeP2/c/computeP2.cpp:50]   --->   Operation 300 'add' 'add_ptr534_sum' <Predicate = (!exitcond426)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%add_ptr534_sum_cast = zext i15 %add_ptr534_sum" [computeP2/c/computeP2.cpp:50]   --->   Operation 301 'zext' 'add_ptr534_sum_cast' <Predicate = (!exitcond426)> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i5 %temp, i64 0, i64 %add_ptr534_sum_cast" [computeP2/c/computeP2.cpp:50]   --->   Operation 302 'getelementptr' 'temp_addr' <Predicate = (!exitcond426)> <Delay = 0.00>
ST_24 : Operation 303 [2/2] (3.25ns)   --->   "%temp_load = load i15 %temp_addr" [computeP2/c/computeP2.cpp:50]   --->   Operation 303 'load' 'temp_load' <Predicate = (!exitcond426)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_24 : Operation 304 [1/1] (1.94ns)   --->   "%add_ptr483_sum = add i15 %loop_index_cast, i15 %sub_ln50" [computeP2/c/computeP2.cpp:50]   --->   Operation 304 'add' 'add_ptr483_sum' <Predicate = (!exitcond426)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 305 'br' 'br_ln0' <Predicate = (exitcond426)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 6.50>
ST_25 : Operation 306 [1/2] (3.25ns)   --->   "%temp_load = load i15 %temp_addr" [computeP2/c/computeP2.cpp:50]   --->   Operation 306 'load' 'temp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%add_ptr483_sum_cast = zext i15 %add_ptr483_sum" [computeP2/c/computeP2.cpp:50]   --->   Operation 307 'zext' 'add_ptr483_sum_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%tempt_addr_1 = getelementptr i5 %tempt, i64 0, i64 %add_ptr483_sum_cast" [computeP2/c/computeP2.cpp:50]   --->   Operation 308 'getelementptr' 'tempt_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln50 = store i5 %temp_load, i15 %tempt_addr_1" [computeP2/c/computeP2.cpp:50]   --->   Operation 309 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 310 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 5> <Delay = 1.94>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%phi_ln59 = phi i3 %add_ln55, void %._crit_edge.loopexit, i3 6, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:59]   --->   Operation 311 'phi' 'phi_ln59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln55_1, void %._crit_edge.loopexit, i3 0, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:55]   --->   Operation 312 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%counter = phi i6 %counter_1, void %._crit_edge.loopexit, i6 0, void %.lr.ph.preheader"   --->   Operation 313 'phi' 'counter' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 %add_ln55_2, void %._crit_edge.loopexit, i15 0, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:55]   --->   Operation 314 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (1.94ns)   --->   "%add_ln55_2 = add i15 %phi_mul, i15 3360" [computeP2/c/computeP2.cpp:55]   --->   Operation 315 'add' 'add_ln55_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %i_9" [computeP2/c/computeP2.cpp:55]   --->   Operation 316 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (1.13ns)   --->   "%icmp_ln55 = icmp_eq  i3 %i_9, i3 6" [computeP2/c/computeP2.cpp:55]   --->   Operation 317 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 318 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (1.65ns)   --->   "%add_ln55_1 = add i3 %i_9, i3 1" [computeP2/c/computeP2.cpp:55]   --->   Operation 319 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.lr.ph.split, void %.preheader.preheader" [computeP2/c/computeP2.cpp:55]   --->   Operation 320 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [computeP2/c/computeP2.cpp:54]   --->   Operation 321 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i_9, i6 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 322 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_9, i3 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 323 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i6 %p_shl7" [computeP2/c/computeP2.cpp:55]   --->   Operation 324 'zext' 'p_shl23_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.82ns)   --->   "%empty_55 = sub i9 %p_shl6, i9 %p_shl23_cast" [computeP2/c/computeP2.cpp:55]   --->   Operation 325 'sub' 'empty_55' <Predicate = (!icmp_ln55)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i6 %counter" [computeP2/c/computeP2.cpp:59]   --->   Operation 326 'zext' 'zext_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (1.58ns)   --->   "%br_ln59 = br void" [computeP2/c/computeP2.cpp:59]   --->   Operation 327 'br' 'br_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_26 : Operation 328 [1/1] (1.58ns)   --->   "%br_ln80 = br void %.preheader" [computeP2/c/computeP2.cpp:80]   --->   Operation 328 'br' 'br_ln80' <Predicate = (icmp_ln55)> <Delay = 1.58>

State 27 <SV = 6> <Delay = 2.77>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%counter_2 = phi i64 %zext_ln59, void %.lr.ph.split, i64 %add_ln69, void %.split3._crit_edge" [computeP2/c/computeP2.cpp:59]   --->   Operation 329 'phi' 'counter_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (0.00ns)   --->   "%j_4 = phi i64 %zext_ln55, void %.lr.ph.split, i64 %add_ln59, void %.split3._crit_edge" [computeP2/c/computeP2.cpp:55]   --->   Operation 330 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 331 [1/1] (2.77ns)   --->   "%icmp_ln59 = icmp_eq  i64 %j_4, i64 6" [computeP2/c/computeP2.cpp:59]   --->   Operation 331 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 0"   --->   Operation 332 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split3, void %._crit_edge.loopexit" [computeP2/c/computeP2.cpp:59]   --->   Operation 333 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i64 %j_4" [computeP2/c/computeP2.cpp:59]   --->   Operation 334 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 335 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln62 = mul i15 %trunc_ln59, i15 3360" [computeP2/c/computeP2.cpp:62]   --->   Operation 335 'mul' 'mul_ln62' <Predicate = (!icmp_ln59)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 336 [1/1] (2.77ns)   --->   "%icmp_ln64 = icmp_eq  i64 %j_4, i64 %zext_ln55" [computeP2/c/computeP2.cpp:64]   --->   Operation 336 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln59)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 337 [1/1] (1.65ns)   --->   "%add_ln55 = add i3 %phi_ln59, i3 7" [computeP2/c/computeP2.cpp:55]   --->   Operation 337 'add' 'add_ln55' <Predicate = (icmp_ln59)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %phi_ln59" [computeP2/c/computeP2.cpp:55]   --->   Operation 338 'zext' 'zext_ln55_1' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (1.82ns)   --->   "%counter_1 = add i6 %zext_ln55_1, i6 %counter" [computeP2/c/computeP2.cpp:55]   --->   Operation 339 'add' 'counter_1' <Predicate = (icmp_ln59)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 340 'br' 'br_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 28 <SV = 7> <Delay = 2.15>
ST_28 : Operation 341 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln62 = mul i15 %trunc_ln59, i15 3360" [computeP2/c/computeP2.cpp:62]   --->   Operation 341 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 8> <Delay = 2.15>
ST_29 : Operation 342 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln62 = mul i15 %trunc_ln59, i15 3360" [computeP2/c/computeP2.cpp:62]   --->   Operation 342 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 9> <Delay = 1.63>
ST_30 : Operation 343 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln62 = mul i15 %trunc_ln59, i15 3360" [computeP2/c/computeP2.cpp:62]   --->   Operation 343 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i64 %counter_2" [computeP2/c/computeP2.cpp:62]   --->   Operation 344 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln62_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln62_2, i6 0" [computeP2/c/computeP2.cpp:62]   --->   Operation 345 'bitconcatenate' 'shl_ln62_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %counter_2" [computeP2/c/computeP2.cpp:62]   --->   Operation 346 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln62_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln62_3, i2 0" [computeP2/c/computeP2.cpp:62]   --->   Operation 347 'bitconcatenate' 'shl_ln62_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 348 [1/1] (1.63ns)   --->   "%sub_ln62_1 = sub i11 %shl_ln62_2, i11 %shl_ln62_3" [computeP2/c/computeP2.cpp:62]   --->   Operation 348 'sub' 'sub_ln62_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 349 [2/2] (0.00ns)   --->   "%call_ln62 = call void @linear_combination.1, i8 %oil_space, i8 %P2, i5 %tempt, i15 %mul_ln62, i9 %empty_55, i11 %sub_ln62_1" [computeP2/c/computeP2.cpp:62]   --->   Operation 349 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 10> <Delay = 1.82>
ST_31 : Operation 350 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [computeP2/c/computeP2.cpp:54]   --->   Operation 350 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %j_4" [computeP2/c/computeP2.cpp:62]   --->   Operation 351 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln62, i6 0" [computeP2/c/computeP2.cpp:62]   --->   Operation 352 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %j_4" [computeP2/c/computeP2.cpp:62]   --->   Operation 353 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln62_1, i3 0" [computeP2/c/computeP2.cpp:62]   --->   Operation 354 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 355 [1/1] (1.82ns)   --->   "%sub_ln62 = sub i9 %shl_ln4, i9 %shl_ln62_1" [computeP2/c/computeP2.cpp:62]   --->   Operation 355 'sub' 'sub_ln62' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 356 [1/2] (0.00ns)   --->   "%call_ln62 = call void @linear_combination.1, i8 %oil_space, i8 %P2, i5 %tempt, i15 %mul_ln62, i9 %empty_55, i11 %sub_ln62_1" [computeP2/c/computeP2.cpp:62]   --->   Operation 356 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %memset.loop.preheader, void %.split3._crit_edge" [computeP2/c/computeP2.cpp:64]   --->   Operation 357 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 358 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 1.58>

State 32 <SV = 11> <Delay = 3.74>
ST_32 : Operation 359 [1/1] (0.00ns)   --->   "%empty_57 = phi i6 %empty_58, void %memset.loop.split, i6 0, void %memset.loop.preheader"   --->   Operation 359 'phi' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 360 [1/1] (1.82ns)   --->   "%empty_58 = add i6 %empty_57, i6 1"   --->   Operation 360 'add' 'empty_58' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "%p_cast25 = zext i6 %empty_57"   --->   Operation 361 'zext' 'p_cast25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 362 [1/1] (1.42ns)   --->   "%exitcond2 = icmp_eq  i6 %empty_57, i6 60"   --->   Operation 362 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 363 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 363 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %memset.loop.split, void %split"   --->   Operation 364 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 365 [1/1] (0.00ns)   --->   "%vec_1_addr = getelementptr i5 %vec_1, i64 0, i64 %p_cast25"   --->   Operation 365 'getelementptr' 'vec_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_32 : Operation 366 [1/1] (2.32ns)   --->   "%store_ln0 = store i5 0, i6 %vec_1_addr"   --->   Operation 366 'store' 'store_ln0' <Predicate = (!exitcond2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_32 : Operation 368 [2/2] (0.00ns)   --->   "%call_ln66 = call void @linear_combination.2, i8 %oil_space, i5 %tempt, i15 %phi_mul, i9 %sub_ln62, i5 %vec_1" [computeP2/c/computeP2.cpp:66]   --->   Operation 368 'call' 'call_ln66' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 12> <Delay = 0.00>
ST_33 : Operation 369 [1/2] (0.00ns)   --->   "%call_ln66 = call void @linear_combination.2, i8 %oil_space, i5 %tempt, i15 %phi_mul, i9 %sub_ln62, i5 %vec_1" [computeP2/c/computeP2.cpp:66]   --->   Operation 369 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 13> <Delay = 0.00>
ST_34 : Operation 370 [2/2] (0.00ns)   --->   "%call_ln67 = call void @add_vectors.2, i8 %P2, i11 %sub_ln62_1, i5 %vec_1" [computeP2/c/computeP2.cpp:67]   --->   Operation 370 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 14> <Delay = 3.52>
ST_35 : Operation 371 [1/2] (0.00ns)   --->   "%call_ln67 = call void @add_vectors.2, i8 %P2, i11 %sub_ln62_1, i5 %vec_1" [computeP2/c/computeP2.cpp:67]   --->   Operation 371 'call' 'call_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split3._crit_edge" [computeP2/c/computeP2.cpp:68]   --->   Operation 372 'br' 'br_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_35 : Operation 373 [1/1] (3.52ns)   --->   "%add_ln69 = add i64 %counter_2, i64 1" [computeP2/c/computeP2.cpp:69]   --->   Operation 373 'add' 'add_ln69' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 374 [1/1] (3.52ns)   --->   "%add_ln59 = add i64 %j_4, i64 1" [computeP2/c/computeP2.cpp:59]   --->   Operation 374 'add' 'add_ln59' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 375 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 36 <SV = 6> <Delay = 5.13>
ST_36 : Operation 376 [1/1] (0.00ns)   --->   "%i_7 = phi i11 %add_ln80, void %.split, i11 0, void %.preheader.preheader" [computeP2/c/computeP2.cpp:80]   --->   Operation 376 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i11 %i_7" [computeP2/c/computeP2.cpp:80]   --->   Operation 377 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 378 [1/1] (1.88ns)   --->   "%icmp_ln80 = icmp_ult  i11 %i_7, i11 1260" [computeP2/c/computeP2.cpp:80]   --->   Operation 378 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 379 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 630, i64 630, i64 630"   --->   Operation 379 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %_Z6negatePhi.exit, void %.split" [computeP2/c/computeP2.cpp:80]   --->   Operation 380 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 381 [1/1] (1.63ns)   --->   "%add_ln80 = add i11 %i_7, i11 2" [computeP2/c/computeP2.cpp:80]   --->   Operation 381 'add' 'add_ln80' <Predicate = (icmp_ln80)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 382 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [computeP2/c/computeP2.cpp:80]   --->   Operation 382 'specloopname' 'specloopname_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_36 : Operation 383 [1/1] (0.00ns)   --->   "%P2_addr = getelementptr i8 %P2, i64 0, i64 %zext_ln80" [computeP2/c/computeP2.cpp:87]   --->   Operation 383 'getelementptr' 'P2_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_36 : Operation 384 [1/1] (3.25ns)   --->   "%store_ln87 = store i8 0, i11 %P2_addr" [computeP2/c/computeP2.cpp:87]   --->   Operation 384 'store' 'store_ln87' <Predicate = (icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_36 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln80 = or i11 %i_7, i11 1" [computeP2/c/computeP2.cpp:80]   --->   Operation 385 'or' 'or_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_36 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i11 %or_ln80" [computeP2/c/computeP2.cpp:87]   --->   Operation 386 'zext' 'zext_ln87' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_36 : Operation 387 [1/1] (0.00ns)   --->   "%P2_addr_1 = getelementptr i8 %P2, i64 0, i64 %zext_ln87" [computeP2/c/computeP2.cpp:87]   --->   Operation 387 'getelementptr' 'P2_addr_1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_36 : Operation 388 [1/1] (3.25ns)   --->   "%store_ln87 = store i8 0, i11 %P2_addr_1" [computeP2/c/computeP2.cpp:87]   --->   Operation 388 'store' 'store_ln87' <Predicate = (icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_36 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 389 'br' 'br_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_36 : Operation 390 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [computeP2/c/computeP2.cpp:75]   --->   Operation 390 'ret' 'ret_ln75' <Predicate = (!icmp_ln80)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', computeP2/c/computeP2.cpp:14) with incoming values : ('add_ln14', computeP2/c/computeP2.cpp:14) [18]  (1.59 ns)

 <State 2>: 2.11ns
The critical path consists of the following:
	'phi' operation ('p1_counter') with incoming values : ('p1_counter', computeP2/c/computeP2.cpp:26) [19]  (0 ns)
	'sub' operation ('mul', computeP2/c/computeP2.cpp:26) [31]  (2.11 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:18) with incoming values : ('add_ln18', computeP2/c/computeP2.cpp:18) [41]  (0 ns)
	'sub' operation ('sub_ln23_1', computeP2/c/computeP2.cpp:23) [52]  (0 ns)
	'add' operation ('add_ln23', computeP2/c/computeP2.cpp:23) [53]  (3.7 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24) with incoming values : ('add_ln117', computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24) [63]  (1.59 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24) with incoming values : ('add_ln117', computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24) [63]  (0 ns)
	'add' operation ('add_ln119', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) [72]  (1.94 ns)
	'getelementptr' operation ('temp_addr_1', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) [74]  (0 ns)
	'load' operation ('temp_load_1', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) on array 'temp' [75]  (3.25 ns)

 <State 6>: 5.2ns
The critical path consists of the following:
	'or' operation ('or_ln117_1', computeP2/c/computeP2.cpp:117->computeP2/c/computeP2.cpp:24) [99]  (0 ns)
	'add' operation ('add_ln119_4', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) [102]  (1.94 ns)
	'getelementptr' operation ('temp_addr_3', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) [104]  (0 ns)
	'load' operation ('temp_load_3', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) on array 'temp' [105]  (3.25 ns)

 <State 7>: 5.03ns
The critical path consists of the following:
	'load' operation ('temp_load_3', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) on array 'temp' [105]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119->computeP2/c/computeP2.cpp:24) [110]  (1.78 ns)

 <State 8>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 9>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 10>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 11>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 12>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 13>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 14>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 15>: 3.18ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)

 <State 16>: 6.43ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [81]  (3.18 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) of variable 'trunc_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24 on array 'temp' [83]  (3.25 ns)

 <State 17>: 6.43ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) [111]  (3.18 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24) of variable 'trunc_ln121_2', computeP2/c/computeP2.cpp:121->computeP2/c/computeP2.cpp:24 on array 'temp' [113]  (3.25 ns)

 <State 18>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:29) with incoming values : ('add_ln29', computeP2/c/computeP2.cpp:29) [139]  (0 ns)
	'add' operation ('add_ln29', computeP2/c/computeP2.cpp:29) [142]  (1.83 ns)

 <State 19>: 3.68ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:33) with incoming values : ('add_ln33', computeP2/c/computeP2.cpp:33) [153]  (0 ns)
	'add' operation ('add_ln36', computeP2/c/computeP2.cpp:36) [162]  (1.73 ns)
	'sub' operation ('sub_ln36', computeP2/c/computeP2.cpp:36) [167]  (1.94 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 5.57ns
The critical path consists of the following:
	'phi' operation ('empty_46') with incoming values : ('empty_47') [183]  (0 ns)
	'getelementptr' operation ('tempt_addr') [190]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'tempt', computeP2/c/computeP2.cpp:41 [191]  (3.25 ns)
	blocking operation 2.32 ns on control path)

 <State 22>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:43) with incoming values : ('add_ln43', computeP2/c/computeP2.cpp:43) [196]  (0 ns)
	'sub' operation ('empty_50', computeP2/c/computeP2.cpp:43) [208]  (1.82 ns)

 <State 23>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:47) with incoming values : ('add_ln47', computeP2/c/computeP2.cpp:47) [211]  (0 ns)
	'sub' operation ('sub_ln50_1', computeP2/c/computeP2.cpp:50) [229]  (0 ns)
	'add' operation ('add_ln50_1', computeP2/c/computeP2.cpp:50) [230]  (3.73 ns)
	'sub' operation ('sub_ln50_2', computeP2/c/computeP2.cpp:50) [235]  (1.94 ns)

 <State 24>: 5.2ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_52') [238]  (0 ns)
	'add' operation ('add_ptr534_sum', computeP2/c/computeP2.cpp:50) [245]  (1.94 ns)
	'getelementptr' operation ('temp_addr', computeP2/c/computeP2.cpp:50) [247]  (0 ns)
	'load' operation ('temp_load', computeP2/c/computeP2.cpp:50) on array 'temp' [248]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp_load', computeP2/c/computeP2.cpp:50) on array 'temp' [248]  (3.25 ns)
	'store' operation ('store_ln50', computeP2/c/computeP2.cpp:50) of variable 'temp_load', computeP2/c/computeP2.cpp:50 on array 'tempt', computeP2/c/computeP2.cpp:41 [252]  (3.25 ns)

 <State 26>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul', computeP2/c/computeP2.cpp:55) with incoming values : ('add_ln55_2', computeP2/c/computeP2.cpp:55) [264]  (0 ns)
	'add' operation ('add_ln55_2', computeP2/c/computeP2.cpp:55) [265]  (1.94 ns)

 <State 27>: 2.78ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:55) with incoming values : ('zext_ln55', computeP2/c/computeP2.cpp:55) ('add_ln59', computeP2/c/computeP2.cpp:59) [281]  (0 ns)
	'icmp' operation ('icmp_ln59', computeP2/c/computeP2.cpp:59) [282]  (2.78 ns)

 <State 28>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[293] ('mul_ln62', computeP2/c/computeP2.cpp:62) [293]  (2.15 ns)

 <State 29>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[293] ('mul_ln62', computeP2/c/computeP2.cpp:62) [293]  (2.15 ns)

 <State 30>: 1.64ns
The critical path consists of the following:
	'sub' operation ('sub_ln62_1', computeP2/c/computeP2.cpp:62) [298]  (1.64 ns)

 <State 31>: 1.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln62', computeP2/c/computeP2.cpp:62) [291]  (1.82 ns)

 <State 32>: 3.75ns
The critical path consists of the following:
	'phi' operation ('empty_57') with incoming values : ('empty_58') [305]  (0 ns)
	'getelementptr' operation ('vec_1_addr') [312]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'vec', computeP2/c/computeP2.cpp:65 [313]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln69', computeP2/c/computeP2.cpp:69) [320]  (3.52 ns)

 <State 36>: 5.13ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:80) with incoming values : ('add_ln80', computeP2/c/computeP2.cpp:80) [331]  (0 ns)
	'getelementptr' operation ('P2_addr', computeP2/c/computeP2.cpp:87) [339]  (0 ns)
	'store' operation ('store_ln87', computeP2/c/computeP2.cpp:87) of constant 0 on array 'P2' [340]  (3.25 ns)
	blocking operation 1.88 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
