/eda/synpro/fpga/R-2021.03X/bin/syn_nfilter  -link  -top  mlp_conv2d_top  -multisrs  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synwork/mlp_conv2d_top_comp.srs  -osyn  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synwork/mlp_conv2d_top_mult.srs  -log  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synlog/mlp_conv2d_top_multi_srs_gen.srr 
relcom:/eda/synpro/fpga/R-2021.03X/bin/syn_nfilter -link -top mlp_conv2d_top -multisrs ../synwork/mlp_conv2d_top_comp.srs -osyn ../synwork/mlp_conv2d_top_mult.srs -log ../synlog/mlp_conv2d_top_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/mlp_conv2d_top_comp.srs|io:i|time:1657607904|size:553138|exec:0|csum:C5DDF29FA68F1010E7F175A05D536EA2
file:../synwork/mlp_conv2d_top_mult.srs|io:o|time:1657607907|size:17008|exec:0|csum:
file:../synlog/mlp_conv2d_top_multi_srs_gen.srr|io:o|time:1657607907|size:1112|exec:0|csum:
file:/eda/synpro/fpga/R-2021.03X/linux_a_64/syn_nfilter|io:i|time:1633021224|size:12428832|exec:1|csum:B18C7A116B82736F8950646B7A727F54
file:/eda/synpro/fpga/R-2021.03X/bin/syn_nfilter|io:i|time:1633021076|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
