{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 09:19:18 2021 " "Info: Processing started: Sun Oct 10 09:19:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_ultrasonic_sensor -c read_ultrasonic_sensor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_ultrasonic_sensor -c read_ultrasonic_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register time_cnt\[15\] register D\[8\]~reg0 114.96 MHz 8.699 ns Internal " "Info: Clock \"clk\" has Internal fmax of 114.96 MHz between source register \"time_cnt\[15\]\" and destination register \"D\[8\]~reg0\" (period= 8.699 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.256 ns + Longest register register " "Info: + Longest register to register delay is 8.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_cnt\[15\] 1 REG LC_X15_Y6_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N8; Fanout = 2; REG Node = 'time_cnt\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_cnt[15] } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.462 ns) 2.061 ns Equal0~3 2 COMB LC_X12_Y5_N4 1 " "Info: 2: + IC(1.599 ns) + CELL(0.462 ns) = 2.061 ns; Loc. = LC_X12_Y5_N4; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { time_cnt[15] Equal0~3 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.319 ns) 3.991 ns Equal0~4 3 COMB LC_X8_Y7_N6 27 " "Info: 3: + IC(1.611 ns) + CELL(0.319 ns) = 3.991 ns; Loc. = LC_X8_Y7_N6; Fanout = 27; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.125 ns) 5.989 ns D\[0\]~1 4 COMB LC_X2_Y6_N0 16 " "Info: 4: + IC(1.873 ns) + CELL(0.125 ns) = 5.989 ns; Loc. = LC_X2_Y6_N0; Fanout = 16; COMB Node = 'D\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { Equal0~4 D[0]~1 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.777 ns) 8.256 ns D\[8\]~reg0 5 REG LC_X8_Y7_N7 1 " "Info: 5: + IC(1.490 ns) + CELL(0.777 ns) = 8.256 ns; Loc. = LC_X8_Y7_N7; Fanout = 1; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { D[0]~1 D[8]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 20.39 % ) " "Info: Total cell delay = 1.683 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.573 ns ( 79.61 % ) " "Info: Total interconnect delay = 6.573 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.256 ns" { time_cnt[15] Equal0~3 Equal0~4 D[0]~1 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.256 ns" { time_cnt[15] {} Equal0~3 {} Equal0~4 {} D[0]~1 {} D[8]~reg0 {} } { 0.000ns 1.599ns 1.611ns 1.873ns 1.490ns } { 0.000ns 0.462ns 0.319ns 0.125ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 50 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 50; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[8\]~reg0 2 REG LC_X8_Y7_N7 1 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X8_Y7_N7; Fanout = 1; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.388 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 50 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 50; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns time_cnt\[15\] 2 REG LC_X15_Y6_N8 2 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X15_Y6_N8; Fanout = 2; REG Node = 'time_cnt\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk time_cnt[15] } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk time_cnt[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} time_cnt[15] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk time_cnt[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} time_cnt[15] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.256 ns" { time_cnt[15] Equal0~3 Equal0~4 D[0]~1 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.256 ns" { time_cnt[15] {} Equal0~3 {} Equal0~4 {} D[0]~1 {} D[8]~reg0 {} } { 0.000ns 1.599ns 1.611ns 1.873ns 1.490ns } { 0.000ns 0.462ns 0.319ns 0.125ns 0.777ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk time_cnt[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} time_cnt[15] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D\[8\]~reg0 EchoPulse clk 2.817 ns register " "Info: tsu for register \"D\[8\]~reg0\" (data pin = \"EchoPulse\", clock pin = \"clk\") is 2.817 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.997 ns + Longest pin register " "Info: + Longest pin to register delay is 4.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns EchoPulse 1 PIN PIN_3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_3; Fanout = 19; PIN Node = 'EchoPulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EchoPulse } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.319 ns) 2.730 ns D\[0\]~1 2 COMB LC_X2_Y6_N0 16 " "Info: 2: + IC(1.703 ns) + CELL(0.319 ns) = 2.730 ns; Loc. = LC_X2_Y6_N0; Fanout = 16; COMB Node = 'D\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { EchoPulse D[0]~1 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.777 ns) 4.997 ns D\[8\]~reg0 3 REG LC_X8_Y7_N7 1 " "Info: 3: + IC(1.490 ns) + CELL(0.777 ns) = 4.997 ns; Loc. = LC_X8_Y7_N7; Fanout = 1; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { D[0]~1 D[8]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.804 ns ( 36.10 % ) " "Info: Total cell delay = 1.804 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.193 ns ( 63.90 % ) " "Info: Total interconnect delay = 3.193 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.997 ns" { EchoPulse D[0]~1 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.997 ns" { EchoPulse {} EchoPulse~combout {} D[0]~1 {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.703ns 1.490ns } { 0.000ns 0.708ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 50 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 50; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[8\]~reg0 2 REG LC_X8_Y7_N7 1 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X8_Y7_N7; Fanout = 1; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.997 ns" { EchoPulse D[0]~1 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.997 ns" { EchoPulse {} EchoPulse~combout {} D[0]~1 {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.703ns 1.490ns } { 0.000ns 0.708ns 0.319ns 0.777ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D\[9\] D\[9\]~reg0 6.137 ns register " "Info: tco from clock \"clk\" to destination pin \"D\[9\]\" through register \"D\[9\]~reg0\" is 6.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.388 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 50 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 50; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[9\]~reg0 2 REG LC_X8_Y7_N3 1 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; REG Node = 'D\[9\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[9]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[9]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[9]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.514 ns + Longest register pin " "Info: + Longest register to pin delay is 3.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D\[9\]~reg0 1 REG LC_X8_Y7_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; REG Node = 'D\[9\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[9]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.060 ns) + CELL(1.454 ns) 3.514 ns D\[9\] 2 PIN PIN_22 0 " "Info: 2: + IC(2.060 ns) + CELL(1.454 ns) = 3.514 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'D\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { D[9]~reg0 D[9] } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 41.38 % ) " "Info: Total cell delay = 1.454 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 58.62 % ) " "Info: Total interconnect delay = 2.060 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { D[9]~reg0 D[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { D[9]~reg0 {} D[9] {} } { 0.000ns 2.060ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[9]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[9]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { D[9]~reg0 D[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { D[9]~reg0 {} D[9] {} } { 0.000ns 2.060ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D\[0\]~reg0 EchoPulse clk -1.401 ns register " "Info: th for register \"D\[0\]~reg0\" (data pin = \"EchoPulse\", clock pin = \"clk\") is -1.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 50 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 50; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[0\]~reg0 2 REG LC_X2_Y6_N8 1 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X2_Y6_N8; Fanout = 1; REG Node = 'D\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[0]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[0]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.927 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns EchoPulse 1 PIN PIN_3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_3; Fanout = 19; PIN Node = 'EchoPulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EchoPulse } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.319 ns) 2.730 ns D\[0\]~1 2 COMB LC_X2_Y6_N0 16 " "Info: 2: + IC(1.703 ns) + CELL(0.319 ns) = 2.730 ns; Loc. = LC_X2_Y6_N0; Fanout = 16; COMB Node = 'D\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { EchoPulse D[0]~1 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.777 ns) 3.927 ns D\[0\]~reg0 3 REG LC_X2_Y6_N8 1 " "Info: 3: + IC(0.420 ns) + CELL(0.777 ns) = 3.927 ns; Loc. = LC_X2_Y6_N8; Fanout = 1; REG Node = 'D\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { D[0]~1 D[0]~reg0 } "NODE_NAME" } } { "read_ultrasonic_sensor.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_ultrasonic_sensor/read_ultrasonic_sensor.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.804 ns ( 45.94 % ) " "Info: Total cell delay = 1.804 ns ( 45.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 54.06 % ) " "Info: Total interconnect delay = 2.123 ns ( 54.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { EchoPulse D[0]~1 D[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { EchoPulse {} EchoPulse~combout {} D[0]~1 {} D[0]~reg0 {} } { 0.000ns 0.000ns 1.703ns 0.420ns } { 0.000ns 0.708ns 0.319ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[0]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { EchoPulse D[0]~1 D[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { EchoPulse {} EchoPulse~combout {} D[0]~1 {} D[0]~reg0 {} } { 0.000ns 0.000ns 1.703ns 0.420ns } { 0.000ns 0.708ns 0.319ns 0.777ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 09:19:18 2021 " "Info: Processing ended: Sun Oct 10 09:19:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
