# do Additionneur.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:03:56 on Mar 06,2023
# vlog -work work Additionneur.vo 
# -- Compiling module Full_add_4bit
# 
# Top level modules:
# 	Full_add_4bit
# End time: 12:03:56 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:03:56 on Mar 06,2023
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module Full_add_4bit_vlg_sample_tst
# -- Compiling module Full_add_4bit_vlg_check_tst
# -- Compiling module Full_add_4bit_vlg_vec_tst
# 
# Top level modules:
# 	Full_add_4bit_vlg_vec_tst
# End time: 12:03:56 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "Additionneur.do" 
# Start time: 12:03:57 on Mar 06,2023
# Loading work.Full_add_4bit_vlg_vec_tst
# Loading work.Full_add_4bit
# Loading work.Full_add_4bit_vlg_sample_tst
# Loading work.Full_add_4bit_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : Waveform3.vwf.vt(233)
#    Time: 1 us  Iteration: 0  Instance: /Full_add_4bit_vlg_vec_tst/tb_out
# End time: 12:03:57 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
