// Seed: 3883308715
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output wor id_2,
    input wor id_3,
    output tri id_4,
    output wand id_5,
    input tri id_6,
    input supply1 id_7,
    output tri1 id_8,
    output tri id_9,
    input tri0 id_10,
    output wand id_11
);
  logic id_13;
  ;
  assign id_8 = id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_2 = 32'd37
) (
    input tri0 _id_0,
    input wire id_1,
    input supply1 _id_2,
    input tri1 id_3,
    output tri1 id_4
);
  localparam id_6 = 1;
  assign id_4 = 1'b0;
  logic [id_0 : 1] id_7[1  |  id_2 : id_0];
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4
  );
endmodule
