<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1663146848">
  <File Type="BITSTR-BMM" Name="RiscV_Top_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="RiscV_Top_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="RiscV_Top_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="RiscV_Top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="RiscV_Top.tcl"/>
  <File Type="OPT-TIMING" Name="RiscV_Top_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="RiscV_Top_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="RiscV_Top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="RiscV_Top_reports.tcl"/>
  <File Type="OPT-DRC" Name="RiscV_Top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="RiscV_Top.hwdef"/>
  <File Type="PWROPT-DCP" Name="RiscV_Top_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="RiscV_Top_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="RiscV_Top_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="RiscV_Top_placed.dcp"/>
  <File Type="PLACE-IO" Name="RiscV_Top_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="RiscV_Top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="RiscV_Top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="RiscV_Top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="RiscV_Top_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="RiscV_Top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="RiscV_Top_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="RiscV_Top.bgn"/>
  <File Type="PLACE-TIMING" Name="RiscV_Top_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="RiscV_Top_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="RiscV_Top.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="RiscV_Top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="RiscV_Top_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="RiscV_Top_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="RiscV_Top.msk"/>
  <File Type="PHYSOPT-TIMING" Name="RiscV_Top_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="RiscV_Top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="RiscV_Top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="RiscV_Top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="RiscV_Top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="RiscV_Top_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="RiscV_Top.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="RiscV_Top_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="RiscV_Top.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="RiscV_Top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="RiscV_Top_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="RiscV_Top.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="RiscV_Top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="RiscV_Top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="RiscV_Top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="RiscV_Top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="RiscV_Top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="RiscV_Top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="RiscV_Top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="RiscV_Top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="RiscV_Top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="RiscV_Top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="RiscV_Top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="RiscV_Top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="RiscV_Top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="RiscV_Top_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="RiscV_Top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="RiscV_Top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="RiscV_Top_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="RiscV_Top_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="RiscV_Top_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="RiscV_Top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="RiscV_Top_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="RiscV_Top.rbt"/>
  <File Type="BITSTR-NKY" Name="RiscV_Top.nky"/>
  <File Type="BG-DRC" Name="RiscV_Top.drc"/>
  <File Type="RDI-RDI" Name="RiscV_Top.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../verilog/circuit/ALU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/AND_GATE.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/AND_GATE_10_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/AND_GATE_5_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/AND_GATE_6_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/AND_GATE_7_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/AND_GATE_8_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/arithmetic/Adder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/wiring/Bit_Extender_12_32_SIGN.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/wiring/Bit_Extender_20_32_SIGN.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/wiring/Bit_Extender_8_32.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/circuit/Control.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/circuit/Control_2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/circuit/Control_op.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/io/Counter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/io/FPGADigit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/plexers/Multiplexer_bus_2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/NOT_GATE.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/OR_GATE.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/OR_GATE_12_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/OR_GATE_20_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/OR_GATE_6_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/gates/OR_GATE_8_INPUTS.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/memory/RAM_RAM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/memory/REGISTER_FLIP_FLOP_PC.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/memory/ROM_ROM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/circuit/RegFile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/circuit/RiscV_DataPath.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/arithmetic/Shifter_12_bit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/arithmetic/Shifter_20_bit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/io/decoder3_8.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/io/display_sel.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/io/divider.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../verilog/io/sevenseg_dec.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../project_1/project_1.srcs/sources_1/new/circuit/RiscV_Top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="RiscV_Top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../xdc/LogisimToplevelShell.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
