part=xcvh1742-lsva4737-1MP-e-S

[hls]
package.output.format=ip_catalog
package.output.syn=false
syn.top=top_lvl
flow_target=vitis
syn.dataflow.strict_mode=warning
cosim.trace_level=all
cosim.wave_debug=1
syn.debug.enable=0
syn.debug.enable_verbose_report=0
syn.debug.directory=.debug
csim.code_analyzer=0
csim.clean=0
tb.file=training_test.cpp
cosim.enable_tasks_with_m_axi=0
syn.interface.m_axi_auto_id_channel=1
cosim.enable_dataflow_profiling=1
syn.interface.m_axi_alignment_byte_size=128
syn.interface.m_axi_max_bitwidth=1024
syn.interface.m_axi_max_widen_bitwidth=1024
syn.interface.m_axi_max_write_burst_length=64
syn.interface.m_axi_max_read_burst_length=32
syn.dataflow.start_fifo_depth=4
vivado.flow=impl
syn.interface.m_axi_buffer_impl=uram
cosim.enable_fifo_sizing=0
syn.interface.m_axi_auto_max_ports=1
syn.file=common.hpp
syn.file=top_lvl.cpp
syn.file=top_lvl.hpp
syn.file=train.cpp
syn.file=train.hpp
syn.file=tree_traversal.cpp
syn.file=fetcher.cpp
syn.file=page_splitter.cpp
syn.file=node_splitter.cpp
syn.file=save.cpp
syn.file=rng.cpp
syn.file=rng.hpp
syn.file=processing_unit.cpp
syn.file=processing_unit.hpp
syn.file=converters.hpp
syn.file=converters.cpp
syn.file=inference.cpp
syn.file=inference.hpp
syn.file=fetcher.cpp
clock=10ns
sim.O=1