library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity GATES_TB is
end entity GATES_TB;

architecture Simulation of GATES_TB is

    signal A, B : std_logic := '0';

    signal Y_AND  : std_logic;
    signal Y_OR   : std_logic;
    signal Y_NOT  : std_logic;
    signal Y_NAND : std_logic;
    signal Y_NOR  : std_logic;
    signal Y_XOR  : std_logic;
    signal Y_XNOR : std_logic;

begin

    U1 : entity work.AND_GATE
        port map (A, B, Y_AND);

    U2 : entity work.OR_GATE
        port map (A, B, Y_OR);

    U3 : entity work.NOT_GATE
        port map (A, Y_NOT);

    U4 : entity work.NAND_GATE
        port map (A, B, Y_NAND);

    U5 : entity work.NOR_GATE
        port map (A, B, Y_NOR);

    U6 : entity work.XOR_GATE
        port map (A, B, Y_XOR);

    U7 : entity work.XNOR_GATE
        port map (A, B, Y_XNOR);

    STIMULUS : process
    begin

        A <= '0'; B <= '0';
        wait for 10 ns;

        A <= '0'; B <= '1';
        wait for 10 ns;

        A <= '1'; B <= '0';
        wait for 10 ns;

        A <= '1'; B <= '1';
        wait for 10 ns;

        wait;

    end process;

end architecture Simulation;
