<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='202' ll='204' type='bool llvm::BitVector::none() const'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='201'>/// none - Returns true if none of the bits are set.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='223' u='c' c='_ZNK4llvm14SmallBitVector4noneEv'/>
<use f='llvm/clang/lib/Analysis/CalledOnceCheck.cpp' l='774' u='c' c='_ZN12_GLOBAL__N_117CalledOnceChecker10checkEntryEPKN5clang8CFGBlockE'/>
<use f='llvm/clang/lib/Analysis/CalledOnceCheck.cpp' l='774' u='c' c='_ZN12_GLOBAL__N_117CalledOnceChecker10checkEntryEPKN5clang8CFGBlockE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='83' u='c' c='_ZNK4llvm12LiveRegUnits5emptyEv'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='130' u='c' c='_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='715' u='c' c='_ZL17scavengeStackSlotRN4llvm16MachineFrameInfoEibNS_5AlignERNS_9BitVectorE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='174' u='c' c='_ZNK4llvm3rdf12RegisterAggr5emptyEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='261' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='203' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='337' u='c' c='_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1848' u='c' c='_ZN4llvm12SelectionDAG16getVectorShuffleENS_3EVTERKNS_5SDLocENS_7SDValueES5_NS_8ArrayRefIiEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9156' u='c' c='_ZN4llvm19isConstOrConstSplatENS_7SDValueEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9180' u='c' c='_ZN4llvm19isConstOrConstSplatENS_7SDValueERKNS_5APIntEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9199' u='c' c='_ZN4llvm21isConstOrConstSplatFPENS_7SDValueEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9220' u='c' c='_ZN4llvm21isConstOrConstSplatFPENS_7SDValueERKNS_5APIntEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='535' u='c' c='_ZN4llvm19GCNHazardRecognizer22checkSoftClauseHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='541' u='c' c='_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2262' u='c' c='_ZNK4llvm16PPCFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/X86/ImmutableGraph.h' l='133' u='c' c='_ZNK4llvm14ImmutableGraph7NodeSet5emptyEv'/>
<use f='llvm/llvm/lib/Target/X86/ImmutableGraph.h' l='221' u='c' c='_ZNK4llvm14ImmutableGraph7EdgeSet5emptyEv'/>
<use f='llvm/llvm/unittests/IR/ConstantRangeTest.cpp' l='1227' u='c' c='_ZN12_GLOBAL__N_127ConstantRangeTest_SDiv_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/GlobalISel/GIMatchTree.h' l='307' u='c' c='_ZNK4llvm26GIMatchTreeBuilderLeafInfo16isFullyTraversedEv'/>
<use f='llvm/llvm/utils/TableGen/GlobalISel/GIMatchTree.h' l='307' u='c' c='_ZNK4llvm26GIMatchTreeBuilderLeafInfo16isFullyTraversedEv'/>
<use f='llvm/llvm/utils/TableGen/GlobalISel/GIMatchTree.h' l='318' u='c' c='_ZNK4llvm26GIMatchTreeBuilderLeafInfo13isFullyTestedEv'/>
<use f='llvm/llvm/utils/TableGen/GlobalISel/GIMatchTree.h' l='318' u='c' c='_ZNK4llvm26GIMatchTreeBuilderLeafInfo13isFullyTestedEv'/>
<use f='llvm/llvm/utils/TableGen/GlobalISel/GIMatchTree.h' l='319' u='c' c='_ZNK4llvm26GIMatchTreeBuilderLeafInfo13isFullyTestedEv'/>
<use f='llvm/llvm/utils/TableGen/GlobalISel/GIMatchTree.cpp' l='142' u='c' c='_ZN4llvm26GIMatchTreeBuilderLeafInfo12declareInstrEPKNS_15GIMatchDagInstrEj'/>
<use f='llvm/llvm/utils/TableGen/GlobalISel/GIMatchTree.cpp' l='176' u='c' c='_ZN4llvm26GIMatchTreeBuilderLeafInfo14declareOperandEjj'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1342' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
