// Seed: 1214539707
module module_0;
  reg id_1;
  always #1 id_1 <= 1 - 1'd0;
  always if (1 == 1) id_1 <= id_1;
  always id_1 <= 1;
  pulldown (1, id_2, 1, 1, 1);
  always id_2 <= 1;
  wire id_3;
  reg id_4, id_5;
  assign id_1 = id_4;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  wire id_5, id_6;
  module_0();
endmodule
