$date
	Sun Jun  2 16:32:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module expression_test_tb $end
$var wire 1 ! b $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var reg 1 $ a3 $end
$scope module g0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! op $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#4
1&
1$
#6
0&
0$
1#
#8
1!
1&
1$
#10
0$
0#
1"
#12
0&
1$
#14
1&
1%
0$
1#
#16
0&
1$
#18
