{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611125592355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611125592360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 09:53:12 2021 " "Processing started: Wed Jan 20 09:53:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611125592360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125592360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125592361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611125592814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611125592814 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "main.v(95) " "Verilog HDL syntax warning at main.v(95): extra block comment delimiter characters /* within block comment" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 95 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1611125600318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125600319 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/UART_Rx.v " "Can't analyze file -- file output_files/UART_Rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611125600322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125600328 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem.v " "Can't analyze file -- file mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611125600334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM.v(50) " "Verilog HDL information at RAM.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611125600336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125600337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse1.v " "Can't analyze file -- file Pulse1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611125600342 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Delay.v " "Can't analyze file -- file Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611125600347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125600351 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Pulse.v " "Can't analyze file -- file st_Pulse.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611125600355 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Delay.v " "Can't analyze file -- file st_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611125600360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_ch2.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_ch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse_CH2 " "Found entity 1: Pulse_CH2" {  } { { "Pulse_CH2.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse_CH2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125600363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_ch2.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_ch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_CH2 " "Found entity 1: Delay_CH2" {  } { { "Delay_CH2.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay_CH2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125600367 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(45) " "Verilog HDL Instantiation warning at main.v(45): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611125600367 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(48) " "Verilog HDL Instantiation warning at main.v(48): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611125600367 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(55) " "Verilog HDL Instantiation warning at main.v(55): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611125600368 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(59) " "Verilog HDL Instantiation warning at main.v(59): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611125600368 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(60) " "Verilog HDL Instantiation warning at main.v(60): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611125600368 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(64) " "Verilog HDL Instantiation warning at main.v(64): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611125600368 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(65) " "Verilog HDL Instantiation warning at main.v(65): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611125600368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611125600679 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ex\[7..4\] main.v(13) " "Output port \"ex\[7..4\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611125600681 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125600682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125600685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_Rx.v(36) " "Verilog HDL assignment warning at UART_Rx.v(36): truncated value with size 32 to match size of target (16)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611125600685 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 UART_Rx.v(56) " "Verilog HDL assignment warning at UART_Rx.v(56): truncated value with size 9 to match size of target (8)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611125600686 "|main|UART_Rx:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125600687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 RAM.v(99) " "Verilog HDL assignment warning at RAM.v(99): truncated value with size 8 to match size of target (1)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611125600692 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 RAM.v(145) " "Verilog HDL assignment warning at RAM.v(145): truncated value with size 8 to match size of target (1)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611125600692 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 RAM.v(184) " "Verilog HDL assignment warning at RAM.v(184): truncated value with size 8 to match size of target (1)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611125600693 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 RAM.v(230) " "Verilog HDL assignment warning at RAM.v(230): truncated value with size 8 to match size of target (1)" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611125600693 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out RAM.v(10) " "Output port \"out\" at RAM.v(10) has no driver" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611125600702 "|main|RAM:comb_13"}
{ "Warning" "WSGN_SEARCH_FILE" "pulse_ch1.v 1 1 " "Using design file pulse_ch1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse_CH1 " "Found entity 1: Pulse_CH1" {  } { { "pulse_ch1.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/pulse_ch1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611125600762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse_CH1 Pulse_CH1:comb_14 " "Elaborating entity \"Pulse_CH1\" for hierarchy \"Pulse_CH1:comb_14\"" {  } { { "main.v" "comb_14" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125600763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "delay_ch1.v 1 1 " "Using design file delay_ch1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_CH1 " "Found entity 1: Delay_CH1" {  } { { "delay_ch1.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/delay_ch1.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125600776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611125600776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_CH1 Delay_CH1:comb_15 " "Elaborating entity \"Delay_CH1\" for hierarchy \"Delay_CH1:comb_15\"" {  } { { "main.v" "comb_15" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125600777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse_CH2 Pulse_CH2:comb_16 " "Elaborating entity \"Pulse_CH2\" for hierarchy \"Pulse_CH2:comb_16\"" {  } { { "main.v" "comb_16" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125600779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_CH2 Delay_CH2:comb_17 " "Elaborating entity \"Delay_CH2\" for hierarchy \"Delay_CH2:comb_17\"" {  } { { "main.v" "comb_17" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125600781 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[3\] " "Net \"CH1TS\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[3\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[2\] " "Net \"CH1TS\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[2\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[1\] " "Net \"CH1TS\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[1\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[3\] " "Net \"CH2TS\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[3\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[2\] " "Net \"CH2TS\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[2\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[1\] " "Net \"CH2TS\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[1\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611125600821 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[3\] " "Net \"CH1TS\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[3\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[2\] " "Net \"CH1TS\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[2\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[1\] " "Net \"CH1TS\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[1\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[3\] " "Net \"CH2TS\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[3\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[2\] " "Net \"CH2TS\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[2\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[1\] " "Net \"CH2TS\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[1\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600821 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611125600821 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[3\] " "Net \"CH1TS\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[3\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[2\] " "Net \"CH1TS\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[2\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH1TS\[1\] " "Net \"CH1TS\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH1TS\[1\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[3\] " "Net \"CH2TS\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[3\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[2\] " "Net \"CH2TS\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[2\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600822 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[1\] " "Net \"CH2TS\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[1\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611125600822 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611125600822 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult5\"" {  } { { "output_files/RAM.v" "Mult5" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult2\"" {  } { { "output_files/RAM.v" "Mult2" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult8\"" {  } { { "output_files/RAM.v" "Mult8" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult11\"" {  } { { "output_files/RAM.v" "Mult11" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult4\"" {  } { { "output_files/RAM.v" "Mult4" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult1\"" {  } { { "output_files/RAM.v" "Mult1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult7\"" {  } { { "output_files/RAM.v" "Mult7" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 113 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_13\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_13\|Mult10\"" {  } { { "output_files/RAM.v" "Mult10" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 133 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611125601330 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611125601330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:comb_13\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\"" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:comb_13\|lpm_mult:Mult5 " "Instantiated megafunction \"RAM:comb_13\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601376 ""}  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611125601376 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core RAM:comb_13\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder RAM:comb_13\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] RAM:comb_13\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125601545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125601545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RAM:comb_13\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601564 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RAM:comb_13\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125601610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125601610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult5\|altshift:external_latency_ffs RAM:comb_13\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:comb_13\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\"" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:comb_13\|lpm_mult:Mult4 " "Instantiated megafunction \"RAM:comb_13\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611125601801 ""}  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611125601801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core RAM:comb_13\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder RAM:comb_13\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] RAM:comb_13\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125601856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125601856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RAM:comb_13\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RAM:comb_13\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611125601918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125601918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:comb_13\|lpm_mult:Mult4\|altshift:external_latency_ffs RAM:comb_13\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RAM:comb_13\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125601925 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611125602336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ex\[4\] GND " "Pin \"ex\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611125603261 "|main|ex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex\[5\] GND " "Pin \"ex\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611125603261 "|main|ex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex\[6\] GND " "Pin \"ex\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611125603261 "|main|ex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ex\[7\] GND " "Pin \"ex\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611125603261 "|main|ex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611125603261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611125603340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125603986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611125604137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611125604137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1386 " "Implemented 1386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611125604261 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611125604261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1371 " "Implemented 1371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611125604261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611125604261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611125604294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 09:53:24 2021 " "Processing ended: Wed Jan 20 09:53:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611125604294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611125604294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611125604294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611125604294 ""}
