;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	SUB -7, <-420
	ADD 210, 33
	SUB -7, <-420
	DJN -1, @-23
	ADD -1, <-20
	MOV -5, <-20
	SUB -7, <-420
	SUB 42, @200
	SUB 12, @0
	SUB @127, 100
	CMP 0, @42
	SUB #72, @200
	SUB @125, 106
	SUB @125, 106
	SUB 12, @-0
	SUB -7, <-420
	SUB @125, 106
	SUB @121, 103
	SUB #12, @230
	SUB 911, <-20
	SUB 12, @10
	SUB 1, <-900
	SUB 911, <-20
	SUB 112, @200
	SUB 911, <-20
	MOV 0, <-20
	SUB -7, <-420
	SUB 1, <-900
	MOV -1, <-20
	SUB -7, <-420
	SUB -7, <-420
	SUB 12, @-0
	ADD 250, 60
	SUB -121, 0
	SPL 0, <-22
	SUB @121, @-0
	SUB @121, @-0
	SUB -121, 0
	SUB #72, @200
	MOV -1, <-20
	MOV -5, <-20
	SPL 0, <-22
	CMP -7, <-420
	ADD 250, 60
	SPL -0, 600
	SPL -0, 600
	MOV -1, <-20
	MOV -5, <-20
