// Seed: 4093466809
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2
);
  wire  id_4;
  logic id_5;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_0 = 1;
  logic id_3;
  always @(id_1 or negedge 1'h0) begin : LABEL_0
    $signed(50);
    ;
  end
endmodule
module module_2 (
    output tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
