<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>kp_502_7</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>cmath</name>
			<type>1</type>
			<location>G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt/lib/gcc/x86_64-w64-mingw32/6.2.0/include/c++/cmath</location>
		</link>
		<link>
			<name>source</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/.apc/.tb</location>
		</link>
		<link>
			<name>sol1/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1/.tcls</location>
		</link>
		<link>
			<name>sol1_1/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_1/.tcls</location>
		</link>
		<link>
			<name>sol1_2/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_2/.tcls</location>
		</link>
		<link>
			<name>sol2/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2/.tcls</location>
		</link>
		<link>
			<name>sol2_1/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_1/.tcls</location>
		</link>
		<link>
			<name>sol2_2/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_2/.tcls</location>
		</link>
		<link>
			<name>sol2_3/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_3/.tcls</location>
		</link>
		<link>
			<name>sol2_4/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_4/.tcls</location>
		</link>
		<link>
			<name>sol2_5/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_5/.tcls</location>
		</link>
		<link>
			<name>sol2_6/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_6/.tcls</location>
		</link>
		<link>
			<name>sol3_1int_32/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_1int_32/.tcls</location>
		</link>
		<link>
			<name>sol3_2_double_16/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_2_double_16/.tcls</location>
		</link>
		<link>
			<name>sol3_3_float_64/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_3_float_64/.tcls</location>
		</link>
		<link>
			<name>sol3_4_long_32/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_4_long_32/.tcls</location>
		</link>
		<link>
			<name>sol3_5_int256_4/constraints</name>
			<type>2</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_5_int256_4/.tcls</location>
		</link>
		<link>
			<name>source/kp_502_7.cpp</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/source/kp_502_7.cpp</location>
		</link>
		<link>
			<name>testbench/kp_502_7_test.cpp</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/source/kp_502_7_test.cpp</location>
		</link>
		<link>
			<name>sol1/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1/sol1.directive</location>
		</link>
		<link>
			<name>sol1/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1/directives.tcl</location>
		</link>
		<link>
			<name>sol1/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1/script.tcl</location>
		</link>
		<link>
			<name>sol1_1/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_1/sol1_1.directive</location>
		</link>
		<link>
			<name>sol1_1/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_1/directives.tcl</location>
		</link>
		<link>
			<name>sol1_1/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_1/script.tcl</location>
		</link>
		<link>
			<name>sol1_2/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_2/sol1_2.directive</location>
		</link>
		<link>
			<name>sol1_2/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_2/directives.tcl</location>
		</link>
		<link>
			<name>sol1_2/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol1_2/script.tcl</location>
		</link>
		<link>
			<name>sol2/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2/sol2.directive</location>
		</link>
		<link>
			<name>sol2/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2/directives.tcl</location>
		</link>
		<link>
			<name>sol2/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2/script.tcl</location>
		</link>
		<link>
			<name>sol2_1/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_1/sol2_1.directive</location>
		</link>
		<link>
			<name>sol2_1/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_1/directives.tcl</location>
		</link>
		<link>
			<name>sol2_1/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_1/script.tcl</location>
		</link>
		<link>
			<name>sol2_2/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_2/sol2_2.directive</location>
		</link>
		<link>
			<name>sol2_2/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_2/directives.tcl</location>
		</link>
		<link>
			<name>sol2_2/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_2/script.tcl</location>
		</link>
		<link>
			<name>sol2_3/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_3/sol2_3.directive</location>
		</link>
		<link>
			<name>sol2_3/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_3/directives.tcl</location>
		</link>
		<link>
			<name>sol2_3/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_3/script.tcl</location>
		</link>
		<link>
			<name>sol2_4/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_4/sol2_4.directive</location>
		</link>
		<link>
			<name>sol2_4/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_4/directives.tcl</location>
		</link>
		<link>
			<name>sol2_4/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_4/script.tcl</location>
		</link>
		<link>
			<name>sol2_5/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_5/sol2_5.directive</location>
		</link>
		<link>
			<name>sol2_5/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_5/directives.tcl</location>
		</link>
		<link>
			<name>sol2_5/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_5/script.tcl</location>
		</link>
		<link>
			<name>sol2_6/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_6/sol2_6.directive</location>
		</link>
		<link>
			<name>sol2_6/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_6/directives.tcl</location>
		</link>
		<link>
			<name>sol2_6/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol2_6/script.tcl</location>
		</link>
		<link>
			<name>sol3_1int_32/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_1int_32/sol3_1int_32.directive</location>
		</link>
		<link>
			<name>sol3_1int_32/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_1int_32/directives.tcl</location>
		</link>
		<link>
			<name>sol3_1int_32/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_1int_32/script.tcl</location>
		</link>
		<link>
			<name>sol3_2_double_16/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_2_double_16/sol3_2_double_16.directive</location>
		</link>
		<link>
			<name>sol3_2_double_16/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_2_double_16/directives.tcl</location>
		</link>
		<link>
			<name>sol3_2_double_16/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_2_double_16/script.tcl</location>
		</link>
		<link>
			<name>sol3_3_float_64/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_3_float_64/sol3_3_float_64.directive</location>
		</link>
		<link>
			<name>sol3_3_float_64/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_3_float_64/directives.tcl</location>
		</link>
		<link>
			<name>sol3_3_float_64/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_3_float_64/script.tcl</location>
		</link>
		<link>
			<name>sol3_4_long_32/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_4_long_32/sol3_4_long_32.directive</location>
		</link>
		<link>
			<name>sol3_4_long_32/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_4_long_32/directives.tcl</location>
		</link>
		<link>
			<name>sol3_4_long_32/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_4_long_32/script.tcl</location>
		</link>
		<link>
			<name>sol3_5_int256_4/constraints/.xml.directive</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_5_int256_4/sol3_5_int256_4.directive</location>
		</link>
		<link>
			<name>sol3_5_int256_4/constraints/directives.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_5_int256_4/directives.tcl</location>
		</link>
		<link>
			<name>sol3_5_int256_4/constraints/script.tcl</name>
			<type>1</type>
			<location>G:/Xilinx_lab/KP_502_7_v3/kp_502_7/sol3_5_int256_4/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
