#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 23 12:49:00 2019
# Process ID: 4041
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1
# Command line: vivado -log ps2_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ps2_test.tcl
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/ps2_test.vds
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ps2_test.tcl -notrace
Command: synth_design -top ps2_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4059 
WARNING: [Synth 8-2611] redeclaration of ansi port outClk is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port segment is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1382.531 ; gain = 4.914 ; free physical = 2669 ; free virtual = 6368
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ps2_test' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
INFO: [Synth 8-6157] synthesizing module 'ps2_receiver' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:8]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/debouncer.v:8]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/debouncer.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ps2_receiver' (3#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:8]
INFO: [Synth 8-6157] synthesizing module 'keycode_converter' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:9]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:20]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'keycode_converter' (4#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:9]
INFO: [Synth 8-6157] synthesizing module 'quad7seg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:8]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
INFO: [Synth 8-6155] done synthesizing module 'quad7seg' (6#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:8]
WARNING: [Synth 8-3848] Net rgb in module/entity ps2_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_test.v:13]
WARNING: [Synth 8-3848] Net hsync in module/entity ps2_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_test.v:14]
WARNING: [Synth 8-3848] Net vsync in module/entity ps2_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_test.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ps2_test' (7#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_test.v:9]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[11]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[10]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[9]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[8]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[7]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[6]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[5]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[4]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[3]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[2]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[1]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[0]
WARNING: [Synth 8-3331] design ps2_test has unconnected port hsync
WARNING: [Synth 8-3331] design ps2_test has unconnected port vsync
WARNING: [Synth 8-3331] design ps2_test has unconnected port nreset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.656 ; gain = 33.039 ; free physical = 2681 ; free virtual = 6382
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.656 ; gain = 33.039 ; free physical = 2680 ; free virtual = 6381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.656 ; gain = 33.039 ; free physical = 2680 ; free virtual = 6381
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ps2_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ps2_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.078 ; gain = 0.000 ; free physical = 2397 ; free virtual = 6131
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.078 ; gain = 0.000 ; free physical = 2397 ; free virtual = 6131
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.078 ; gain = 0.000 ; free physical = 2397 ; free virtual = 6131
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.078 ; gain = 0.000 ; free physical = 2397 ; free virtual = 6131
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2477 ; free virtual = 6212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2477 ; free virtual = 6212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2479 ; free virtual = 6214
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2469 ; free virtual = 6204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ps2_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module keycode_converter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module quad7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ps2_test has port dp driven by constant 0
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[11]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[10]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[9]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[8]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[7]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[6]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[5]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[4]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[3]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[2]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[1]
WARNING: [Synth 8-3331] design ps2_test has unconnected port rgb[0]
WARNING: [Synth 8-3331] design ps2_test has unconnected port hsync
WARNING: [Synth 8-3331] design ps2_test has unconnected port vsync
WARNING: [Synth 8-3331] design ps2_test has unconnected port nreset
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[0]' (FDE) to 'KB/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[1]' (FDE) to 'KB/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[2]' (FDE) to 'KB/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[3]' (FDE) to 'KB/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[4]' (FDE) to 'KB/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[5]' (FDE) to 'KB/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[6]' (FDE) to 'KB/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[7]' (FDE) to 'KB/keycode_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2462 ; free virtual = 6191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2333 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2326 ; free virtual = 6061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2326 ; free virtual = 6061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2325 ; free virtual = 6061
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2325 ; free virtual = 6061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2325 ; free virtual = 6061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2325 ; free virtual = 6061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2325 ; free virtual = 6061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2325 ; free virtual = 6061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |    22|
|4     |LUT2   |    13|
|5     |LUT3   |     3|
|6     |LUT4   |    18|
|7     |LUT5   |     5|
|8     |LUT6   |    26|
|9     |FDRE   |    82|
|10    |IBUF   |     3|
|11    |OBUF   |    12|
|12    |OBUFT  |    14|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |   201|
|2     |  KB               |ps2_receiver      |    92|
|3     |    db_clk         |debouncer         |    15|
|4     |    db_data        |debouncer_18      |    16|
|5     |  KEY_CONV         |keycode_converter |    33|
|6     |  SEG              |quad7seg          |     8|
|7     |  c2               |clockDiv          |     2|
|8     |  \genblk1[0].c1   |clockDiv_0        |     2|
|9     |  \genblk1[10].c1  |clockDiv_1        |     2|
|10    |  \genblk1[11].c1  |clockDiv_2        |     2|
|11    |  \genblk1[12].c1  |clockDiv_3        |     2|
|12    |  \genblk1[13].c1  |clockDiv_4        |     2|
|13    |  \genblk1[14].c1  |clockDiv_5        |     2|
|14    |  \genblk1[15].c1  |clockDiv_6        |     2|
|15    |  \genblk1[16].c1  |clockDiv_7        |     2|
|16    |  \genblk1[17].c1  |clockDiv_8        |     2|
|17    |  \genblk1[1].c1   |clockDiv_9        |     2|
|18    |  \genblk1[2].c1   |clockDiv_10       |     2|
|19    |  \genblk1[3].c1   |clockDiv_11       |     2|
|20    |  \genblk1[4].c1   |clockDiv_12       |     2|
|21    |  \genblk1[5].c1   |clockDiv_13       |     2|
|22    |  \genblk1[6].c1   |clockDiv_14       |     2|
|23    |  \genblk1[7].c1   |clockDiv_15       |     2|
|24    |  \genblk1[8].c1   |clockDiv_16       |     2|
|25    |  \genblk1[9].c1   |clockDiv_17       |     2|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.078 ; gain = 362.461 ; free physical = 2325 ; free virtual = 6061
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1740.078 ; gain = 33.039 ; free physical = 2379 ; free virtual = 6114
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.086 ; gain = 362.461 ; free physical = 2379 ; free virtual = 6114
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.086 ; gain = 0.000 ; free physical = 2319 ; free virtual = 6058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1740.086 ; gain = 362.555 ; free physical = 2365 ; free virtual = 6114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.086 ; gain = 0.000 ; free physical = 2365 ; free virtual = 6114
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/ps2_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ps2_test_utilization_synth.rpt -pb ps2_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 12:49:24 2019...
