OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           21          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 336.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "CLK".
[INFO CTS-0010]  Clock net "clk_i" has 4326 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 4 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 4326.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 701.
[INFO CTS-0024]  Normalized sink region: [(2.43704, 2.10173), (111.858, 79.9121)].
[INFO CTS-0025]     Width:  109.4206.
[INFO CTS-0026]     Height: 77.8104.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 351
    Sub-region size: 54.7103 X 77.8104
[INFO CTS-0034]     Segment length (rounded): 28.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 27 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 9
      location: 1.0 buffer: CLKBUF_X3
 Level 2
    Direction: Vertical
    Sinks per sub-region: 176
    Sub-region size: 54.7103 X 38.9052
[INFO CTS-0034]     Segment length (rounded): 20.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 38 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 88
    Sub-region size: 27.3552 X 38.9052
[INFO CTS-0034]     Segment length (rounded): 14.
    Key: 193 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 1.0 buffer: CLKBUF_X3
    Key: 83 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Out of 143 sinks, 12 sinks closer to other cluster.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 44
    Sub-region size: 27.3552 X 19.4526
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 10 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Out of 86 sinks, 4 sinks closer to other cluster.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 22
    Sub-region size: 13.6776 X 19.4526
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 89 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 9
      location: 1.0 buffer: CLKBUF_X3
 Out of 32 sinks, 1 sinks closer to other cluster.
 Out of 53 sinks, 3 sinks closer to other cluster.
 Level 6
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 13.6776 X 9.7263
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 14 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 19 sinks, 1 sinks closer to other cluster.
 Out of 26 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 2 sinks closer to other cluster.
 Out of 21 sinks, 1 sinks closer to other cluster.
 Out of 22 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 701.
[INFO CTS-0018]     Created 794 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 5.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 6.
[INFO CTS-0015]     Created 794 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:6, 3:8, 4:26, 5:77, 6:249, 7:294, 8:46, 9:4, 10:6, 11:8, 12:3, 13:10, 14:5, 15:4, 16:1, 17:1, 18:2, 19:1..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 4326
[INFO CTS-0100]  Leaf buffers 687
[INFO CTS-0101]  Average sink wire length 986.70 um
[INFO CTS-0102]  Path depth 5 - 6
Warning: There is 1 input port missing set_input_delay.
Warning: There are 1065 unconstrained endpoints.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 224485 u^2 50% utilization.
[INFO RSZ-0058] Using max wire length 661um.
Warning: There is 1 input port missing set_input_delay.
Warning: There are 1065 unconstrained endpoints.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 224485 u^2 50% utilization.
Placement Analysis
---------------------------------
total displacement       1459.6 u
average displacement        0.0 u
max displacement           55.3 u
original HPWL         1267282.4 u
legalized HPWL        1275373.8 u
delta HPWL                    1 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1275373.8 u
legalized HPWL        1275373.8 u
delta HPWL                    0 %

Warning: There is 1 input port missing set_input_delay.
Warning: There are 1065 unconstrained endpoints.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 224485 u^2 50% utilization.
Elapsed time: 0:16.08[h:]min:sec. CPU time: user 16.00 sys 0.07 (99%). Peak memory: 360836KB.
