
*** Running xst
    with args -ifn top.xst -ofn top.srp -intstyle ise

Reading design: top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.srcs/sources_1/imports/TEST_IO_BUF/test_io.v" into library work
Parsing module <top>.
Parsing module <tri_buf>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <tri_buf>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.srcs/sources_1/imports/TEST_IO_BUF/test_io.v".
WARNING:Xst:647 - Input <SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <tri_buf>.
    Related source file is "/home/saul/projects/digital/DIGIMP/TEST_IO_BUF/FPGA/test_io/test_io.srcs/sources_1/imports/TEST_IO_BUF/test_io.v".
    Found 1-bit tristate buffer for signal <out> created at line 69
    Summary:
	inferred   1 Tristate(s).
Unit <tri_buf> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 4.921ns

=========================================================================
