

================================================================
== Vivado HLS Report for 'unite'
================================================================
* Date:           Tue Apr 16 23:58:13 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.636|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   69|   69|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_readCompare_fu_113  |readCompare  |   34|   34|   34|   34|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj1  |   32|   32|         2|          1|          1|    32|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    6531|    -|
|FIFO             |        0|      -|       5|      44|    -|
|Instance         |        0|      -|    2102|    4224|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|    2072|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    4179|   10859|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+------+------+
    |        Instance        |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+---------------------+---------+-------+------+------+
    |grp_readCompare_fu_113  |readCompare          |        0|      0|    12|    88|
    |unite_control_s_axi_U   |unite_control_s_axi  |        0|      0|  2090|  4136|
    +------------------------+---------------------+---------+-------+------+------+
    |Total                   |                     |        0|      0|  2102|  4224|
    +------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |items1_stream_V_fifo_U  |        0|  5|  44|     1|   32|       32|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  5|  44|     1|   32|       32|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |i_fu_124_p2                       |     +    |      0|  0|    15|           6|           1|
    |tmp_11_fu_212_p2                  |     -    |      0|  0|    18|          10|          11|
    |tmp_5_fu_171_p2                   |     -    |      0|  0|    18|          11|          11|
    |tmp_7_fu_183_p2                   |     -    |      0|  0|    18|          11|          11|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|     2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |p_Result_s_fu_237_p2              |    and   |      0|  0|  1024|        1024|        1024|
    |exitcond_i_fu_118_p2              |   icmp   |      0|  0|    11|           6|           7|
    |tmp_1_fu_148_p2                   |   icmp   |      0|  0|    13|          10|          10|
    |tmp_14_fu_222_p2                  |   lshr   |      0|  0|  2171|        1024|        1024|
    |tmp_15_fu_231_p2                  |   lshr   |      0|  0|  2171|           2|        1024|
    |Hi_assign_fu_142_p2               |    or    |      0|  0|    10|           5|          10|
    |tmp_10_fu_204_p3                  |  select  |      0|  0|    11|           1|          11|
    |tmp_8_fu_189_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_9_fu_197_p3                   |  select  |      0|  0|  1021|           1|        1024|
    |ap_enable_pp0                     |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|     2|           2|           1|
    |tmp_6_fu_177_p2                   |    xor   |      0|  0|    11|          11|          10|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |Total                             |          |      0|  0|  6531|        2128|        4194|
    +----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_assign_reg_102         |   9|          2|    6|         12|
    |items1_stream_V_read     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         12|    9|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+------+----+------+-----------+
    |                 Name                |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------+------+----+------+-----------+
    |adj1_data_V_read_reg_247             |  1024|   0|  1024|          0|
    |ap_CS_fsm                            |     4|   0|     4|          0|
    |ap_enable_reg_pp0_iter0              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1              |     1|   0|     1|          0|
    |exitcond_i_reg_259                   |     1|   0|     1|          0|
    |grp_readCompare_fu_113_ap_start_reg  |     1|   0|     1|          0|
    |i_assign_reg_102                     |     6|   0|     6|          0|
    |tmp_11_reg_268                       |    10|   0|    11|          1|
    |tmp_14_reg_273                       |  1024|   0|  1024|          0|
    +-------------------------------------+------+----+------+-----------+
    |Total                                |  2072|   0|  2073|          1|
    +-------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    9|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    9|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |     unite    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     unite    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     unite    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     unite    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     unite    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     unite    | return value |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj1_data_V), !map !76"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj2_data_V), !map !82"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @unite_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%adj1_data_V_read = call i1024 @_ssdm_op_Read.s_axilite.i1024(i1024 %adj1_data_V)"   --->   Operation 9 'read' 'adj1_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%items1_stream_V = alloca i32, align 4" [unite.cc:66]   --->   Operation 10 'alloca' 'items1_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @items1_OC_stream_OC, i32 1, [1 x i8]* @p_str32, [1 x i8]* @p_str32, i32 1, i32 1, i32* %items1_stream_V, i32* %items1_stream_V)"   --->   Operation 11 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %items1_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj1_data_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [unite.cc:64]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj2_data_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [unite.cc:65]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %0" [unite.cc:11->unite.cc:71]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_assign = phi i6 [ 0, %Fill.exit ], [ %i, %_ifconv ]"   --->   Operation 16 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.75ns)   --->   "%exitcond_i = icmp eq i6 %i_assign, -32" [unite.cc:11->unite.cc:71]   --->   Operation 17 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 18 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.71ns)   --->   "%i = add i6 %i_assign, 1" [unite.cc:11->unite.cc:71]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %readItem.exit, label %_ifconv" [unite.cc:11->unite.cc:71]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %i_assign to i5" [unite.cc:11->unite.cc:71]   --->   Operation 21 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%Lo_assign = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 22 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%Hi_assign = or i10 %Lo_assign, 31" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 23 'or' 'Hi_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%tmp_1 = icmp ugt i10 %Lo_assign, %Hi_assign" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 24 'icmp' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %Lo_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 25 'zext' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = zext i10 %Hi_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 26 'zext' 'tmp_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_4 = call i1024 @llvm.part.select.i1024(i1024 %adj1_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "%tmp_5 = sub i11 %tmp_2, %tmp_3" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 28 'sub' 'tmp_5' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_6 = xor i11 %tmp_2, 1023" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 29 'xor' 'tmp_6' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%tmp_7 = sub i11 %tmp_3, %tmp_2" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 30 'sub' 'tmp_7' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_8 = select i1 %tmp_1, i11 %tmp_5, i11 %tmp_7" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 31 'select' 'tmp_8' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_9 = select i1 %tmp_1, i1024 %tmp_4, i1024 %adj1_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 32 'select' 'tmp_9' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_10 = select i1 %tmp_1, i11 %tmp_6, i11 %tmp_2" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 33 'select' 'tmp_10' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_11 = sub i11 1023, %tmp_8" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 34 'sub' 'tmp_11' <Predicate = (!exitcond_i)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_12 = zext i11 %tmp_10 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 35 'zext' 'tmp_12' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_14 = lshr i1024 %tmp_9, %tmp_12" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 36 'lshr' 'tmp_14' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [unite.cc:11->unite.cc:71]   --->   Operation 37 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [unite.cc:12->unite.cc:71]   --->   Operation 38 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_13 = zext i11 %tmp_11 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 39 'zext' 'tmp_13' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_15 = lshr i1024 -1, %tmp_13" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 40 'lshr' 'tmp_15' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.88ns) (out node of the LUT)   --->   "%p_Result_s = and i1024 %tmp_14, %tmp_15" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 41 'and' 'p_Result_s' <Predicate = (!exitcond_i)> <Delay = 0.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%temp_V = trunc i1024 %p_Result_s to i32" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 42 'trunc' 'temp_V' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %items1_stream_V, i32 %temp_V)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:17->unite.cc:71]   --->   Operation 43 'write' <Predicate = (!exitcond_i)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %0" [unite.cc:11->unite.cc:71]   --->   Operation 44 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @readCompare(i32* %items1_stream_V)" [unite.cc:72]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @readCompare(i32* %items1_stream_V)" [unite.cc:72]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [unite.cc:95]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ adj1_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ adj2_data_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6       (specbitsmap      ) [ 000000]
StgValue_7       (specbitsmap      ) [ 000000]
StgValue_8       (spectopmodule    ) [ 000000]
adj1_data_V_read (read             ) [ 001100]
items1_stream_V  (alloca           ) [ 011111]
empty            (specchannel      ) [ 000000]
StgValue_12      (specinterface    ) [ 000000]
StgValue_13      (specinterface    ) [ 000000]
StgValue_14      (specinterface    ) [ 000000]
StgValue_15      (br               ) [ 011100]
i_assign         (phi              ) [ 001000]
exitcond_i       (icmp             ) [ 001100]
empty_6          (speclooptripcount) [ 000000]
i                (add              ) [ 011100]
StgValue_20      (br               ) [ 000000]
tmp              (trunc            ) [ 000000]
Lo_assign        (bitconcatenate   ) [ 000000]
Hi_assign        (or               ) [ 000000]
tmp_1            (icmp             ) [ 000000]
tmp_2            (zext             ) [ 000000]
tmp_3            (zext             ) [ 000000]
tmp_4            (partselect       ) [ 000000]
tmp_5            (sub              ) [ 000000]
tmp_6            (xor              ) [ 000000]
tmp_7            (sub              ) [ 000000]
tmp_8            (select           ) [ 000000]
tmp_9            (select           ) [ 000000]
tmp_10           (select           ) [ 000000]
tmp_11           (sub              ) [ 001100]
tmp_12           (zext             ) [ 000000]
tmp_14           (lshr             ) [ 001100]
StgValue_37      (specloopname     ) [ 000000]
StgValue_38      (specpipeline     ) [ 000000]
tmp_13           (zext             ) [ 000000]
tmp_15           (lshr             ) [ 000000]
p_Result_s       (and              ) [ 000000]
temp_V           (trunc            ) [ 000000]
StgValue_43      (write            ) [ 000000]
StgValue_44      (br               ) [ 011100]
StgValue_46      (call             ) [ 000000]
StgValue_47      (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="adj1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adj1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adj2_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adj2_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unite_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1024"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="items1_OC_stream_OC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i1024"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readCompare"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="items1_stream_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="items1_stream_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="adj1_data_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1024" slack="0"/>
<pin id="92" dir="0" index="1" bw="1024" slack="0"/>
<pin id="93" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="adj1_data_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_43_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_assign_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="1"/>
<pin id="104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_assign_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_readCompare_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_45/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="exitcond_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Lo_assign_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Hi_assign_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1024" slack="0"/>
<pin id="164" dir="0" index="1" bw="1024" slack="1"/>
<pin id="165" dir="0" index="2" bw="11" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_5_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="11" slack="0"/>
<pin id="180" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_7_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_8_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="11" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_9_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1024" slack="0"/>
<pin id="200" dir="0" index="2" bw="1024" slack="1"/>
<pin id="201" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_11_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_12_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_14_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1024" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_13_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="1"/>
<pin id="230" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_15_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1024" slack="1"/>
<pin id="239" dir="0" index="1" bw="1024" slack="0"/>
<pin id="240" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="temp_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1024" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="adj1_data_V_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1024" slack="1"/>
<pin id="249" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="adj1_data_V_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="items1_stream_V_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="items1_stream_V "/>
</bind>
</comp>

<comp id="259" class="1005" name="exitcond_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_11_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="1"/>
<pin id="270" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_14_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1024" slack="1"/>
<pin id="275" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="82" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="84" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="106" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="106" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="106" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="134" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="134" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="142" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="154" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="158" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="154" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="70" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="158" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="154" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="148" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="171" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="183" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="148" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="162" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="148" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="177" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="154" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="189" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="204" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="197" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="235"><net_src comp="80" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="250"><net_src comp="90" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="256"><net_src comp="86" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="262"><net_src comp="118" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="124" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="271"><net_src comp="212" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="276"><net_src comp="222" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="237" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: unite : adj1_data_V | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_12 : 1
	State 2
		exitcond_i : 1
		i : 1
		StgValue_20 : 2
		tmp : 1
		Lo_assign : 2
		Hi_assign : 3
		tmp_1 : 3
		tmp_2 : 3
		tmp_3 : 3
		tmp_5 : 4
		tmp_6 : 4
		tmp_7 : 4
		tmp_8 : 5
		tmp_9 : 4
		tmp_10 : 4
		tmp_11 : 6
		tmp_12 : 5
		tmp_14 : 6
	State 3
		tmp_15 : 1
		p_Result_s : 2
		temp_V : 2
		StgValue_43 : 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   lshr   |        tmp_14_fu_222        |    0    |   2171  |
|          |        tmp_15_fu_231        |    0    |    24   |
|----------|-----------------------------|---------|---------|
|          |         tmp_8_fu_189        |    0    |    11   |
|  select  |         tmp_9_fu_197        |    0    |   1021  |
|          |        tmp_10_fu_204        |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    and   |      p_Result_s_fu_237      |    0    |   1024  |
|----------|-----------------------------|---------|---------|
|          |         tmp_5_fu_171        |    0    |    17   |
|    sub   |         tmp_7_fu_183        |    0    |    17   |
|          |        tmp_11_fu_212        |    0    |    18   |
|----------|-----------------------------|---------|---------|
|   call   |    grp_readCompare_fu_113   |    13   |    26   |
|----------|-----------------------------|---------|---------|
|   icmp   |      exitcond_i_fu_118      |    0    |    11   |
|          |         tmp_1_fu_148        |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_124          |    0    |    15   |
|----------|-----------------------------|---------|---------|
|    xor   |         tmp_6_fu_177        |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   | adj1_data_V_read_read_fu_90 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_43_write_fu_96   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |          tmp_fu_130         |    0    |    0    |
|          |        temp_V_fu_242        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|       Lo_assign_fu_134      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    or    |       Hi_assign_fu_142      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_2_fu_154        |    0    |    0    |
|   zext   |         tmp_3_fu_158        |    0    |    0    |
|          |        tmp_12_fu_218        |    0    |    0    |
|          |        tmp_13_fu_228        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_4_fu_162        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    13   |   4390  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|adj1_data_V_read_reg_247|  1024  |
|   exitcond_i_reg_259   |    1   |
|    i_assign_reg_102    |    6   |
|        i_reg_263       |    6   |
| items1_stream_V_reg_253|   32   |
|     tmp_11_reg_268     |   11   |
|     tmp_14_reg_273     |  1024  |
+------------------------+--------+
|          Total         |  2104  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   13   |  4390  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2104  |    -   |
+-----------+--------+--------+
|   Total   |  2117  |  4390  |
+-----------+--------+--------+
