{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621926307294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621926307294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:05:07 2021 " "Processing started: Tue May 25 19:05:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621926307294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621926307294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621926307295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621926307669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maindiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mainDiagram " "Found entity 1: mainDiagram" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926307711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926307711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lfsr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308061 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lfsr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308063 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display-BEHAVIOUR " "Found design unit 1: text_display-BEHAVIOUR" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308066 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308070 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/main_menu_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/main_menu_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_menu_display-BEHAVIOUR " "Found design unit 1: main_menu_display-BEHAVIOUR" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308073 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_menu_display " "Found entity 1: main_menu_display" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lives_display_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lives_display_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-BEHAVIOUR " "Found design unit 1: lives_display-BEHAVIOUR" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308075 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_over_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_over_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_display-BEHAVIOUR " "Found design unit 1: game_over_display-BEHAVIOUR" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308078 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_over_display " "Found entity 1: game_over_display" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308080 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308083 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bigbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bigbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 box-behavior " "Found design unit 1: box-behavior" {  } { { "VHDL FIles/bigBox.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bigBox.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308086 ""} { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "VHDL FIles/bigBox.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bigBox.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcdtosegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcdtosegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdToSegment-beh " "Found design unit 1: bcdToSegment-beh" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bcdToSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308088 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdToSegment " "Found entity 1: bcdToSegment" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bcdToSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308091 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308094 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_mode_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_mode_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_mode_display-BEHAVIOUR " "Found design unit 1: game_mode_display-BEHAVIOUR" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308096 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_mode_display " "Found entity 1: game_mode_display" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainDiagram " "Elaborating entity \"mainDiagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621926308156 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "livesText " "Found inconsistent dimensions for element \"livesText\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } { 1264 2544 2648 1280 "livesText\[5..0\]" "" } { 1112 1544 1622 1128 "livesText" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308157 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "livesText " "Found inconsistent dimensions for element \"livesText\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } { 1264 2544 2648 1280 "livesText\[5..0\]" "" } { 1216 2872 2952 1232 "livesText" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308157 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "livesText " "Converted elements in bus name \"livesText\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "livesText\[5..0\] livesText5..0 " "Converted element name(s) from \"livesText\[5..0\]\" to \"livesText5..0\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308157 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "livesText\[5..0\] livesText5..0 " "Converted element name(s) from \"livesText\[5..0\]\" to \"livesText5..0\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1264 2544 2648 1280 "livesText\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308157 ""}  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } { 1264 2544 2648 1280 "livesText\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1621926308157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "mainDiagram.bdf" "inst1" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 936 2294 2518 1112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst6 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst6\"" {  } { { "mainDiagram.bdf" "inst6" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 616 1494 1870 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "altpll_component" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst6\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308201 ""}  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621926308201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst\"" {  } { { "mainDiagram.bdf" "inst" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 920 1622 1878 1192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308265 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XLeft bouncy_ball.vhd(58) " "VHDL Signal Declaration warning at bouncy_ball.vhd(58): used explicit default value for signal \"pipe1XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926308268 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XRight bouncy_ball.vhd(59) " "VHDL Signal Declaration warning at bouncy_ball.vhd(59): used explicit default value for signal \"pipe1XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926308268 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XLeft bouncy_ball.vhd(60) " "VHDL Signal Declaration warning at bouncy_ball.vhd(60): used explicit default value for signal \"pipe2XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926308269 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XRight bouncy_ball.vhd(61) " "VHDL Signal Declaration warning at bouncy_ball.vhd(61): used explicit default value for signal \"pipe2XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926308269 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable1 bouncy_ball.vhd(78) " "VHDL Signal Declaration warning at bouncy_ball.vhd(78): used explicit default value for signal \"rand_num_variable1\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926308269 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable2 bouncy_ball.vhd(82) " "VHDL Signal Declaration warning at bouncy_ball.vhd(82): used explicit default value for signal \"rand_num_variable2\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926308269 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(154) " "VHDL Process Statement warning at bouncy_ball.vhd(154): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308272 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(154) " "VHDL Process Statement warning at bouncy_ball.vhd(154): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308272 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(155) " "VHDL Process Statement warning at bouncy_ball.vhd(155): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308272 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainmenuText bouncy_ball.vhd(155) " "VHDL Process Statement warning at bouncy_ball.vhd(155): signal \"mainmenuText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308272 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(156) " "VHDL Process Statement warning at bouncy_ball.vhd(156): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308272 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(157) " "VHDL Process Statement warning at bouncy_ball.vhd(157): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308272 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(160) " "VHDL Process Statement warning at bouncy_ball.vhd(160): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(160) " "VHDL Process Statement warning at bouncy_ball.vhd(160): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(161) " "VHDL Process Statement warning at bouncy_ball.vhd(161): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameModeText bouncy_ball.vhd(161) " "VHDL Process Statement warning at bouncy_ball.vhd(161): signal \"gameModeText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(162) " "VHDL Process Statement warning at bouncy_ball.vhd(162): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(163) " "VHDL Process Statement warning at bouncy_ball.vhd(163): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(167) " "VHDL Process Statement warning at bouncy_ball.vhd(167): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308273 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(174) " "VHDL Process Statement warning at bouncy_ball.vhd(174): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308274 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(181) " "VHDL Process Statement warning at bouncy_ball.vhd(181): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(182) " "VHDL Process Statement warning at bouncy_ball.vhd(182): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(183) " "VHDL Process Statement warning at bouncy_ball.vhd(183): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverText bouncy_ball.vhd(183) " "VHDL Process Statement warning at bouncy_ball.vhd(183): signal \"gameOverText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(184) " "VHDL Process Statement warning at bouncy_ball.vhd(184): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(185) " "VHDL Process Statement warning at bouncy_ball.vhd(185): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308275 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926308283 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926308283 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926308283 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameOver bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"gameOver\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926308283 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameOver\[0\] bouncy_ball.vhd(146) " "Inferred latch for \"gameOver\[0\]\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308304 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameOver\[1\] bouncy_ball.vhd(146) " "Inferred latch for \"gameOver\[1\]\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308305 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue bouncy_ball.vhd(146) " "Inferred latch for \"blue\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308305 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green bouncy_ball.vhd(146) " "Inferred latch for \"green\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308305 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red bouncy_ball.vhd(146) " "Inferred latch for \"red\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308305 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst3 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst3\"" {  } { { "mainDiagram.bdf" "inst3" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 952 678 942 1096 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621926308347 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308347 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308347 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308347 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926308347 "|mainDiagram|MOUSE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display text_display:inst13 " "Elaborating entity \"text_display\" for hierarchy \"text_display:inst13\"" {  } { { "mainDiagram.bdf" "inst13" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1368 2166 2390 1512 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308349 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[0\] text.vhd(50) " "Inferred latch for \"score_display\[0\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308349 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[1\] text.vhd(50) " "Inferred latch for \"score_display\[1\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308349 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[2\] text.vhd(50) " "Inferred latch for \"score_display\[2\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308350 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[3\] text.vhd(50) " "Inferred latch for \"score_display\[3\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308350 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[4\] text.vhd(50) " "Inferred latch for \"score_display\[4\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308350 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[5\] text.vhd(50) " "Inferred latch for \"score_display\[5\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308350 "|mainDiagram|text_display:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_display:inst13\|char_rom:scoretext " "Elaborating entity \"char_rom\" for hierarchy \"text_display:inst13\|char_rom:scoretext\"" {  } { { "VHDL FIles/text.vhd" "scoretext" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\"" {  } { { "VHDL FIles/char_rom.vhd" "altsyncram_component" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\"" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308385 ""}  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621926308385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926308439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926308439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_display game_over_display:inst5 " "Elaborating entity \"game_over_display\" for hierarchy \"game_over_display:inst5\"" {  } { { "mainDiagram.bdf" "inst5" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2176 2400 1344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308445 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[0\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[0\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308445 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[1\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[1\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308446 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[2\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[2\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308446 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[3\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[3\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308446 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[4\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[4\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308446 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[5\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[5\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308446 "|mainDiagram|game_over_display:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_menu_display main_menu_display:inst7 " "Elaborating entity \"main_menu_display\" for hierarchy \"main_menu_display:inst7\"" {  } { { "mainDiagram.bdf" "inst7" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1544 2168 2392 1688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308456 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[0\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[0\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308457 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[1\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[1\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308458 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[2\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[2\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308458 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[3\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[3\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308458 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[4\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[4\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308458 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[5\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[5\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308458 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives_display lives_display:inst9 " "Elaborating entity \"lives_display\" for hierarchy \"lives_display:inst9\"" {  } { { "mainDiagram.bdf" "inst9" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308467 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[0\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[0\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308468 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[1\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[1\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308468 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[2\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[2\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308468 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[3\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[3\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308468 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[4\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[4\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308468 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[5\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[5\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308468 "|mainDiagram|lives_display:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_mode_display game_mode_display:inst11 " "Elaborating entity \"game_mode_display\" for hierarchy \"game_mode_display:inst11\"" {  } { { "mainDiagram.bdf" "inst11" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1384 2656 2880 1528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308477 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[0\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[0\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308478 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[1\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[1\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308479 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[2\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[2\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308479 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[3\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[3\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308479 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[4\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[4\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308479 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[5\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[5\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926308479 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst10 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst10\"" {  } { { "mainDiagram.bdf" "inst10" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 664 2200 2352 744 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdToSegment bcdToSegment:inst2 " "Elaborating entity \"bcdToSegment\" for hierarchy \"bcdToSegment:inst2\"" {  } { { "mainDiagram.bdf" "inst2" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1144 702 934 1224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926308490 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926308593 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1621926308593 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1621926308593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bouncy_ball:inst\|red " "LATCH primitive \"bouncy_ball:inst\|red\" is permanently enabled" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621926309702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bouncy_ball:inst\|green " "LATCH primitive \"bouncy_ball:inst\|green\" is permanently enabled" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621926309702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bouncy_ball:inst\|blue " "LATCH primitive \"bouncy_ball:inst\|blue\" is permanently enabled" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621926309702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[0\] " "Latch text_display:inst13\|score_display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_column\[7\]" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926310864 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926310864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[1\] " "Latch text_display:inst13\|score_display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[1\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[1\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926310864 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926310864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[2\] " "Latch text_display:inst13\|score_display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[2\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[2\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926310865 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926310865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[3\] " "Latch text_display:inst13\|score_display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[3\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[3\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926310865 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926310865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[4\] " "Latch text_display:inst13\|score_display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[4\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[4\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926310865 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926310865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[5\] " "Latch text_display:inst13\|score_display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[5\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[5\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926310865 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926310865 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 37 -1 0 } } { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621926310868 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621926310869 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0_dec VCC " "Pin \"seg0_dec\" is stuck at VCC" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1432 1206 1382 1448 "seg0_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621926311549 "|mainDiagram|seg0_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1_dec VCC " "Pin \"seg1_dec\" is stuck at VCC" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1440 1558 1734 1456 "seg1_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621926311549 "|mainDiagram|seg1_dec"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1621926311549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621926311684 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621926312574 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bouncy_ball:inst\|Add36~18 " "Logic cell \"bouncy_ball:inst\|Add36~18\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add36~18" { Text "c:/users/shrey/downloads/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926312582 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1621926312582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621926312783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926312783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1138 " "Implemented 1138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621926312884 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621926312884 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1621926312884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1079 " "Implemented 1079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621926312884 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621926312884 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1621926312884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621926312884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621926312916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 19:05:12 2021 " "Processing ended: Tue May 25 19:05:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621926312916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621926312916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621926312916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621926312916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621926313897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621926313898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:05:13 2021 " "Processing started: Tue May 25 19:05:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621926313898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621926313898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Miniproject -c Miniproject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621926313898 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621926313973 ""}
{ "Info" "0" "" "Project  = Miniproject" {  } {  } 0 0 "Project  = Miniproject" 0 0 "Fitter" 0 0 1621926313974 ""}
{ "Info" "0" "" "Revision = Miniproject" {  } {  } 0 0 "Revision = Miniproject" 0 0 "Fitter" 0 0 1621926313974 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1621926314031 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Miniproject EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Miniproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621926314042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621926314080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621926314081 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1621926314130 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1621926314130 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621926314164 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621926314173 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621926314394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621926314394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621926314394 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621926314394 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 2246 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621926314396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 2248 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621926314396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 2250 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621926314396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 2252 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621926314396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/shrey/downloads/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 2254 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621926314396 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621926314396 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621926314397 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1621926314400 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1621926315312 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Miniproject.sdc " "Synopsys Design Constraints File file not found: 'Miniproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621926315313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621926315314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621926315316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621926315322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621926315323 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621926315323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altpll0_altpll.v" 92 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst6|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621926315365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst3\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst3\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst3\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst3\|MOUSE_CLK_FILTER~1" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 40 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst3|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 1321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst3\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst3\|MOUSE_CLK_FILTER~2" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 40 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst3|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst3\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst3\|MOUSE_CLK_FILTER~3" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 40 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst3|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 1323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621926315365 ""}  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 40 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst3|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621926315365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst1\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst1\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_ones_out\[3\] " "Destination node bouncy_ball:inst\|score_ones_out\[3\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_ones_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_ones_out\[1\] " "Destination node bouncy_ball:inst\|score_ones_out\[1\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_ones_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_ones_out\[2\] " "Destination node bouncy_ball:inst\|score_ones_out\[2\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_ones_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_ones_out\[4\] " "Destination node bouncy_ball:inst\|score_ones_out\[4\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_ones_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_ones_out\[5\] " "Destination node bouncy_ball:inst\|score_ones_out\[5\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_ones_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_tens_out\[4\] " "Destination node bouncy_ball:inst\|score_tens_out\[4\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_tens_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_tens_out\[5\] " "Destination node bouncy_ball:inst\|score_tens_out\[5\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_tens_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_tens_out\[3\] " "Destination node bouncy_ball:inst\|score_tens_out\[3\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_tens_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_tens_out\[1\] " "Destination node bouncy_ball:inst\|score_tens_out\[1\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_tens_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst\|score_tens_out\[2\] " "Destination node bouncy_ball:inst\|score_tens_out\[2\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst|score_tens_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621926315365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621926315365 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621926315365 ""}  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/vga_sync.vhd" 9 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621926315365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "text_display:inst13\|score_display\[0\]~14  " "Automatically promoted node text_display:inst13\|score_display\[0\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621926315367 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } } { "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/shrey/downloads/quartus/bin64/TimingClosureFloorplan.fld" "" "" { text_display:inst13|score_display[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 0 { 0 ""} 0 1635 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621926315367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621926315624 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621926315625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621926315625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621926315626 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621926315628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621926315628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621926315629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621926315629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621926315660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1621926315661 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621926315661 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb0 " "Node \"pb0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb1 " "Node \"pb1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw1 " "Node \"sw1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw2 " "Node \"sw2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/shrey/downloads/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621926315691 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1621926315691 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621926315692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621926316649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621926317042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621926317052 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621926318149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621926318149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621926318439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1621926319528 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621926319528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621926321670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1621926321672 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621926321672 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1621926321696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621926321727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621926322054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621926322087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621926322286 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621926322692 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1621926323401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/output_files/Miniproject.fit.smsg " "Generated suppressed messages file C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/output_files/Miniproject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621926323517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621926323894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 19:05:23 2021 " "Processing ended: Tue May 25 19:05:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621926323894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621926323894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621926323894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621926323894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621926324740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621926324741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:05:24 2021 " "Processing started: Tue May 25 19:05:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621926324741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621926324741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Miniproject -c Miniproject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621926324741 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621926325444 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621926325472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621926325792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 19:05:25 2021 " "Processing ended: Tue May 25 19:05:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621926325792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621926325792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621926325792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621926325792 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621926326390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621926326798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621926326798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:05:26 2021 " "Processing started: Tue May 25 19:05:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621926326798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621926326798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Miniproject -c Miniproject " "Command: quartus_sta Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621926326799 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1621926326886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621926327081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1621926327127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1621926327127 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1621926327283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Miniproject.sdc " "Synopsys Design Constraints File file not found: 'Miniproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1621926327326 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1621926327326 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327328 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327328 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1621926327328 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst1\|pixel_column\[0\] VGA_SYNC:inst1\|pixel_column\[0\] " "create_clock -period 1.000 -name VGA_SYNC:inst1\|pixel_column\[0\] VGA_SYNC:inst1\|pixel_column\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst1\|vert_sync_out VGA_SYNC:inst1\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst1\|vert_sync_out VGA_SYNC:inst1\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst3\|MOUSE_CLK_FILTER MOUSE:inst3\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst3\|MOUSE_CLK_FILTER MOUSE:inst3\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327329 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327329 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1621926327433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327435 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1621926327436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1621926327446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621926327483 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621926327483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.301 " "Worst-case setup slack is -8.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.301       -39.803 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.301       -39.803 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.412      -363.227 VGA_SYNC:inst1\|vert_sync_out  " "   -7.412      -363.227 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837      -202.060 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -2.837      -202.060 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175        -4.789 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -1.175        -4.789 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926327486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.384 " "Worst-case hold slack is -3.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.384       -18.222 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -3.384       -18.222 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.193 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.193        -0.193 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "    0.107         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    0.343         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926327493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.502 " "Worst-case recovery slack is -3.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.502       -66.532 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.502       -66.532 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125       -20.998 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -2.125       -20.998 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926327496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.031 " "Worst-case removal slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "    0.031         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.521         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.521         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926327499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.122 " "Worst-case minimum pulse width slack is -1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122       -32.670 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -1.122       -32.670 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -92.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -1.000       -92.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -67.000 VGA_SYNC:inst1\|vert_sync_out  " "   -1.000       -67.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.736         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926327505 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1621926327782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1621926327802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1621926328226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621926328347 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621926328347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.237 " "Worst-case setup slack is -7.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.237       -34.158 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.237       -34.158 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.598      -319.480 VGA_SYNC:inst1\|vert_sync_out  " "   -6.598      -319.480 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549      -179.148 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -2.549      -179.148 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125        -4.588 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -1.125        -4.588 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.985 " "Worst-case hold slack is -2.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.985       -15.446 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -2.985       -15.446 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301        -0.301 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.301        -0.301 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    0.299         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "    0.312         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.942 " "Worst-case recovery slack is -2.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.942       -55.856 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.942       -55.856 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888       -20.229 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -1.888       -20.229 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.237 " "Worst-case removal slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "    0.237         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.056         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.056         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -92.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -1.000       -92.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -67.000 VGA_SYNC:inst1\|vert_sync_out  " "   -1.000       -67.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.991       -28.173 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -0.991       -28.173 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.742         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.742         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328384 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1621926328608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621926328713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621926328713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.317 " "Worst-case setup slack is -4.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.317       -20.691 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.317       -20.691 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.624      -173.770 VGA_SYNC:inst1\|vert_sync_out  " "   -3.624      -173.770 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388       -88.674 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -1.388       -88.674 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192        -0.495 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -0.192        -0.495 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.060 " "Worst-case hold slack is -2.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060       -11.247 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -2.060       -11.247 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141        -0.141 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.141        -0.141 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "    0.147         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    0.178         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.671 " "Worst-case recovery slack is -1.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.671       -31.731 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.671       -31.731 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029        -8.480 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -1.029        -8.480 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.106 " "Worst-case removal slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "    0.106         0.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.012         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.012         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -92.000 MOUSE:inst3\|MOUSE_CLK_FILTER  " "   -1.000       -92.000 MOUSE:inst3\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -67.000 VGA_SYNC:inst1\|vert_sync_out  " "   -1.000       -67.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473       -11.861 VGA_SYNC:inst1\|pixel_column\[0\]  " "   -0.473       -11.861 VGA_SYNC:inst1\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.748         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.748         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621926328778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1621926329360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1621926329360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621926329497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 19:05:29 2021 " "Processing ended: Tue May 25 19:05:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621926329497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621926329497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621926329497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621926329497 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus II Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621926330190 ""}
