<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_sdramc.h File Reference</h1>AT91 SDRAM controller.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__sdramc_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gb6f1e102c03e11be1c40298ad5c7f7ec">SDRAMC_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gb6f1e102c03e11be1c40298ad5c7f7ec"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ge8df8e4ac7896f94cca5b1c6266123cc">SDRAMC_MR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ge8df8e4ac7896f94cca5b1c6266123cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga4d44dd7539debc3fa9ff4ead6819438">SDRAMC_MODE</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command mode mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga4d44dd7539debc3fa9ff4ead6819438"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ge5178e65eb405e5e8ece166de36243ba">SDRAMC_MODE_NORMAL</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal mode.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ge5178e65eb405e5e8ece166de36243ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gd445388dac2ad3a9fe670347002f1a34">SDRAMC_MODE_NOP</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a NOP command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gd445388dac2ad3a9fe670347002f1a34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gad79d8d4f26c83c331d0c47950e855b1">SDRAMC_MODE_PRCGALL</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues an "All Banks Precharge" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gad79d8d4f26c83c331d0c47950e855b1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g7fe8ae8c5e5c38d2f3a699725932a746">SDRAMC_MODE_LMR</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Load Mode Register" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g7fe8ae8c5e5c38d2f3a699725932a746"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g5c01817d17bc81f864c5737b2830e9bf">SDRAMC_MODE_RFSH</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Auto Refresh" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g5c01817d17bc81f864c5737b2830e9bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#geec0de2c6d510299c98739ef572f5a9d">SDRAMC_MODE_EXT_LMR</a>&nbsp;&nbsp;&nbsp;0x00000005</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Extended Load Mode Register" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#geec0de2c6d510299c98739ef572f5a9d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gedb480f71ab594943e75a959db1cbe65">SDRAMC_MODE_DEEP</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enters deep power down mode.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gedb480f71ab594943e75a959db1cbe65"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Refresh Timer Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gdb8bcc179aa22270a3902a685ac73716">SDRAMC_TR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh timer register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gdb8bcc179aa22270a3902a685ac73716"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gdc43790794b1b94846525cfc356032eb">SDRAMC_TR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_TR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh timer register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gdc43790794b1b94846525cfc356032eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g3caf79b4aa5049cc0f39776979a7236d">SDRAMC_COUNT</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh timer count mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g3caf79b4aa5049cc0f39776979a7236d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Configuration Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gc3e84f59e227e22a4371ae3c3659807c">SDRAMC_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gc3e84f59e227e22a4371ae3c3659807c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gb19e147d581b987ef1aee331896ad70f">SDRAMC_CR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configuration register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gb19e147d581b987ef1aee331896ad70f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g41d1871ba66ada646c848a6267586d96">SDRAMC_NC</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g41d1871ba66ada646c848a6267586d96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g6385ddd66c2ad61c72bc3006681b8f24">SDRAMC_NC_8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g6385ddd66c2ad61c72bc3006681b8f24"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g8cf461021f795137841715fea00c9fb9">SDRAMC_NC_9</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">9 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g8cf461021f795137841715fea00c9fb9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g635a8f04a5e0cd6ff8e727524831e63c">SDRAMC_NC_10</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">10 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g635a8f04a5e0cd6ff8e727524831e63c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g7917dd4e03507bb379339a75685fd126">SDRAMC_NC_11</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">11 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g7917dd4e03507bb379339a75685fd126"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gab1486a0eb80d3ad3d55f89d6d50aaf4">SDRAMC_NR</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gab1486a0eb80d3ad3d55f89d6d50aaf4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g6557932004ef886f015a3a0a246668b7">SDRAMC_NR_11</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">11 row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g6557932004ef886f015a3a0a246668b7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gf9f7f6b14ba1e9e1055a1584b77d5ae0">SDRAMC_NR_12</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12 row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gf9f7f6b14ba1e9e1055a1584b77d5ae0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g371493ef27b8e3d0ebd8d1a9b1c264de">SDRAMC_NR_13</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">13 row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g371493ef27b8e3d0ebd8d1a9b1c264de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g4c19f8b5a65c2848701c699d971f7287">SDRAMC_NB</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4 banks.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g4c19f8b5a65c2848701c699d971f7287"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g023eb444f046acf0fb8c1ede9277d645">SDRAMC_CAS</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g023eb444f046acf0fb8c1ede9277d645"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g0590cb6872bc58ecb290aaba1661d595">SDRAMC_CAS_1</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency of 1 cycle.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g0590cb6872bc58ecb290aaba1661d595"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g06b8f2f72785cbe119ce2fef8bbf4f6b">SDRAMC_CAS_2</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency of 2 cycles.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g06b8f2f72785cbe119ce2fef8bbf4f6b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g5c4bbb3814de4420208403470a8f0546">SDRAMC_CAS_3</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAS latency of 3 cycles.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g5c4bbb3814de4420208403470a8f0546"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gd917ef70893e3a4767ff5ba2f642a7c0">SDRAMC_DBW</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16-bit data bus.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gd917ef70893e3a4767ff5ba2f642a7c0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g37130d21c1f262ea1251fc0c528f9f51">SDRAMC_TWR</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write recovery delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g37130d21c1f262ea1251fc0c528f9f51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g93df7cb783e8726cb08e719f0a86d596">SDRAMC_TWR_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write recovery delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g93df7cb783e8726cb08e719f0a86d596"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga6a2c30b5be8bf05f8319b00cfea3751">SDRAMC_TRC</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row cycle delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga6a2c30b5be8bf05f8319b00cfea3751"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g3864edc7f7d9c7ff5961d3758077e536">SDRAMC_TRC_LSB</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row cycle delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g3864edc7f7d9c7ff5961d3758077e536"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g9a58872c532a87940ea15f4f32bd3c96">SDRAMC_TRP</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g9a58872c532a87940ea15f4f32bd3c96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga2f9c7cc86eef24910610da7a04fb0b2">SDRAMC_TRP_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga2f9c7cc86eef24910610da7a04fb0b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g031563aa0cb24586bc1777c877a0fcfc">SDRAMC_TRCD</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row to column delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g031563aa0cb24586bc1777c877a0fcfc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g4013c5c051cb0d7dc835a66355b307c2">SDRAMC_TRCD_LSB</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Row to column delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g4013c5c051cb0d7dc835a66355b307c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g06a82274956a34877008f404c272c15a">SDRAMC_TRAS</a>&nbsp;&nbsp;&nbsp;0x0F000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active to precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g06a82274956a34877008f404c272c15a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g7482e3b5c213dbfc836785bfa6f7865f">SDRAMC_TRAS_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active to precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g7482e3b5c213dbfc836785bfa6f7865f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g56edc6e74b5b7c34ea555aff21558464">SDRAMC_TXSR</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Exit self refresh to active delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g56edc6e74b5b7c34ea555aff21558464"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g81801580c9eea850ebdef539bbf8f3c9">SDRAMC_TXSR_LSB</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Exit self refresh to active delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g81801580c9eea850ebdef539bbf8f3c9"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Low Power Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gf20af4fc1521a0da02d9fe42983c71dd">SDRAMC_SRR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Self refresh register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gf20af4fc1521a0da02d9fe42983c71dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ge79d987aa26eb3cbd9080146d40dc933">SDRAMC_SRR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_SRR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Self refresh register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ge79d987aa26eb3cbd9080146d40dc933"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gc18d6214cac79c7907be08dc6b522f8d">SDRAMC_SRCB</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Self refresh command bit.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gc18d6214cac79c7907be08dc6b522f8d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Low Power Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga77f21076b8ed169dff990686765eec3">SDRAMC_LPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga77f21076b8ed169dff990686765eec3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g3a243e1caab53095fab702dfa4cec1d1">SDRAMC_LPR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_LPR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g3a243e1caab53095fab702dfa4cec1d1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g4420bb57579a604c108666776beb595a">SDRAMC_LPCB</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power configuration mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g4420bb57579a604c108666776beb595a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gb021bef8c041d034b45b596dcd65b46f">SDRAMC_LPCB_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power feature disabled.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gb021bef8c041d034b45b596dcd65b46f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gf0517797835e2d329fe6f63031525c15">SDRAMC_LPCB_SELF_REFRESH</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable self refresh.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gf0517797835e2d329fe6f63031525c15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga31c8a7ba02aaac588d0f367a753e755">SDRAMC_LPCB_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Issues a "Power Down" command when accessed..  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga31c8a7ba02aaac588d0f367a753e755"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g3e8eb53f6c36a847b7f72b79fbac634a">SDRAMC_LPCB_DEEP_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enters deep power down mode.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g3e8eb53f6c36a847b7f72b79fbac634a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g920727b5ec9d837327b3c684f9e9aa82">SDRAMC_PASR</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Partial array self-refresh mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g920727b5ec9d837327b3c684f9e9aa82"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g9f1f6de02f0dadd502501d275a52e481">SDRAMC_PASR_LSB</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Partial array self-refresh LSB.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g9f1f6de02f0dadd502501d275a52e481"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ge8f64c1fff77e3417641b38e81521b55">SDRAMC_TCSR</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temperature compensated self-refresh mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ge8f64c1fff77e3417641b38e81521b55"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g5c1ae76829d4feac8c9ec64738a9c18c">SDRAMC_TCSR_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temperature compensated self-refresh LSB.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g5c1ae76829d4feac8c9ec64738a9c18c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g8ed907d20e4a1162f2ba6aa7967071cf">SDRAMC_DS</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Drive strength mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g8ed907d20e4a1162f2ba6aa7967071cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g5c21e9750410e3a43e5ca367f3f58194">SDRAMC_DS_LSB</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Drive strength LSB.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g5c21e9750410e3a43e5ca367f3f58194"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g13177295dd97f99c892b70459ae7b916">SDRAMC_TIMEOUT</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask of time to define when low-power mode is enabled.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g13177295dd97f99c892b70459ae7b916"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g7cc599a8aede4f0ffdae70e0a764a425">SDRAMC_TIMEOUT_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Activate immediately.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g7cc599a8aede4f0ffdae70e0a764a425"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gae30f59d58947fb16619c29734d327e2">SDRAMC_TIMEOUT_64</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Activate after 64 clock cycles after the end of the last transfer.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gae30f59d58947fb16619c29734d327e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g5001cf269a7f1b4eeab96e51a7e13059">SDRAMC_TIMEOUT_128</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Activate after 64 clock cycles after the end of the last transfer.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g5001cf269a7f1b4eeab96e51a7e13059"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gc471f0a7947996563734d32c7ceef169">SDRAMC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gc471f0a7947996563734d32c7ceef169"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g1f5f5824608a6769039bee236da49770">SDRAMC_IER</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g1f5f5824608a6769039bee236da49770"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga7d7859bdb5594db00a395a1f64e26f3">SDRAMC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga7d7859bdb5594db00a395a1f64e26f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g5459f709e429db4cff3c7bac837c5c0e">SDRAMC_IDR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g5459f709e429db4cff3c7bac837c5c0e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gdf2dfece74af141cc4162821e69ed14d">SDRAMC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gdf2dfece74af141cc4162821e69ed14d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gdbb83c11677d29a3a57b340feb5c2e24">SDRAMC_IMR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gdbb83c11677d29a3a57b340feb5c2e24"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g54802a57defe184facd8d29c89927792">SDRAMC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g54802a57defe184facd8d29c89927792"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gafc945fddf7367b9a88780bdbd89b087">SDRAMC_ISR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gafc945fddf7367b9a88780bdbd89b087"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g51b18e19b083f86711d368564b2f44c7">SDRAMC_RES</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Refresh error status.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g51b18e19b083f86711d368564b2f44c7"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SDRAM Controller Memory Device Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g4361f0ed085f1453b44eae142f95c85c">SDRAMC_MDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g4361f0ed085f1453b44eae142f95c85c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gda4ebe021f440e25204db4234fa1eb1c">SDRAMC_MDR</a>&nbsp;&nbsp;&nbsp;(SDRAMC_BASE + SDRAMC_MDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gda4ebe021f440e25204db4234fa1eb1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g14237ecace9e468aa7912b5c7fd4bb8d">SDRAMC_MD</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device type mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g14237ecace9e468aa7912b5c7fd4bb8d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g14237ecace9e468aa7912b5c7fd4bb8d">SDRAMC_MD</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory device type mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g14237ecace9e468aa7912b5c7fd4bb8d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ge37a6adc12738fd367611ed6ea3600d1">SDRAMC_MD_SDRAM</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ge37a6adc12738fd367611ed6ea3600d1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#g5b2fa28f34918babc85a0d567e5d34b8">SDRAMC_MD_LPSDRAM</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low power SDRAM.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#g5b2fa28f34918babc85a0d567e5d34b8"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 SDRAM controller. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2008/02/15 17:04:59  haraldkipp
 * Spport for AT91SAM7SE512 added.
 *
 * Revision 1.1  2006/08/31 19:10:38  haraldkipp
 * New peripheral register definitions for the AT91SAM9260.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__sdramc_8h-source.html">at91_sdramc.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
