{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 15:44:06 2014 " "Info: Processing started: Thu Jun 05 15:44:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FrameTrans:comb_93\|DataIn " "Info: Detected ripple clock \"FrameTrans:comb_93\|DataIn\" as buffer" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FrameTrans:comb_93\|DataIn" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_94\|inter " "Info: Detected ripple clock \"FramesyncFSM:comb_94\|inter\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 6 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_94\|inter" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_94\|Probe:u0\|S " "Info: Detected ripple clock \"FramesyncFSM:comb_94\|Probe:u0\|S\" as buffer" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_94\|Probe:u0\|S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FrameTrans:comb_93\|Clk_10ms " "Info: Detected ripple clock \"FrameTrans:comb_93\|Clk_10ms\" as buffer" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FrameTrans:comb_93\|Clk_10ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register FramesyncFSM:comb_94\|Probe:u0\|S register FramesyncFSM:comb_94\|State\[1\] 145.31 MHz 6.882 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 145.31 MHz between source register \"FramesyncFSM:comb_94\|Probe:u0\|S\" and destination register \"FramesyncFSM:comb_94\|State\[1\]\" (period= 6.882 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.180 ns + Longest register register " "Info: + Longest register to register delay is 3.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_94\|Probe:u0\|S 1 REG LCFF_X55_Y4_N31 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y4_N31; Fanout = 10; REG Node = 'FramesyncFSM:comb_94\|Probe:u0\|S'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_94|Probe:u0|S } "NODE_NAME" } } { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.275 ns) 0.771 ns FramesyncFSM:comb_94\|State\[1\]~391 2 COMB LCCOMB_X55_Y4_N4 1 " "Info: 2: + IC(0.496 ns) + CELL(0.275 ns) = 0.771 ns; Loc. = LCCOMB_X55_Y4_N4; Fanout = 1; COMB Node = 'FramesyncFSM:comb_94\|State\[1\]~391'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { FramesyncFSM:comb_94|Probe:u0|S FramesyncFSM:comb_94|State[1]~391 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.420 ns) 1.874 ns FramesyncFSM:comb_94\|State\[1\]~393 3 COMB LCCOMB_X55_Y4_N6 1 " "Info: 3: + IC(0.683 ns) + CELL(0.420 ns) = 1.874 ns; Loc. = LCCOMB_X55_Y4_N6; Fanout = 1; COMB Node = 'FramesyncFSM:comb_94\|State\[1\]~393'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { FramesyncFSM:comb_94|State[1]~391 FramesyncFSM:comb_94|State[1]~393 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 2.265 ns FramesyncFSM:comb_94\|State\[1\]~394 4 COMB LCCOMB_X55_Y4_N8 2 " "Info: 4: + IC(0.242 ns) + CELL(0.149 ns) = 2.265 ns; Loc. = LCCOMB_X55_Y4_N8; Fanout = 2; COMB Node = 'FramesyncFSM:comb_94\|State\[1\]~394'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { FramesyncFSM:comb_94|State[1]~393 FramesyncFSM:comb_94|State[1]~394 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.660 ns) 3.180 ns FramesyncFSM:comb_94\|State\[1\] 5 REG LCFF_X55_Y4_N25 9 " "Info: 5: + IC(0.255 ns) + CELL(0.660 ns) = 3.180 ns; Loc. = LCFF_X55_Y4_N25; Fanout = 9; REG Node = 'FramesyncFSM:comb_94\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { FramesyncFSM:comb_94|State[1]~394 FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 47.30 % ) " "Info: Total cell delay = 1.504 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.676 ns ( 52.70 % ) " "Info: Total interconnect delay = 1.676 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { FramesyncFSM:comb_94|Probe:u0|S FramesyncFSM:comb_94|State[1]~391 FramesyncFSM:comb_94|State[1]~393 FramesyncFSM:comb_94|State[1]~394 FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { FramesyncFSM:comb_94|Probe:u0|S {} FramesyncFSM:comb_94|State[1]~391 {} FramesyncFSM:comb_94|State[1]~393 {} FramesyncFSM:comb_94|State[1]~394 {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.496ns 0.683ns 0.242ns 0.255ns } { 0.000ns 0.275ns 0.420ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.047 ns - Smallest " "Info: - Smallest clock skew is -0.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 5.574 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 5.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.787 ns) 2.675 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y18_N5 5 " "Info: 2: + IC(0.889 ns) + CELL(0.787 ns) = 2.675 ns; Loc. = LCFF_X9_Y18_N5; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 4.001 ns FrameTrans:comb_93\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G3 68 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 4.001 ns; Loc. = CLKCTRL_G3; Fanout = 68; COMB Node = 'FrameTrans:comb_93\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 5.574 ns FramesyncFSM:comb_94\|State\[1\] 4 REG LCFF_X55_Y4_N25 9 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 5.574 ns; Loc. = LCFF_X55_Y4_N25; Fanout = 9; REG Node = 'FramesyncFSM:comb_94\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 41.68 % ) " "Info: Total cell delay = 2.323 ns ( 41.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.251 ns ( 58.32 % ) " "Info: Total interconnect delay = 3.251 ns ( 58.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.574 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.574 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.000ns 0.889ns 1.326ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 5.621 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 5.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.787 ns) 2.675 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y18_N5 5 " "Info: 2: + IC(0.889 ns) + CELL(0.787 ns) = 2.675 ns; Loc. = LCFF_X9_Y18_N5; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.409 ns) + CELL(0.537 ns) 5.621 ns FramesyncFSM:comb_94\|Probe:u0\|S 3 REG LCFF_X55_Y4_N31 10 " "Info: 3: + IC(2.409 ns) + CELL(0.537 ns) = 5.621 ns; Loc. = LCFF_X55_Y4_N31; Fanout = 10; REG Node = 'FramesyncFSM:comb_94\|Probe:u0\|S'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|Probe:u0|S } "NODE_NAME" } } { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 41.33 % ) " "Info: Total cell delay = 2.323 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.298 ns ( 58.67 % ) " "Info: Total interconnect delay = 3.298 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|Probe:u0|S } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|Probe:u0|S {} } { 0.000ns 0.000ns 0.889ns 2.409ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.574 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.574 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.000ns 0.889ns 1.326ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|Probe:u0|S } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|Probe:u0|S {} } { 0.000ns 0.000ns 0.889ns 2.409ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { FramesyncFSM:comb_94|Probe:u0|S FramesyncFSM:comb_94|State[1]~391 FramesyncFSM:comb_94|State[1]~393 FramesyncFSM:comb_94|State[1]~394 FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { FramesyncFSM:comb_94|Probe:u0|S {} FramesyncFSM:comb_94|State[1]~391 {} FramesyncFSM:comb_94|State[1]~393 {} FramesyncFSM:comb_94|State[1]~394 {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.496ns 0.683ns 0.242ns 0.255ns } { 0.000ns 0.275ns 0.420ns 0.149ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.574 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.574 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|State[1] {} } { 0.000ns 0.000ns 0.889ns 1.326ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|Probe:u0|S } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|Probe:u0|S {} } { 0.000ns 0.000ns 0.889ns 2.409ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY\[1\] " "Info: No valid register-to-register data paths exist for clock \"KEY\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register model\[0\] model\[1\] 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"model\[0\]\" and destination register \"model\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.554 ns + Longest register register " "Info: + Longest register to register delay is 0.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns model\[0\] 1 REG LCFF_X35_Y22_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N3; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.150 ns) 0.470 ns model\[1\]~6 2 COMB LCCOMB_X35_Y22_N8 1 " "Info: 2: + IC(0.320 ns) + CELL(0.150 ns) = 0.470 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 1; COMB Node = 'model\[1\]~6'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { model[0] model[1]~6 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.554 ns model\[1\] 3 REG LCFF_X35_Y22_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.554 ns; Loc. = LCFF_X35_Y22_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { model[1]~6 model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.24 % ) " "Info: Total cell delay = 0.234 ns ( 42.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.320 ns ( 57.76 % ) " "Info: Total interconnect delay = 0.320 ns ( 57.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.554 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.320ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.456 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.537 ns) 3.456 ns model\[1\] 2 REG LCFF_X35_Y22_N9 3 " "Info: 2: + IC(2.057 ns) + CELL(0.537 ns) = 3.456 ns; Loc. = LCFF_X35_Y22_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { KEY[0] model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.48 % ) " "Info: Total cell delay = 1.399 ns ( 40.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns ( 59.52 % ) " "Info: Total interconnect delay = 2.057 ns ( 59.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.456 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.537 ns) 3.456 ns model\[0\] 2 REG LCFF_X35_Y22_N3 4 " "Info: 2: + IC(2.057 ns) + CELL(0.537 ns) = 3.456 ns; Loc. = LCFF_X35_Y22_N3; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { KEY[0] model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.48 % ) " "Info: Total cell delay = 1.399 ns ( 40.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns ( 59.52 % ) " "Info: Total interconnect delay = 2.057 ns ( 59.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.554 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.320ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { model[1] {} } {  } {  } "" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "FramesyncFSM:comb_94\|RecCount\[0\] KEY\[2\] sysclk 2.127 ns register " "Info: tsu for register \"FramesyncFSM:comb_94\|RecCount\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is 2.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.738 ns + Longest pin register " "Info: + Longest pin to register delay is 7.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 PIN PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 5; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.539 ns) + CELL(0.275 ns) 6.656 ns FramesyncFSM:comb_94\|RecCount\[1\]~131 2 COMB LCCOMB_X55_Y4_N18 1 " "Info: 2: + IC(5.539 ns) + CELL(0.275 ns) = 6.656 ns; Loc. = LCCOMB_X55_Y4_N18; Fanout = 1; COMB Node = 'FramesyncFSM:comb_94\|RecCount\[1\]~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.814 ns" { KEY[2] FramesyncFSM:comb_94|RecCount[1]~131 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.660 ns) 7.738 ns FramesyncFSM:comb_94\|RecCount\[0\] 3 REG LCFF_X56_Y4_N15 3 " "Info: 3: + IC(0.422 ns) + CELL(0.660 ns) = 7.738 ns; Loc. = LCFF_X56_Y4_N15; Fanout = 3; REG Node = 'FramesyncFSM:comb_94\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { FramesyncFSM:comb_94|RecCount[1]~131 FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 22.96 % ) " "Info: Total cell delay = 1.777 ns ( 22.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.961 ns ( 77.04 % ) " "Info: Total interconnect delay = 5.961 ns ( 77.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.738 ns" { KEY[2] FramesyncFSM:comb_94|RecCount[1]~131 FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.738 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|RecCount[1]~131 {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 5.539ns 0.422ns } { 0.000ns 0.842ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 5.575 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to destination register is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.787 ns) 2.675 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y18_N5 5 " "Info: 2: + IC(0.889 ns) + CELL(0.787 ns) = 2.675 ns; Loc. = LCFF_X9_Y18_N5; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 4.001 ns FrameTrans:comb_93\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G3 68 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 4.001 ns; Loc. = CLKCTRL_G3; Fanout = 68; COMB Node = 'FrameTrans:comb_93\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 5.575 ns FramesyncFSM:comb_94\|RecCount\[0\] 4 REG LCFF_X56_Y4_N15 3 " "Info: 4: + IC(1.037 ns) + CELL(0.537 ns) = 5.575 ns; Loc. = LCFF_X56_Y4_N15; Fanout = 3; REG Node = 'FramesyncFSM:comb_94\|RecCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 41.67 % ) " "Info: Total cell delay = 2.323 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.252 ns ( 58.33 % ) " "Info: Total interconnect delay = 3.252 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 0.889ns 1.326ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.738 ns" { KEY[2] FramesyncFSM:comb_94|RecCount[1]~131 FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.738 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|RecCount[1]~131 {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 5.539ns 0.422ns } { 0.000ns 0.842ns 0.275ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|RecCount[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|RecCount[0] {} } { 0.000ns 0.000ns 0.889ns 1.326ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk LED\[16\] led2 12.124 ns register " "Info: tco from clock \"sysclk\" to destination pin \"LED\[16\]\" through register \"led2\" is 12.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 6.843 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 6.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.787 ns) 2.675 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y18_N5 5 " "Info: 2: + IC(0.889 ns) + CELL(0.787 ns) = 2.675 ns; Loc. = LCFF_X9_Y18_N5; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.409 ns) + CELL(0.787 ns) 5.871 ns FramesyncFSM:comb_94\|Probe:u0\|S 3 REG LCFF_X55_Y4_N31 10 " "Info: 3: + IC(2.409 ns) + CELL(0.787 ns) = 5.871 ns; Loc. = LCFF_X55_Y4_N31; Fanout = 10; REG Node = 'FramesyncFSM:comb_94\|Probe:u0\|S'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|Probe:u0|S } "NODE_NAME" } } { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.537 ns) 6.843 ns led2 4 REG LCFF_X56_Y4_N1 2 " "Info: 4: + IC(0.435 ns) + CELL(0.537 ns) = 6.843 ns; Loc. = LCFF_X56_Y4_N1; Fanout = 2; REG Node = 'led2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { FramesyncFSM:comb_94|Probe:u0|S led2 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 45.45 % ) " "Info: Total cell delay = 3.110 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.733 ns ( 54.55 % ) " "Info: Total interconnect delay = 3.733 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.843 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|Probe:u0|S led2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.843 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|Probe:u0|S {} led2 {} } { 0.000ns 0.000ns 0.889ns 2.409ns 0.435ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.031 ns + Longest register pin " "Info: + Longest register to pin delay is 5.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led2 1 REG LCFF_X56_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y4_N1; Fanout = 2; REG Node = 'led2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(2.798 ns) 5.031 ns LED\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(2.233 ns) + CELL(2.798 ns) = 5.031 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LED\[16\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { led2 LED[16] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 55.62 % ) " "Info: Total cell delay = 2.798 ns ( 55.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.233 ns ( 44.38 % ) " "Info: Total interconnect delay = 2.233 ns ( 44.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { led2 LED[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.031 ns" { led2 {} LED[16] {} } { 0.000ns 2.233ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.843 ns" { sysclk FrameTrans:comb_93|Clk_10ms FramesyncFSM:comb_94|Probe:u0|S led2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.843 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FramesyncFSM:comb_94|Probe:u0|S {} led2 {} } { 0.000ns 0.000ns 0.889ns 2.409ns 0.435ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { led2 LED[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.031 ns" { led2 {} LED[16] {} } { 0.000ns 2.233ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "FramesyncFSM:comb_94\|count\[3\] KEY\[2\] sysclk -1.702 ns register " "Info: th for register \"FramesyncFSM:comb_94\|count\[3\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is -1.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 5.576 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 5.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.787 ns) 2.675 ns FrameTrans:comb_93\|Clk_10ms 2 REG LCFF_X9_Y18_N5 5 " "Info: 2: + IC(0.889 ns) + CELL(0.787 ns) = 2.675 ns; Loc. = LCFF_X9_Y18_N5; Fanout = 5; REG Node = 'FrameTrans:comb_93\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { sysclk FrameTrans:comb_93|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 4.001 ns FrameTrans:comb_93\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G3 68 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 4.001 ns; Loc. = CLKCTRL_G3; Fanout = 68; COMB Node = 'FrameTrans:comb_93\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 5.576 ns FramesyncFSM:comb_94\|count\[3\] 4 REG LCFF_X58_Y4_N9 4 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 5.576 ns; Loc. = LCFF_X58_Y4_N9; Fanout = 4; REG Node = 'FramesyncFSM:comb_94\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 41.66 % ) " "Info: Total cell delay = 2.323 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.253 ns ( 58.34 % ) " "Info: Total interconnect delay = 3.253 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.576 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.576 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 0.889ns 1.326ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.544 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 PIN PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 5; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.537 ns) + CELL(0.420 ns) 6.799 ns FramesyncFSM:comb_94\|count\[7\]~198 2 COMB LCCOMB_X58_Y4_N24 8 " "Info: 2: + IC(5.537 ns) + CELL(0.420 ns) = 6.799 ns; Loc. = LCCOMB_X58_Y4_N24; Fanout = 8; COMB Node = 'FramesyncFSM:comb_94\|count\[7\]~198'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.957 ns" { KEY[2] FramesyncFSM:comb_94|count[7]~198 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.510 ns) 7.544 ns FramesyncFSM:comb_94\|count\[3\] 3 REG LCFF_X58_Y4_N9 4 " "Info: 3: + IC(0.235 ns) + CELL(0.510 ns) = 7.544 ns; Loc. = LCFF_X58_Y4_N9; Fanout = 4; REG Node = 'FramesyncFSM:comb_94\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { FramesyncFSM:comb_94|count[7]~198 FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 23.49 % ) " "Info: Total cell delay = 1.772 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 76.51 % ) " "Info: Total interconnect delay = 5.772 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.544 ns" { KEY[2] FramesyncFSM:comb_94|count[7]~198 FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.544 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|count[7]~198 {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 5.537ns 0.235ns } { 0.000ns 0.842ns 0.420ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.576 ns" { sysclk FrameTrans:comb_93|Clk_10ms FrameTrans:comb_93|Clk_10ms~clkctrl FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.576 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_93|Clk_10ms {} FrameTrans:comb_93|Clk_10ms~clkctrl {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 0.889ns 1.326ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.544 ns" { KEY[2] FramesyncFSM:comb_94|count[7]~198 FramesyncFSM:comb_94|count[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.544 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_94|count[7]~198 {} FramesyncFSM:comb_94|count[3] {} } { 0.000ns 0.000ns 5.537ns 0.235ns } { 0.000ns 0.842ns 0.420ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Allocated 179 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 15:44:06 2014 " "Info: Processing ended: Thu Jun 05 15:44:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
