<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="543" />
   <clocksource preferredWidth="543" />
   <frequency preferredWidth="538" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Embedded Processors,Library,Library/Verification/Debug &amp; Performance,Library/Peripherals/Debug and Performance,Library/Peripherals,Project,Library/Verification" />
 <window width="1920" height="1020" x="0" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
