;redcode
;assert 1
	SPL 0, #209
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @1, @2
	SUB @1, @2
	SPL 0, <22
	ADD 271, 60
	SPL 0, #-2
	SLT 211, 60
	SUB @121, @106
	SUB @0, @2
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	SUB @5, @2
	SUB @1, @2
	SUB @121, 103
	SUB @5, @2
	ADD 271, 60
	JMZ -17, @-20
	JMZ -17, @-20
	SLT 211, 60
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 103
	SUB @121, 106
	ADD 271, 60
	SUB @1, @2
	ADD 271, 60
	ADD 271, 60
	SUB @1, @2
	MOV -1, <-20
	ADD 271, 60
	ADD 271, 60
	MOV -1, <-20
	ADD 271, 60
	SPL 1, <2
	SPL 1, <2
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	ADD 210, 60
	ADD 210, 60
	CMP -207, <-120
	ADD 210, 60
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
