timestamp 1734975199
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0 sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0 1 0 0 0 -1 3194
use sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0 1 0 0 0 -1 5702
use sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0 sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0 1 0 0 0 -1 1006
port "vdd_uq0" 169 41454 313 41552 411 m3
port "vdd" 163 41068 313 41166 411 m3
port "vdd_uq1" 170 40206 313 40304 411 m3
port "vdd_uq2" 171 39820 313 39918 411 m3
port "vdd_uq3" 172 38958 313 39056 411 m3
port "vdd_uq4" 173 38572 313 38670 411 m3
port "vdd_uq5" 174 37710 313 37808 411 m3
port "vdd_uq6" 175 37324 313 37422 411 m3
port "vdd_uq7" 176 36462 313 36560 411 m3
port "vdd_uq8" 177 36076 313 36174 411 m3
port "vdd_uq9" 178 35214 313 35312 411 m3
port "vdd_uq10" 179 34828 313 34926 411 m3
port "vdd_uq11" 180 33966 313 34064 411 m3
port "vdd_uq12" 181 33580 313 33678 411 m3
port "vdd_uq13" 182 32718 313 32816 411 m3
port "vdd_uq14" 183 32332 313 32430 411 m3
port "vdd_uq15" 184 31470 313 31568 411 m3
port "vdd_uq16" 185 31084 313 31182 411 m3
port "vdd_uq17" 186 30222 313 30320 411 m3
port "vdd_uq18" 187 29836 313 29934 411 m3
port "vdd_uq19" 188 28974 313 29072 411 m3
port "vdd_uq20" 189 28588 313 28686 411 m3
port "vdd_uq21" 190 27726 313 27824 411 m3
port "vdd_uq22" 191 27340 313 27438 411 m3
port "vdd_uq23" 192 26478 313 26576 411 m3
port "vdd_uq24" 193 26092 313 26190 411 m3
port "vdd_uq25" 194 25230 313 25328 411 m3
port "vdd_uq26" 195 24844 313 24942 411 m3
port "vdd_uq27" 196 23982 313 24080 411 m3
port "vdd_uq28" 197 23596 313 23694 411 m3
port "vdd_uq29" 198 22734 313 22832 411 m3
port "vdd_uq30" 199 22348 313 22446 411 m3
port "vdd_uq31" 200 21486 313 21584 411 m3
port "vdd_uq32" 201 21100 313 21198 411 m3
port "vdd_uq33" 202 20238 313 20336 411 m3
port "vdd_uq34" 203 19852 313 19950 411 m3
port "vdd_uq35" 204 18990 313 19088 411 m3
port "vdd_uq36" 205 18604 313 18702 411 m3
port "vdd_uq37" 206 17742 313 17840 411 m3
port "vdd_uq38" 207 17356 313 17454 411 m3
port "vdd_uq39" 208 16494 313 16592 411 m3
port "vdd_uq40" 209 16108 313 16206 411 m3
port "vdd_uq41" 210 15246 313 15344 411 m3
port "vdd_uq42" 211 14860 313 14958 411 m3
port "vdd_uq43" 212 13998 313 14096 411 m3
port "vdd_uq44" 213 13612 313 13710 411 m3
port "vdd_uq45" 214 12750 313 12848 411 m3
port "vdd_uq46" 215 12364 313 12462 411 m3
port "vdd_uq47" 216 11502 313 11600 411 m3
port "vdd_uq48" 217 11116 313 11214 411 m3
port "vdd_uq49" 218 10254 313 10352 411 m3
port "vdd_uq50" 219 9868 313 9966 411 m3
port "vdd_uq51" 220 9006 313 9104 411 m3
port "vdd_uq52" 221 8620 313 8718 411 m3
port "vdd_uq53" 222 7758 313 7856 411 m3
port "vdd_uq54" 223 7372 313 7470 411 m3
port "vdd_uq55" 224 6510 313 6608 411 m3
port "vdd_uq56" 225 6124 313 6222 411 m3
port "vdd_uq57" 226 5262 313 5360 411 m3
port "vdd_uq58" 227 4876 313 4974 411 m3
port "vdd_uq59" 228 4014 313 4112 411 m3
port "vdd_uq60" 229 3628 313 3726 411 m3
port "vdd_uq61" 230 2766 313 2864 411 m3
port "vdd_uq62" 231 2380 313 2478 411 m3
port "vdd_uq63" 232 1518 313 1616 411 m3
port "p_en_bar" 166 0 951 41934 1011 m3
port "gnd_uq0" 297 40637 1862 40735 1960 m3
port "gnd" 164 39389 1862 39487 1960 m3
port "gnd_uq1" 298 38141 1862 38239 1960 m3
port "gnd_uq2" 299 36893 1862 36991 1960 m3
port "gnd_uq3" 300 35645 1862 35743 1960 m3
port "gnd_uq4" 301 34397 1862 34495 1960 m3
port "gnd_uq5" 302 33149 1862 33247 1960 m3
port "gnd_uq6" 303 31901 1862 31999 1960 m3
port "gnd_uq7" 304 30653 1862 30751 1960 m3
port "gnd_uq8" 305 29405 1862 29503 1960 m3
port "gnd_uq9" 306 28157 1862 28255 1960 m3
port "gnd_uq10" 307 26909 1862 27007 1960 m3
port "gnd_uq11" 308 25661 1862 25759 1960 m3
port "gnd_uq12" 309 24413 1862 24511 1960 m3
port "gnd_uq13" 310 23165 1862 23263 1960 m3
port "gnd_uq14" 311 21917 1862 22015 1960 m3
port "gnd_uq15" 312 20669 1862 20767 1960 m3
port "gnd_uq16" 313 19421 1862 19519 1960 m3
port "gnd_uq17" 314 18173 1862 18271 1960 m3
port "gnd_uq18" 315 16925 1862 17023 1960 m3
port "gnd_uq19" 316 15677 1862 15775 1960 m3
port "gnd_uq20" 317 14429 1862 14527 1960 m3
port "gnd_uq21" 318 13181 1862 13279 1960 m3
port "gnd_uq22" 319 11933 1862 12031 1960 m3
port "gnd_uq23" 320 10685 1862 10783 1960 m3
port "gnd_uq24" 321 9437 1862 9535 1960 m3
port "gnd_uq25" 322 8189 1862 8287 1960 m3
port "gnd_uq26" 323 6941 1862 7039 1960 m3
port "gnd_uq27" 324 5693 1862 5791 1960 m3
port "gnd_uq28" 325 4445 1862 4543 1960 m3
port "gnd_uq29" 326 3197 1862 3295 1960 m3
port "gnd_uq30" 327 1949 1862 2047 1960 m3
port "sel_1" 168 0 2638 41310 2698 m3
port "sel_0" 167 0 2762 41310 2822 m3
port "s_en" 165 0 3478 40562 3538 m3
port "gnd_uq31" 328 40464 3611 40562 3709 m3
port "gnd_uq32" 329 39216 3611 39314 3709 m3
port "gnd_uq33" 330 37968 3611 38066 3709 m3
port "gnd_uq34" 331 36720 3611 36818 3709 m3
port "gnd_uq35" 332 35472 3611 35570 3709 m3
port "gnd_uq36" 333 34224 3611 34322 3709 m3
port "gnd_uq37" 334 32976 3611 33074 3709 m3
port "gnd_uq38" 335 31728 3611 31826 3709 m3
port "gnd_uq39" 336 30480 3611 30578 3709 m3
port "gnd_uq40" 337 29232 3611 29330 3709 m3
port "gnd_uq41" 338 27984 3611 28082 3709 m3
port "gnd_uq42" 339 26736 3611 26834 3709 m3
port "gnd_uq43" 340 25488 3611 25586 3709 m3
port "gnd_uq44" 341 24240 3611 24338 3709 m3
port "gnd_uq45" 342 22992 3611 23090 3709 m3
port "gnd_uq46" 343 21744 3611 21842 3709 m3
port "gnd_uq47" 344 20496 3611 20594 3709 m3
port "gnd_uq48" 345 19248 3611 19346 3709 m3
port "gnd_uq49" 346 18000 3611 18098 3709 m3
port "gnd_uq50" 347 16752 3611 16850 3709 m3
port "gnd_uq51" 348 15504 3611 15602 3709 m3
port "gnd_uq52" 349 14256 3611 14354 3709 m3
port "gnd_uq53" 350 13008 3611 13106 3709 m3
port "gnd_uq54" 351 11760 3611 11858 3709 m3
port "gnd_uq55" 352 10512 3611 10610 3709 m3
port "gnd_uq56" 353 9264 3611 9362 3709 m3
port "gnd_uq57" 354 8016 3611 8114 3709 m3
port "gnd_uq58" 355 6768 3611 6866 3709 m3
port "gnd_uq59" 356 5520 3611 5618 3709 m3
port "gnd_uq60" 357 4272 3611 4370 3709 m3
port "gnd_uq61" 358 3024 3611 3122 3709 m3
port "gnd_uq62" 359 1776 3611 1874 3709 m3
port "vdd_uq64" 233 40382 4385 40480 4483 m3
port "vdd_uq65" 234 39134 4385 39232 4483 m3
port "vdd_uq66" 235 37886 4385 37984 4483 m3
port "vdd_uq67" 236 36638 4385 36736 4483 m3
port "vdd_uq68" 237 35390 4385 35488 4483 m3
port "vdd_uq69" 238 34142 4385 34240 4483 m3
port "vdd_uq70" 239 32894 4385 32992 4483 m3
port "vdd_uq71" 240 31646 4385 31744 4483 m3
port "vdd_uq72" 241 30398 4385 30496 4483 m3
port "vdd_uq73" 242 29150 4385 29248 4483 m3
port "vdd_uq74" 243 27902 4385 28000 4483 m3
port "vdd_uq75" 244 26654 4385 26752 4483 m3
port "vdd_uq76" 245 25406 4385 25504 4483 m3
port "vdd_uq77" 246 24158 4385 24256 4483 m3
port "vdd_uq78" 247 22910 4385 23008 4483 m3
port "vdd_uq79" 248 21662 4385 21760 4483 m3
port "vdd_uq80" 249 20414 4385 20512 4483 m3
port "vdd_uq81" 250 19166 4385 19264 4483 m3
port "vdd_uq82" 251 17918 4385 18016 4483 m3
port "vdd_uq83" 252 16670 4385 16768 4483 m3
port "vdd_uq84" 253 15422 4385 15520 4483 m3
port "vdd_uq85" 254 14174 4385 14272 4483 m3
port "vdd_uq86" 255 12926 4385 13024 4483 m3
port "vdd_uq87" 256 11678 4385 11776 4483 m3
port "vdd_uq88" 257 10430 4385 10528 4483 m3
port "vdd_uq89" 258 9182 4385 9280 4483 m3
port "vdd_uq90" 259 7934 4385 8032 4483 m3
port "vdd_uq91" 260 6686 4385 6784 4483 m3
port "vdd_uq92" 261 5438 4385 5536 4483 m3
port "vdd_uq93" 262 4190 4385 4288 4483 m3
port "vdd_uq94" 263 2942 4385 3040 4483 m3
port "vdd_uq95" 264 1694 4385 1792 4483 m3
port "vdd_uq96" 265 40394 5223 40492 5321 m3
port "vdd_uq97" 266 39146 5223 39244 5321 m3
port "vdd_uq98" 267 37898 5223 37996 5321 m3
port "vdd_uq99" 268 36650 5223 36748 5321 m3
port "vdd_uq100" 269 35402 5223 35500 5321 m3
port "vdd_uq101" 270 34154 5223 34252 5321 m3
port "vdd_uq102" 271 32906 5223 33004 5321 m3
port "vdd_uq103" 272 31658 5223 31756 5321 m3
port "vdd_uq104" 273 30410 5223 30508 5321 m3
port "vdd_uq105" 274 29162 5223 29260 5321 m3
port "vdd_uq106" 275 27914 5223 28012 5321 m3
port "vdd_uq107" 276 26666 5223 26764 5321 m3
port "vdd_uq108" 277 25418 5223 25516 5321 m3
port "vdd_uq109" 278 24170 5223 24268 5321 m3
port "vdd_uq110" 279 22922 5223 23020 5321 m3
port "vdd_uq111" 280 21674 5223 21772 5321 m3
port "vdd_uq112" 281 20426 5223 20524 5321 m3
port "vdd_uq113" 282 19178 5223 19276 5321 m3
port "vdd_uq114" 283 17930 5223 18028 5321 m3
port "vdd_uq115" 284 16682 5223 16780 5321 m3
port "vdd_uq116" 285 15434 5223 15532 5321 m3
port "vdd_uq117" 286 14186 5223 14284 5321 m3
port "vdd_uq118" 287 12938 5223 13036 5321 m3
port "vdd_uq119" 288 11690 5223 11788 5321 m3
port "vdd_uq120" 289 10442 5223 10540 5321 m3
port "vdd_uq121" 290 9194 5223 9292 5321 m3
port "vdd_uq122" 291 7946 5223 8044 5321 m3
port "vdd_uq123" 292 6698 5223 6796 5321 m3
port "vdd_uq124" 293 5450 5223 5548 5321 m3
port "vdd_uq125" 294 4202 5223 4300 5321 m3
port "vdd_uq126" 295 2954 5223 3052 5321 m3
port "vdd_uq127" 296 1706 5223 1804 5321 m3
port "gnd_uq63" 360 40394 5545 40492 5643 m3
port "gnd_uq64" 361 39146 5545 39244 5643 m3
port "gnd_uq65" 362 37898 5545 37996 5643 m3
port "gnd_uq66" 363 36650 5545 36748 5643 m3
port "gnd_uq67" 364 35402 5545 35500 5643 m3
port "gnd_uq68" 365 34154 5545 34252 5643 m3
port "gnd_uq69" 366 32906 5545 33004 5643 m3
port "gnd_uq70" 367 31658 5545 31756 5643 m3
port "gnd_uq71" 368 30410 5545 30508 5643 m3
port "gnd_uq72" 369 29162 5545 29260 5643 m3
port "gnd_uq73" 370 27914 5545 28012 5643 m3
port "gnd_uq74" 371 26666 5545 26764 5643 m3
port "gnd_uq75" 372 25418 5545 25516 5643 m3
port "gnd_uq76" 373 24170 5545 24268 5643 m3
port "gnd_uq77" 374 22922 5545 23020 5643 m3
port "gnd_uq78" 375 21674 5545 21772 5643 m3
port "gnd_uq79" 376 20426 5545 20524 5643 m3
port "gnd_uq80" 377 19178 5545 19276 5643 m3
port "gnd_uq81" 378 17930 5545 18028 5643 m3
port "gnd_uq82" 379 16682 5545 16780 5643 m3
port "gnd_uq83" 380 15434 5545 15532 5643 m3
port "gnd_uq84" 381 14186 5545 14284 5643 m3
port "gnd_uq85" 382 12938 5545 13036 5643 m3
port "gnd_uq86" 383 11690 5545 11788 5643 m3
port "gnd_uq87" 384 10442 5545 10540 5643 m3
port "gnd_uq88" 385 9194 5545 9292 5643 m3
port "gnd_uq89" 386 7946 5545 8044 5643 m3
port "gnd_uq90" 387 6698 5545 6796 5643 m3
port "gnd_uq91" 388 5450 5545 5548 5643 m3
port "gnd_uq92" 389 4202 5545 4300 5643 m3
port "gnd_uq93" 390 2954 5545 3052 5643 m3
port "gnd_uq94" 391 1706 5545 1804 5643 m3
port "rbl_br" 98 41840 252 41868 1006 m1
port "rbl_bl" 99 41376 252 41404 1006 m1
port "bl_63" 161 41216 252 41244 1006 m1
port "br_63" 162 40752 252 40780 1006 m1
port "br_62" 160 40592 252 40620 1006 m1
port "bl_62" 159 40128 252 40156 1006 m1
port "bl_61" 157 39968 252 39996 1006 m1
port "br_61" 158 39504 252 39532 1006 m1
port "br_60" 156 39344 252 39372 1006 m1
port "bl_60" 155 38880 252 38908 1006 m1
port "bl_59" 153 38720 252 38748 1006 m1
port "br_59" 154 38256 252 38284 1006 m1
port "br_58" 152 38096 252 38124 1006 m1
port "bl_58" 151 37632 252 37660 1006 m1
port "bl_57" 149 37472 252 37500 1006 m1
port "br_57" 150 37008 252 37036 1006 m1
port "br_56" 148 36848 252 36876 1006 m1
port "bl_56" 147 36384 252 36412 1006 m1
port "bl_55" 145 36224 252 36252 1006 m1
port "br_55" 146 35760 252 35788 1006 m1
port "br_54" 144 35600 252 35628 1006 m1
port "bl_54" 143 35136 252 35164 1006 m1
port "bl_53" 141 34976 252 35004 1006 m1
port "br_53" 142 34512 252 34540 1006 m1
port "br_52" 140 34352 252 34380 1006 m1
port "bl_52" 139 33888 252 33916 1006 m1
port "bl_51" 137 33728 252 33756 1006 m1
port "br_51" 138 33264 252 33292 1006 m1
port "br_50" 136 33104 252 33132 1006 m1
port "bl_50" 135 32640 252 32668 1006 m1
port "bl_49" 133 32480 252 32508 1006 m1
port "br_49" 134 32016 252 32044 1006 m1
port "br_48" 132 31856 252 31884 1006 m1
port "bl_48" 131 31392 252 31420 1006 m1
port "bl_47" 129 31232 252 31260 1006 m1
port "br_47" 130 30768 252 30796 1006 m1
port "br_46" 128 30608 252 30636 1006 m1
port "bl_46" 127 30144 252 30172 1006 m1
port "bl_45" 125 29984 252 30012 1006 m1
port "br_45" 126 29520 252 29548 1006 m1
port "br_44" 124 29360 252 29388 1006 m1
port "bl_44" 123 28896 252 28924 1006 m1
port "bl_43" 121 28736 252 28764 1006 m1
port "br_43" 122 28272 252 28300 1006 m1
port "br_42" 120 28112 252 28140 1006 m1
port "bl_42" 119 27648 252 27676 1006 m1
port "bl_41" 117 27488 252 27516 1006 m1
port "br_41" 118 27024 252 27052 1006 m1
port "br_40" 116 26864 252 26892 1006 m1
port "bl_40" 115 26400 252 26428 1006 m1
port "bl_39" 113 26240 252 26268 1006 m1
port "br_39" 114 25776 252 25804 1006 m1
port "br_38" 112 25616 252 25644 1006 m1
port "bl_38" 111 25152 252 25180 1006 m1
port "bl_37" 109 24992 252 25020 1006 m1
port "br_37" 110 24528 252 24556 1006 m1
port "br_36" 108 24368 252 24396 1006 m1
port "bl_36" 107 23904 252 23932 1006 m1
port "bl_35" 105 23744 252 23772 1006 m1
port "br_35" 106 23280 252 23308 1006 m1
port "br_34" 104 23120 252 23148 1006 m1
port "bl_34" 103 22656 252 22684 1006 m1
port "bl_33" 101 22496 252 22524 1006 m1
port "br_33" 102 22032 252 22060 1006 m1
port "br_32" 100 21872 252 21900 1006 m1
port "bl_32" 97 21408 252 21436 1006 m1
port "bl_31" 95 21248 252 21276 1006 m1
port "br_31" 96 20784 252 20812 1006 m1
port "br_30" 94 20624 252 20652 1006 m1
port "bl_30" 93 20160 252 20188 1006 m1
port "bl_29" 91 20000 252 20028 1006 m1
port "br_29" 92 19536 252 19564 1006 m1
port "br_28" 90 19376 252 19404 1006 m1
port "bl_28" 89 18912 252 18940 1006 m1
port "bl_27" 87 18752 252 18780 1006 m1
port "br_27" 88 18288 252 18316 1006 m1
port "br_26" 86 18128 252 18156 1006 m1
port "bl_26" 85 17664 252 17692 1006 m1
port "bl_25" 83 17504 252 17532 1006 m1
port "br_25" 84 17040 252 17068 1006 m1
port "br_24" 82 16880 252 16908 1006 m1
port "bl_24" 81 16416 252 16444 1006 m1
port "bl_23" 79 16256 252 16284 1006 m1
port "br_23" 80 15792 252 15820 1006 m1
port "br_22" 78 15632 252 15660 1006 m1
port "bl_22" 77 15168 252 15196 1006 m1
port "bl_21" 75 15008 252 15036 1006 m1
port "br_21" 76 14544 252 14572 1006 m1
port "br_20" 74 14384 252 14412 1006 m1
port "bl_20" 73 13920 252 13948 1006 m1
port "bl_19" 71 13760 252 13788 1006 m1
port "br_19" 72 13296 252 13324 1006 m1
port "br_18" 70 13136 252 13164 1006 m1
port "bl_18" 69 12672 252 12700 1006 m1
port "bl_17" 67 12512 252 12540 1006 m1
port "br_17" 68 12048 252 12076 1006 m1
port "br_16" 66 11888 252 11916 1006 m1
port "bl_16" 65 11424 252 11452 1006 m1
port "bl_15" 63 11264 252 11292 1006 m1
port "br_15" 64 10800 252 10828 1006 m1
port "br_14" 62 10640 252 10668 1006 m1
port "bl_14" 61 10176 252 10204 1006 m1
port "bl_13" 59 10016 252 10044 1006 m1
port "br_13" 60 9552 252 9580 1006 m1
port "br_12" 58 9392 252 9420 1006 m1
port "bl_12" 57 8928 252 8956 1006 m1
port "bl_11" 55 8768 252 8796 1006 m1
port "br_11" 56 8304 252 8332 1006 m1
port "br_10" 54 8144 252 8172 1006 m1
port "bl_10" 53 7680 252 7708 1006 m1
port "bl_9" 51 7520 252 7548 1006 m1
port "br_9" 52 7056 252 7084 1006 m1
port "br_8" 50 6896 252 6924 1006 m1
port "bl_8" 49 6432 252 6460 1006 m1
port "bl_7" 47 6272 252 6300 1006 m1
port "br_7" 48 5808 252 5836 1006 m1
port "br_6" 46 5648 252 5676 1006 m1
port "bl_6" 45 5184 252 5212 1006 m1
port "bl_5" 43 5024 252 5052 1006 m1
port "br_5" 44 4560 252 4588 1006 m1
port "br_4" 42 4400 252 4428 1006 m1
port "bl_4" 41 3936 252 3964 1006 m1
port "bl_3" 39 3776 252 3804 1006 m1
port "br_3" 40 3312 252 3340 1006 m1
port "br_2" 38 3152 252 3180 1006 m1
port "bl_2" 37 2688 252 2716 1006 m1
port "bl_1" 35 2528 252 2556 1006 m1
port "br_1" 36 2064 252 2092 1006 m1
port "br_0" 34 1904 252 1932 1006 m1
port "bl_0" 33 1440 252 1468 1006 m1
port "dout_31" 15 40166 5448 40212 5702 m1
port "dout_30" 14 38918 5448 38964 5702 m1
port "dout_29" 13 37670 5448 37716 5702 m1
port "dout_28" 12 36422 5448 36468 5702 m1
port "dout_27" 11 35174 5448 35220 5702 m1
port "dout_26" 10 33926 5448 33972 5702 m1
port "dout_25" 9 32678 5448 32724 5702 m1
port "dout_24" 8 31430 5448 31476 5702 m1
port "dout_23" 7 30182 5448 30228 5702 m1
port "dout_22" 6 28934 5448 28980 5702 m1
port "dout_21" 5 27686 5448 27732 5702 m1
port "dout_20" 4 26438 5448 26484 5702 m1
port "dout_19" 3 25190 5448 25236 5702 m1
port "dout_18" 2 23942 5448 23988 5702 m1
port "dout_17" 1 22694 5448 22740 5702 m1
port "dout_16" 17 21446 5448 21492 5702 m1
port "dout_15" 16 20198 5448 20244 5702 m1
port "dout_14" 32 18950 5448 18996 5702 m1
port "dout_13" 31 17702 5448 17748 5702 m1
port "dout_12" 30 16454 5448 16500 5702 m1
port "dout_11" 29 15206 5448 15252 5702 m1
port "dout_10" 28 13958 5448 14004 5702 m1
port "dout_9" 27 12710 5448 12756 5702 m1
port "dout_8" 26 11462 5448 11508 5702 m1
port "dout_7" 25 10214 5448 10260 5702 m1
port "dout_6" 24 8966 5448 9012 5702 m1
port "dout_5" 23 7718 5448 7764 5702 m1
port "dout_4" 22 6470 5448 6516 5702 m1
port "dout_3" 21 5222 5448 5268 5702 m1
port "dout_2" 20 3974 5448 4020 5702 m1
port "dout_1" 19 2726 5448 2772 5702 m1
port "dout_0" 18 1478 5448 1524 5702 m1
node "vdd_uq0" 0 0 41454 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 0 0 41068 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq1" 0 0 40206 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq2" 0 0 39820 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq3" 0 0 38958 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq4" 0 0 38572 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq5" 0 0 37710 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq6" 0 0 37324 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq7" 0 0 36462 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq8" 0 0 36076 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq9" 0 0 35214 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq10" 0 0 34828 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq11" 0 0 33966 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq12" 0 0 33580 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq13" 0 0 32718 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq14" 0 0 32332 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq15" 0 0 31470 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq16" 0 0 31084 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq17" 0 0 30222 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq18" 0 0 29836 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq19" 0 0 28974 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq20" 0 0 28588 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq21" 0 0 27726 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq22" 0 0 27340 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq23" 0 0 26478 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq24" 0 0 26092 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq25" 0 0 25230 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq26" 0 0 24844 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq27" 0 0 23982 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq28" 0 0 23596 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq29" 0 0 22734 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq30" 0 0 22348 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq31" 0 0 21486 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq32" 0 0 21100 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq33" 0 0 20238 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq34" 0 0 19852 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq35" 0 0 18990 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq36" 0 0 18604 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq37" 0 0 17742 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq38" 0 0 17356 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq39" 0 0 16494 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq40" 0 0 16108 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq41" 0 0 15246 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq42" 0 0 14860 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq43" 0 0 13998 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq44" 0 0 13612 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq45" 0 0 12750 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq46" 0 0 12364 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq47" 0 0 11502 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq48" 0 0 11116 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq49" 0 0 10254 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq50" 0 0 9868 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq51" 0 0 9006 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq52" 0 0 8620 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq53" 0 0 7758 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq54" 0 0 7372 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq55" 0 0 6510 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq56" 0 0 6124 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq57" 0 0 5262 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq58" 0 0 4876 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq59" 0 0 4014 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq60" 0 0 3628 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq61" 0 0 2766 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq62" 0 0 2380 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq63" 0 0 1518 313 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "p_en_bar" 0 0 0 951 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq0" 0 0 40637 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd" 0 0 39389 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq1" 0 0 38141 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq2" 0 0 36893 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq3" 0 0 35645 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq4" 0 0 34397 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq5" 0 0 33149 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq6" 0 0 31901 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq7" 0 0 30653 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq8" 0 0 29405 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq9" 0 0 28157 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq10" 0 0 26909 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq11" 0 0 25661 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq12" 0 0 24413 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq13" 0 0 23165 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq14" 0 0 21917 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq15" 0 0 20669 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq16" 0 0 19421 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq17" 0 0 18173 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq18" 0 0 16925 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq19" 0 0 15677 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq20" 0 0 14429 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq21" 0 0 13181 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq22" 0 0 11933 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq23" 0 0 10685 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq24" 0 0 9437 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq25" 0 0 8189 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq26" 0 0 6941 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq27" 0 0 5693 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq28" 0 0 4445 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq29" 0 0 3197 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq30" 0 0 1949 1862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "sel_1" 0 0 0 2638 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "sel_0" 0 0 0 2762 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "s_en" 0 0 0 3478 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq31" 0 0 40464 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq32" 0 0 39216 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq33" 0 0 37968 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq34" 0 0 36720 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq35" 0 0 35472 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq36" 0 0 34224 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq37" 0 0 32976 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq38" 0 0 31728 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq39" 0 0 30480 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq40" 0 0 29232 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq41" 0 0 27984 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq42" 0 0 26736 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq43" 0 0 25488 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq44" 0 0 24240 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq45" 0 0 22992 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq46" 0 0 21744 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq47" 0 0 20496 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq48" 0 0 19248 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq49" 0 0 18000 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq50" 0 0 16752 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq51" 0 0 15504 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq52" 0 0 14256 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq53" 0 0 13008 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq54" 0 0 11760 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq55" 0 0 10512 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq56" 0 0 9264 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq57" 0 0 8016 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq58" 0 0 6768 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq59" 0 0 5520 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq60" 0 0 4272 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq61" 0 0 3024 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq62" 0 0 1776 3611 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq64" 0 0 40382 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq65" 0 0 39134 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq66" 0 0 37886 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq67" 0 0 36638 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq68" 0 0 35390 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq69" 0 0 34142 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq70" 0 0 32894 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq71" 0 0 31646 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq72" 0 0 30398 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq73" 0 0 29150 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq74" 0 0 27902 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq75" 0 0 26654 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq76" 0 0 25406 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq77" 0 0 24158 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq78" 0 0 22910 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq79" 0 0 21662 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq80" 0 0 20414 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq81" 0 0 19166 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq82" 0 0 17918 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq83" 0 0 16670 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq84" 0 0 15422 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq85" 0 0 14174 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq86" 0 0 12926 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq87" 0 0 11678 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq88" 0 0 10430 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq89" 0 0 9182 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq90" 0 0 7934 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq91" 0 0 6686 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq92" 0 0 5438 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq93" 0 0 4190 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq94" 0 0 2942 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq95" 0 0 1694 4385 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq96" 0 0 40394 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq97" 0 0 39146 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq98" 0 0 37898 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq99" 0 0 36650 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq100" 0 0 35402 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq101" 0 0 34154 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq102" 0 0 32906 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq103" 0 0 31658 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq104" 0 0 30410 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq105" 0 0 29162 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq106" 0 0 27914 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq107" 0 0 26666 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq108" 0 0 25418 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq109" 0 0 24170 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq110" 0 0 22922 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq111" 0 0 21674 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq112" 0 0 20426 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq113" 0 0 19178 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq114" 0 0 17930 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq115" 0 0 16682 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq116" 0 0 15434 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq117" 0 0 14186 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq118" 0 0 12938 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq119" 0 0 11690 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq120" 0 0 10442 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq121" 0 0 9194 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq122" 0 0 7946 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq123" 0 0 6698 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq124" 0 0 5450 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq125" 0 0 4202 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq126" 0 0 2954 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd_uq127" 0 0 1706 5223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq63" 0 0 40394 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq64" 0 0 39146 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq65" 0 0 37898 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq66" 0 0 36650 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq67" 0 0 35402 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq68" 0 0 34154 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq69" 0 0 32906 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq70" 0 0 31658 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq71" 0 0 30410 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq72" 0 0 29162 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq73" 0 0 27914 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq74" 0 0 26666 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq75" 0 0 25418 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq76" 0 0 24170 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq77" 0 0 22922 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq78" 0 0 21674 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq79" 0 0 20426 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq80" 0 0 19178 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq81" 0 0 17930 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq82" 0 0 16682 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq83" 0 0 15434 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq84" 0 0 14186 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq85" 0 0 12938 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq86" 0 0 11690 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq87" 0 0 10442 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq88" 0 0 9194 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq89" 0 0 7946 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq90" 0 0 6698 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq91" 0 0 5450 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq92" 0 0 4202 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq93" 0 0 2954 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd_uq94" 0 0 1706 5545 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "rbl_br" 0 0 41840 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "rbl_bl" 0 0 41376 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_63" 0 0 41216 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_63" 0 0 40752 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_62" 0 0 40592 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_62" 0 0 40128 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_61" 0 0 39968 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_61" 0 0 39504 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_60" 0 0 39344 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_60" 0 0 38880 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_59" 0 0 38720 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_59" 0 0 38256 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_58" 0 0 38096 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_58" 0 0 37632 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_57" 0 0 37472 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_57" 0 0 37008 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_56" 0 0 36848 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_56" 0 0 36384 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_55" 0 0 36224 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_55" 0 0 35760 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_54" 0 0 35600 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_54" 0 0 35136 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_53" 0 0 34976 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_53" 0 0 34512 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_52" 0 0 34352 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_52" 0 0 33888 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_51" 0 0 33728 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_51" 0 0 33264 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_50" 0 0 33104 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_50" 0 0 32640 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_49" 0 0 32480 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_49" 0 0 32016 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_48" 0 0 31856 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_48" 0 0 31392 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_47" 0 0 31232 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_47" 0 0 30768 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_46" 0 0 30608 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_46" 0 0 30144 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_45" 0 0 29984 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_45" 0 0 29520 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_44" 0 0 29360 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_44" 0 0 28896 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_43" 0 0 28736 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_43" 0 0 28272 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_42" 0 0 28112 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_42" 0 0 27648 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_41" 0 0 27488 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_41" 0 0 27024 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_40" 0 0 26864 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_40" 0 0 26400 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_39" 0 0 26240 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_39" 0 0 25776 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_38" 0 0 25616 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_38" 0 0 25152 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_37" 0 0 24992 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_37" 0 0 24528 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_36" 0 0 24368 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_36" 0 0 23904 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_35" 0 0 23744 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_35" 0 0 23280 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_34" 0 0 23120 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_34" 0 0 22656 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_33" 0 0 22496 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_33" 0 0 22032 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_32" 0 0 21872 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_32" 0 0 21408 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_31" 0 0 21248 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_31" 0 0 20784 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_30" 0 0 20624 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_30" 0 0 20160 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_29" 0 0 20000 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_29" 0 0 19536 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_28" 0 0 19376 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_28" 0 0 18912 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_27" 0 0 18752 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_27" 0 0 18288 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_26" 0 0 18128 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_26" 0 0 17664 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_25" 0 0 17504 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_25" 0 0 17040 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_24" 0 0 16880 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_24" 0 0 16416 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_23" 0 0 16256 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_23" 0 0 15792 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_22" 0 0 15632 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_22" 0 0 15168 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_21" 0 0 15008 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_21" 0 0 14544 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_20" 0 0 14384 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_20" 0 0 13920 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_19" 0 0 13760 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_19" 0 0 13296 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_18" 0 0 13136 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_18" 0 0 12672 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_17" 0 0 12512 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_17" 0 0 12048 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_16" 0 0 11888 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_16" 0 0 11424 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_15" 0 0 11264 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_15" 0 0 10800 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_14" 0 0 10640 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_14" 0 0 10176 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_13" 0 0 10016 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_13" 0 0 9552 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_12" 0 0 9392 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_12" 0 0 8928 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_11" 0 0 8768 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_11" 0 0 8304 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_10" 0 0 8144 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_10" 0 0 7680 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_9" 0 0 7520 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_9" 0 0 7056 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_8" 0 0 6896 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_8" 0 0 6432 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_7" 0 0 6272 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_7" 0 0 5808 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_6" 0 0 5648 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_6" 0 0 5184 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_5" 0 0 5024 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_5" 0 0 4560 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_4" 0 0 4400 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_4" 0 0 3936 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_3" 0 0 3776 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_3" 0 0 3312 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_2" 0 0 3152 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_2" 0 0 2688 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_1" 0 0 2528 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_1" 0 0 2064 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "br_0" 0 0 1904 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bl_0" 0 0 1440 252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_40334_3272#" 0 0 40334 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_40142_2946#" 0 0 40142 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_39086_3272#" 0 0 39086 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_38894_2946#" 0 0 38894 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_37838_3272#" 0 0 37838 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_37646_2946#" 0 0 37646 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_36590_3272#" 0 0 36590 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_36398_2946#" 0 0 36398 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_35342_3272#" 0 0 35342 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_35150_2946#" 0 0 35150 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_34094_3272#" 0 0 34094 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_33902_2946#" 0 0 33902 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_32846_3272#" 0 0 32846 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_32654_2946#" 0 0 32654 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_31598_3272#" 0 0 31598 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_31406_2946#" 0 0 31406 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_30350_3272#" 0 0 30350 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_30158_2946#" 0 0 30158 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29102_3272#" 0 0 29102 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_28910_2946#" 0 0 28910 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_27854_3272#" 0 0 27854 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_27662_2946#" 0 0 27662 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_26606_3272#" 0 0 26606 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_26414_2946#" 0 0 26414 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_25358_3272#" 0 0 25358 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_25166_2946#" 0 0 25166 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24110_3272#" 0 0 24110 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_23918_2946#" 0 0 23918 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_22862_3272#" 0 0 22862 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_22670_2946#" 0 0 22670 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_21614_3272#" 0 0 21614 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_21422_2946#" 0 0 21422 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_20366_3272#" 0 0 20366 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_20174_2946#" 0 0 20174 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_19118_3272#" 0 0 19118 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18926_2946#" 0 0 18926 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_17870_3272#" 0 0 17870 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_17678_2946#" 0 0 17678 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_16622_3272#" 0 0 16622 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_16430_2946#" 0 0 16430 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_15374_3272#" 0 0 15374 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_15182_2946#" 0 0 15182 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14126_3272#" 0 0 14126 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_13934_2946#" 0 0 13934 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_12878_3272#" 0 0 12878 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_12686_2946#" 0 0 12686 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_11630_3272#" 0 0 11630 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_11438_2946#" 0 0 11438 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10382_3272#" 0 0 10382 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10190_2946#" 0 0 10190 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9134_3272#" 0 0 9134 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8942_2946#" 0 0 8942 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7886_3272#" 0 0 7886 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7694_2946#" 0 0 7694 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6638_3272#" 0 0 6638 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_6446_2946#" 0 0 6446 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5390_3272#" 0 0 5390 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5198_2946#" 0 0 5198 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_4142_3272#" 0 0 4142 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_3950_2946#" 0 0 3950 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2894_3272#" 0 0 2894 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2702_2946#" 0 0 2702 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1646_3272#" 0 0 1646 3272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1454_2946#" 0 0 1454 2946 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_31" 0 0 40166 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_30" 0 0 38918 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_29" 0 0 37670 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_28" 0 0 36422 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_27" 0 0 35174 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_26" 0 0 33926 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_25" 0 0 32678 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_24" 0 0 31430 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_23" 0 0 30182 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_22" 0 0 28934 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_21" 0 0 27686 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_20" 0 0 26438 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_19" 0 0 25190 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_18" 0 0 23942 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_17" 0 0 22694 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_16" 0 0 21446 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_15" 0 0 20198 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_14" 0 0 18950 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_13" 0 0 17702 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_12" 0 0 16454 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_11" 0 0 15206 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_10" 0 0 13958 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_9" 0 0 12710 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_8" 0 0 11462 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_7" 0 0 10214 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_6" 0 0 8966 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_5" 0 0 7718 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_4" 0 0 6470 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_3" 0 0 5222 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_2" 0 0 3974 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_1" 0 0 2726 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dout_0" 0 0 1478 5448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_12/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_9" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_9" "dout_9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_7" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_7" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_7" "m1_10382_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_33/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_64" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_64" "rbl_bl"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_29/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_23" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_23" "dout_23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_9/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_12" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_12" "dout_12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_29" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_29" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_29" "m1_37646_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq9" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_43/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_43/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_42/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_42/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq8"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq8" "vdd_uq8"
merge "vdd_uq8" "vdd_uq9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/VSUBS" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/VSUBS" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/VSUBS"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/VSUBS" "VSUBS"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_21/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_31" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_31" "dout_31"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_20/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_20" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_20" "dout_20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_21/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_11" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_11" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_11"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_11" "br_11"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq2" "vdd_uq99" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_38/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_59" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_59" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_59"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_59" "bl_59"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_49/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_48" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_48" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_48"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_48" "bl_48"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_60/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_37" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_37" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_37"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_37" "bl_37"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_17/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_15" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_15" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_15" "bl_15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_6/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_26" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_26" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_26"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_26" "bl_26"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_16/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_16" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_16" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_16"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_16" "br_16"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_53/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_52/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_52/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq5" "gnd_uq5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_3/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_29" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_29" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_29"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_29" "br_29"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_29/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_3" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_3" "br_3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_21/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_22/EN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_22/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_24/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_24/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_25/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_25/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_26/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_26/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_27/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_27/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_28/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_28/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_29/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_29/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_18/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_18/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_19/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_19/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_20/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_20/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_16/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_16/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_17/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_17/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_30/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_30/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_7/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_7/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_8/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_8/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_9/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_9/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_10/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_10/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_12/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_12/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_13/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_13/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_14/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_14/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_2/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_2/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_3/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_3/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_4/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_4/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_5/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_5/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_6/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_6/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_1/EN"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_1/EN" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/en"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/en" "s_en"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_39/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_58" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_58" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_58"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_58" "br_58"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_50/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_47" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_47" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_47"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_47" "br_47"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_61/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_36" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_36" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_36"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_36" "br_36"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_18/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_14" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_14" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_14" "br_14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_7/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_25" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_25" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_25"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_25" "br_25"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq38" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_7/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_7/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_6/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_6/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq37"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq37" "vdd_uq37"
merge "vdd_uq37" "vdd_uq38"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_36/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_61" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_61" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_61"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_61" "bl_61"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_47/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_50" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_50" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_50"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_50" "bl_50"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_24/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_8" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_8" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_8"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_8" "br_8"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_34/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_36/en_bar" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_36/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_39/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_39/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_41/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_41/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_43/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_43/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_45/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_45/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_48/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_48/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_50/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_50/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_52/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_52/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_54/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_54/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_57/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_57/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_59/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_59/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_61/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_61/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_63/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_63/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_1/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_1/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_5/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_5/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_7/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_7/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_10/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_10/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_12/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_12/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_14/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_14/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_16/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_16/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_18/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_18/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_21/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_21/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_23/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_23/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_25/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_25/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_27/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_27/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_30/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_30/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_31/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_31/en_bar" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/en_bar" "p_en_bar"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_28/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_24" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_24" "dout_24"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_8/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_13" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_13" "dout_13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_56/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_58/sel" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_58/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_60/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_60/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_62/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_62/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_48/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_48/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_50/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_50/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_52/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_52/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_40/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_40/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_42/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_42/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_44/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_44/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_46/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_46/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_32/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_32/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_34/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_34/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_36/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_36/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_38/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_38/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_28/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_28/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_30/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_30/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_16/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_16/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_18/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_18/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_20/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_20/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_22/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_22/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_8/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_8/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_10/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_10/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_14/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_14/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_0/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_0/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_2/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_2/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_4/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_4/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_6/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_6/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sel_1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sel_1" "sel_1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_37/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_60" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_60" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_60"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_60" "br_60"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_19/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_13" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_13" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_13" "br_13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_6/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_26" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_26" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_26"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_26" "br_26"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_25/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_27" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_27" "dout_27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_19/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_21" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_21" "dout_21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_11/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_10" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_10" "dout_10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_29" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_29" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_29" "m1_37838_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_48/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_49" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_49" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_49"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_49" "bl_49"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_59/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_38" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_38" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_38"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_38" "bl_38"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_16/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_16" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_16" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_16"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_16" "bl_16"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_5/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_27" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_27" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_27" "bl_27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq3" "vdd_uq100" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_32/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_33" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_33" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_33"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_33" "br_33"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_55/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_54/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_54/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq6"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq6" "gnd_uq6"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq0" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_34/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_34/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_33/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_33/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd" "vdd_uq0"
merge "vdd_uq0" "vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_28/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_4" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_4" "br_4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_6" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_6" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_6" "m1_8942_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_27/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_5" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_5" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_5" "br_5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_38/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_59" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_59" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_59"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_59" "br_59"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_49/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_48" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_48" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_48"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_48" "br_48"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_60/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_37" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_37" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_37"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_37" "br_37"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_17/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_15" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_15" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_15" "br_15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_35/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_62" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_62" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_62"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_62" "bl_62"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_46/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_51" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_51" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_51"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_51" "bl_51"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_57/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_40" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_40" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_40"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_40" "bl_40"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_21/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_20/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_20/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq21" "gnd_uq21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_9/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_23" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_23" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_23" "br_23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_23" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_23" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_23" "m1_30350_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_11/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_10/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_10/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq24"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq24" "gnd_uq24"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_40/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_57" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_57" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_57"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_57" "br_57"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_27/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_25" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_25" "dout_25"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_7/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_14" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_14" "dout_14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_62" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_35/br" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_35/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_62"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_62" "br_62"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_36/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_61" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_61" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_61"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_61" "br_61"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_47/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_50" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_50" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_50"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_50" "br_50"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq42" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_11/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_11/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_10/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_10/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq41"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq41" "vdd_uq41"
merge "vdd_uq41" "vdd_uq42"
merge "vdd_uq42" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_12/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_12/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq43"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq43" "vdd_uq43"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq24" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq25" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq25" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_59/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_59/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_58/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_58/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_57/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_57/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq23" "vdd_uq23"
merge "vdd_uq23" "vdd_uq24"
merge "vdd_uq24" "vdd_uq25"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_18/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_22" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_22" "dout_22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_10/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_11" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_11" "dout_11"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_58/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_39" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_39" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_39"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_39" "bl_39"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_15/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_17" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_17" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_17" "bl_17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_4/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_28" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_28" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_28" "bl_28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq4" "vdd_uq101" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_14" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_14" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_14" "m1_18926_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_57/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_59/sel" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_59/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_63/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_63/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_49/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_49/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_51/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_51/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_53/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_53/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_55/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_55/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_41/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_41/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_43/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_43/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_45/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_45/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_33/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_33/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_35/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_35/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_37/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_37/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_39/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_39/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_27/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_27/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_29/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_29/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_31/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_31/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_19/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_19/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_21/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_21/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_23/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_23/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_9/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_9/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_11/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_11/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_13/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_13/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_15/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_15/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_1/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_1/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_3/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_3/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_7/sel"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_7/sel" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sel_0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sel_0" "sel_0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_18" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_18" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_18" "m1_23918_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_19" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_15/DOUT" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_15/DOUT" "dout_19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq8" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_43/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_43/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_42/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_42/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_41/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_41/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_40/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_40/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq7"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq7" "gnd_uq7"
merge "gnd_uq7" "gnd_uq8"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq2" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_36/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_36/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_35/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_35/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq1" "vdd_uq1"
merge "vdd_uq1" "vdd_uq2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_43/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_54" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_54" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_54"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_54" "br_54"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_37/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_60" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_60" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_60"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_60" "bl_60"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_48/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_49" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_49" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_49"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_49" "br_49"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_59/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_38" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_38" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_38"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_38" "br_38"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_5/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_27" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_27" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_27" "br_27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_34/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_63" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_63" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_63"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_63" "bl_63"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_45/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_52" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_52" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_52"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_52" "bl_52"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_56/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_41" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_41" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_41"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_41" "bl_41"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_2/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_30" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_30" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_30"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_30" "bl_30"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_2" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_2" "m1_4142_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_46/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_51" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_51" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_51"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_51" "br_51"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_51/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_46" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_46" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_46"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_46" "br_46"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_57/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_40" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_40" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_40"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_40" "br_40"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_26/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_26" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_26" "dout_26"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_31/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_15" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_15" "dout_15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_3/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_2/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_2/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq28" "gnd_uq28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq5" "vdd_uq102" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_14/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_18" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_18" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_18" "bl_18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_3/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_29" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_29" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_29"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_29" "bl_29"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_26/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_6" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_6" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_6"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_6" "br_6"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq40" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_9/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_9/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_8/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_8/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq39"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq39" "vdd_uq39"
merge "vdd_uq39" "vdd_uq40"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_15/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_17" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_17" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_17" "br_17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_10" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_10" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_10" "m1_14126_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_58/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_39" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_39" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_39"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_39" "br_39"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_4/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_28" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_28" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_28" "br_28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_44/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_53" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_53" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_53"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_53" "bl_53"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_54/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_43" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_43" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_43"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_43" "br_43"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_55/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_42" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_42" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_42"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_42" "bl_42"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_12/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_20" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_20" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_20" "bl_20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_1/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_31" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_31" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_31"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_31" "bl_31"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_34/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_63" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_63" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_63"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_63" "br_63"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_45/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_52" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_52" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_52"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_52" "br_52"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_56/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_41" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_41" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_41"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_41" "br_41"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_2/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_30" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_30" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_30"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_30" "br_30"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_30/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_16" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_16" "dout_16"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_8" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_8" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_8" "m1_11630_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_62/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_35" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_35" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_35"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_35" "br_35"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq6" "vdd_uq103" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_13/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_19" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_19" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_19" "bl_19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_45/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_44/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_44/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq9" "gnd_uq9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_51/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_50/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_50/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq4" "gnd_uq4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq4" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_38/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_38/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_37/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_37/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq3" "vdd_uq3"
merge "vdd_uq3" "vdd_uq4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_25/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_7" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_7" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_7"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_7" "br_7"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_33/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_32/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_32/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq11"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq11" "gnd_uq11"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_23/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_22/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_22/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq22" "gnd_uq22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_14/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_18" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_18" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_18" "br_18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_13/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_12/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_12/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq25"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq25" "gnd_uq25"
merge "gnd_uq25" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq27" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_1/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_1/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_0/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_0/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_15/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_15/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_14/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_14/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq26"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq26" "gnd_uq26"
merge "gnd_uq26" "gnd_uq27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq6" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq7" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq7" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_41/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_41/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_40/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_40/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_39/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_39/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq5" "vdd_uq5"
merge "vdd_uq5" "vdd_uq6"
merge "vdd_uq6" "vdd_uq7"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_43/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_54" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_54" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_54"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_54" "bl_54"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_54/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_43" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_43" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_43"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_43" "bl_43"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq60" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_29/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_29/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_28/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_28/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq59"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq59" "vdd_uq59"
merge "vdd_uq59" "vdd_uq60"
merge "vdd_uq60" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq61"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq61" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq63"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq63" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_31/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_31/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_0/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_0/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_30/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_30/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq62"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq62" "vdd_uq61"
merge "vdd_uq61" "vdd_uq62"
merge "vdd_uq62" "vdd_uq63"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_22/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_10" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_10" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_10" "bl_10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_11/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_21" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_21" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_21" "bl_21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_64/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_32" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_32" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_32" "bl_32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq54" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_23/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_23/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_22/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_22/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq53"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq53" "vdd_uq53"
merge "vdd_uq53" "vdd_uq54"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq45" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_14/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_14/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_13/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_13/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq44"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq44" "vdd_uq44"
merge "vdd_uq44" "vdd_uq45"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_24/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_28" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_28" "dout_28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_17/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_17" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_17" "dout_17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_33/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_64" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_64" "rbl_br"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_44/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_53" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_53" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_53"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_53" "br_53"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_55/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_42" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_42" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_42"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_42" "br_42"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_12/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_20" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_20" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_20" "br_20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_1/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_31" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_31" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_31"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_31" "br_31"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq7" "vdd_uq104" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_30" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_30" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_30" "m1_38894_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_22" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_22" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_22" "m1_29102_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_13/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_19" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_19" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_19" "br_19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_42/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_55" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_55" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_55"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_55" "bl_55"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_53/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_44" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_44" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_44"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_44" "bl_44"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_32/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_33" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_33" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_33"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_33" "bl_33"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_21/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_11" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_11" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_11"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_11" "bl_11"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_10/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_22" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_22" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_22" "bl_22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_23/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_29" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_29" "dout_29"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_16/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_18" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_18" "dout_18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_5/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_4/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_4/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq29"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq29" "gnd_uq29"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_22/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_10" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_10" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_10" "br_10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_11/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_21" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_21" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_21" "br_21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_64/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_32" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_32" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_32" "br_32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq8" "vdd_uq105" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_31" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_31" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_31" "m1_40142_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_20" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_20" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_20" "m1_26414_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_23/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_9" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_9" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_9" "br_9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_30" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_30" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_30" "m1_39086_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_41/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_56" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_56" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_56"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_56" "bl_56"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_52/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_45" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_45" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_45"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_45" "bl_45"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_63/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_34" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_34" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_34"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_34" "bl_34"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_20/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_12" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_12" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_12" "bl_12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_9/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_23" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_23" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_23" "bl_23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_26" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_26" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_26" "m1_34094_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_30/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_2" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_2" "bl_2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_42/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_55" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_55" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_55"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_55" "br_55"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_53/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_44" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_44" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_44"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_44" "br_44"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_0/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_0" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_0" "bl_0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_10/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_22" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_22" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_22" "br_22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_25/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_7" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_7" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_7"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_7" "bl_7"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_63/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_62/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_62/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq2" "gnd_uq2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq9" "vdd_uq106" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_21" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_21" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_21" "m1_27662_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_10" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_10" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_10" "m1_13934_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_7/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_25" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_25" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_25"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_25" "bl_25"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_35/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_34/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_34/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq12" "gnd_uq12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq18" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_52/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_52/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_51/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_51/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq17" "vdd_uq17"
merge "vdd_uq17" "vdd_uq18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq27" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_61/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_61/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_60/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_60/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq26"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq26" "vdd_uq26"
merge "vdd_uq26" "vdd_uq27"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_27/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_26/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_26/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq16"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq16" "gnd_uq16"
merge "gnd_uq16" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq17" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_28/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_28/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_29/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_29/gnd" "gnd_uq17"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_17/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_16/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_16/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq19" "gnd_uq19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq49" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq50" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq50" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_19/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_19/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_18/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_18/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_17/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_17/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq48"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq48" "vdd_uq48"
merge "vdd_uq48" "vdd_uq49"
merge "vdd_uq49" "vdd_uq50"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_31" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_31" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_31" "m1_40334_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_20" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_20" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_20" "m1_26606_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_40/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_57" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_57" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_57"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_57" "bl_57"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_51/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_46" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_46" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_46"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_46" "bl_46"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_62/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_35" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_35" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_35"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_35" "bl_35"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq56" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_25/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_25/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_24/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_24/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq55"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq55" "vdd_uq55"
merge "vdd_uq55" "vdd_uq56"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_19/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_13" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_13" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_13" "bl_13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_8/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_24" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_24" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_24"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_24" "bl_24"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_28/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_4" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_4" "bl_4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq47" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_16/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_16/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_15/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_15/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq46"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq46" "vdd_uq46"
merge "vdd_uq46" "vdd_uq47"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_2/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_6" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_6" "dout_6"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_11" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_11" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_11" "m1_15182_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_41/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_56" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_56" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_56"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_56" "br_56"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_52/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_45" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_45" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_45"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_45" "br_45"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_63/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_34" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_34" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_34"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_34" "br_34"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_31/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_1" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_1" "bl_1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_20/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_12" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_12" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_12" "br_12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_15" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_15" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_15" "m1_20174_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_22" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_22" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_22" "m1_28910_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_3" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_3" "m1_5390_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq52" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_21/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_21/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_20/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_20/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq51"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq51" "vdd_uq51"
merge "vdd_uq51" "vdd_uq52"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_21" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_21" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_21" "m1_27854_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_18/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_14" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_14" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_14" "bl_14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_39/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_58" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_58" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_58"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_58" "bl_58"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_50/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_47" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_47" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_47"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_47" "bl_47"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_61/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_36" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_36" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_36"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_36" "bl_36"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq34" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_3/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_3/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_2/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_2/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq33"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq33" "vdd_uq33"
merge "vdd_uq33" "vdd_uq34"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_9/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_8/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_8/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq23" "gnd_uq23"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_8/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_24" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_24" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_24"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_24" "br_24"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_11" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_11" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_11" "m1_15374_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_23" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_23" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_23" "m1_30158_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_15" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_15" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_15" "m1_20366_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_12" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_12" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_12" "m1_16430_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_0" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_0" "m1_1646_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq29" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_63/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_63/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_62/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_62/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq28"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq28" "vdd_uq28"
merge "vdd_uq28" "vdd_uq29"
merge "vdd_uq29" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq31"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq31" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq32" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_1/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_1/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_64/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_64/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_32/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_32/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq30"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq30" "vdd_uq30"
merge "vdd_uq30" "vdd_uq31"
merge "vdd_uq31" "vdd_uq32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_27" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_27" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_27" "m1_35150_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_29/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_3" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_3" "bl_3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_57/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_56/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_56/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq0" "gnd_uq0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_47/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_46/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_46/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq10" "gnd_uq10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_24" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_24" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_24" "m1_31406_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_13" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_13" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_13" "m1_17678_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_39/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_38/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_38/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq14" "gnd_uq14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq22" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_56/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_56/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_55/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_55/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq21"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq21" "vdd_uq21"
merge "vdd_uq21" "vdd_uq22"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_1" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_1" "m1_2894_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq11" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_45/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_45/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_44/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_44/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq10"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq10" "vdd_uq10"
merge "vdd_uq10" "vdd_uq11"
merge "vdd_uq11" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_46/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_46/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq12" "vdd_uq12"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_5/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_3" "dout_3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_12" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_12" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_12" "m1_16622_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq20" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_54/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_54/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_53/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_53/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq19"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq19" "vdd_uq19"
merge "vdd_uq19" "vdd_uq20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_27" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_27" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_27" "m1_35342_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_25" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_25" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_25" "m1_32654_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_24" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_24" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_24" "m1_31598_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_13" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_13" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_13" "m1_17870_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq36" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_5/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_5/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_4/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_4/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq35"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq35" "vdd_uq35"
merge "vdd_uq35" "vdd_uq36"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_27/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_5" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_5" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_5" "bl_5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_6" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_6" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_6" "m1_9134_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_16" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_16" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_16" "m1_21422_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_26" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_26" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_26" "m1_33902_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_25" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_25" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_25" "m1_32846_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_14" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_14" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_14" "m1_19118_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_0/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_0" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_0" "br_0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_30/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_2" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_2" "br_2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_26/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_6" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_6" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_6"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_6" "bl_6"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_59/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_58/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_58/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd" "gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq16" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_50/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_50/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_49/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_49/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq15" "vdd_uq15"
merge "vdd_uq15" "vdd_uq16"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_16" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_16" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_16" "m1_21614_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_4" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_4" "m1_6638_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_14/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_7" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_7" "dout_7"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_1/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_0" "dout_0"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_31/br" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/br_1" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_1" "br_1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_28" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_28" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_28" "m1_36398_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_17" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_17" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_17" "m1_22670_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_5" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_5" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_5" "m1_7886_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq0" "gnd_uq63" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "gnd_uq63" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq1" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd" "gnd_uq64"
merge "gnd_uq64" "gnd_uq65"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_0/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_1" "dout_1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq14" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_48/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_48/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_47/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_47/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq13" "vdd_uq13"
merge "vdd_uq13" "vdd_uq14"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq58" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_27/vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_27/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_26/vdd"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_26/vdd" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq57"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/vdd_uq57" "vdd_uq57"
merge "vdd_uq57" "vdd_uq58"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_24/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_8" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_8" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_8"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_8" "bl_8"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq26" "gnd_uq90" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_6/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_2" "dout_2"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_28" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_28" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_28" "m1_36590_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_17" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_17" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_17" "m1_22862_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_31/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_30/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_30/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq18" "gnd_uq18"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_precharge_1_23/bl" "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_9" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_precharge_array_0_0/bl_9" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_9" "bl_9"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_19" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_19" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_19" "m1_25166_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq2" "gnd_uq66" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq16" "gnd_uq80" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq28" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq27" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq27" "gnd_uq91"
merge "gnd_uq91" "gnd_uq92"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_18" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_18" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_18" "m1_24110_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq57" "vdd_uq90" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq3" "gnd_uq67" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq6" "gnd_uq70" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq17" "gnd_uq81" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_4/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_4" "dout_4"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_19" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_19" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_19" "m1_25358_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq47" "vdd_uq80" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq58" "vdd_uq91" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_61/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_60/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_60/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq1" "gnd_uq1"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq4" "gnd_uq68" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/br_9" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_9" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/br_out_9" "m1_12878_3272#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq7" "gnd_uq71" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq19" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq18" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq18" "gnd_uq82"
merge "gnd_uq82" "gnd_uq83"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq29" "gnd_uq93" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq60" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq59" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq59" "gnd_uq59"
merge "gnd_uq59" "gnd_uq60"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_25/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_24/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_24/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq15" "gnd_uq15"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_3/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_5" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_5" "dout_5"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq23" "vdd_uq120" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq37" "vdd_uq70" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq48" "vdd_uq81" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq59" "vdd_uq92" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "vdd_uq92" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq60"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq60" "vdd_uq93"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_0" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_0" "m1_1454_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq5" "gnd_uq69" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq8" "gnd_uq72" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq30" "gnd_uq94" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq49" "gnd_uq49" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "gnd_uq49" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq51"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq51" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq50"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq50" "gnd_uq50"
merge "gnd_uq50" "gnd_uq51"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq61" "gnd_uq61" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_8" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_8" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_8" "m1_11438_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq13" "vdd_uq110" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq24" "vdd_uq121" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq38" "vdd_uq71" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq49" "vdd_uq82" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_7/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_6/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_6/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq30"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq30" "gnd_uq30"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_1" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_1" "m1_2702_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq10" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq9" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq9" "gnd_uq73"
merge "gnd_uq73" "gnd_uq74"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq40" "gnd_uq40" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "gnd_uq40" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq41"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq41" "gnd_uq41"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq62" "gnd_uq62" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq20" "gnd_uq84" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_49/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_48/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_48/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq3" "gnd_uq3"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq14" "vdd_uq111" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq25" "vdd_uq122" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq39" "vdd_uq72" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq51" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq50" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq50" "vdd_uq83"
merge "vdd_uq83" "vdd_uq84"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq61" "vdd_uq94" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_2" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_2" "m1_3950_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_37/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_36/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_36/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq13" "gnd_uq13"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_19/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_18/gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_0_18/gnd" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/gnd_uq20" "gnd_uq20"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq21" "gnd_uq85" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_13/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_8" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_8" "dout_8"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq52" "gnd_uq52" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq15" "vdd_uq112" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq26" "vdd_uq123" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq40" "vdd_uq73" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq62" "vdd_uq95" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_3" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_3" "m1_5198_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq11" "gnd_uq75" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq22" "gnd_uq86" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq32" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq31" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq31" "gnd_uq31"
merge "gnd_uq31" "gnd_uq32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq42" "gnd_uq42" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq53" "gnd_uq53" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq0" "vdd_uq96" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq16" "vdd_uq113" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq27" "vdd_uq124" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq42" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq41" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq41" "vdd_uq74"
merge "vdd_uq74" "vdd_uq75"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq52" "vdd_uq85" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_4" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_4" "m1_6446_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq12" "gnd_uq76" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq23" "gnd_uq87" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq43" "gnd_uq43" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq54" "gnd_uq54" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd" "vdd_uq97" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq17" "vdd_uq114" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq28" "vdd_uq125" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq31" "vdd_uq64" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "vdd_uq64" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq32"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq32" "vdd_uq65"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq53" "vdd_uq86" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_5" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_5" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_5" "m1_7694_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq13" "gnd_uq77" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq24" "gnd_uq88" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq33" "gnd_uq33" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq44" "gnd_uq44" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq55" "gnd_uq55" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq1" "vdd_uq98" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq18" "vdd_uq115" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq29" "vdd_uq126" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq43" "vdd_uq76" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq54" "vdd_uq87" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq30" "vdd_uq127" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_9" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_9" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_9" "m1_12686_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq14" "gnd_uq78" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq25" "gnd_uq89" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq34" "gnd_uq34" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq45" "gnd_uq45" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq56" "gnd_uq56" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq19" "vdd_uq116" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq20" "vdd_uq117" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq33" "vdd_uq66" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq44" "vdd_uq77" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq55" "vdd_uq88" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/bl_7" "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_7" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_column_mux_array_0_0/bl_out_7" "m1_10190_2946#"
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq15" "gnd_uq79" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq35" "gnd_uq35" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq46" "gnd_uq46" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq57" "gnd_uq57" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq10" "vdd_uq107" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq21" "vdd_uq118" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq34" "vdd_uq67" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq45" "vdd_uq78" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq56" "vdd_uq89" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq36" "gnd_uq36" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq47" "gnd_uq47" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq58" "gnd_uq58" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq11" "vdd_uq108" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq22" "vdd_uq119" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq35" "vdd_uq68" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq46" "vdd_uq79" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq37" "gnd_uq37" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq48" "gnd_uq48" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq12" "vdd_uq109" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/vdd_uq36" "vdd_uq69" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq38" "gnd_uq38" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/gnd_uq39" "gnd_uq39" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/sky130_fd_bd_sram__openram_sense_amp_22/DOUT" "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_30" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_sram_1kbyte_1rw1r_32x256_8_sense_amp_array_0/data_30" "dout_30"
