<design name="lab1">
	<external name="cell_lib">
		<module name="DFFRHQ" type="FFLATCH">
			<property name="edge" value="rise"/>
			<port name="D" direction="input"/>
			<port name="CK" direction="input" type="clock"/>
			<port name="RN" direction="input" type="reset"/>
			<port name="Q" direction="output"/>
		</module>
		<module name="DFFSHQ" type="FFLATCH">
			<property name="edge" value="rise"/>
			<port name="D" direction="input"/>
			<port name="CK" direction="input" type="clock"/>
			<port name="SN" direction="input" type="reset"/>
			<port name="Q" direction="output"/>
		</module>
		<module name="LUT2" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT4" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="ADR3" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT3" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="IBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="CLKBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="IPAD" type="MACRO">
			<port name="PAD" direction="input"/>
		</module>
		<module name="OBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="OPAD" type="MACRO">
			<port name="PAD" direction="output"/>
		</module>
		<module name="LOGIC_1" type="MACRO">
			<property name="truthtable" value="|1"/>
			<port name="LOGIC_1_PIN" direction="output"/>
		</module>
		<module name="LOGIC_0" type="MACRO">
			<property name="truthtable" value="|0"/>
			<port name="LOGIC_0_PIN" direction="output"/>
		</module>
	</external>
	<library name="work_lib">
		<module name="lab1" type="GENERIC">
			<port name="clk_cnt" msb="15" lsb="0" direction="input"/>
			<port name="clk" direction="input"/>
			<port name="rst" direction="input"/>
			<port name="nReset" direction="input"/>
			<port name="ena" direction="input"/>
			<port name="scl_in" direction="input"/>
			<port name="scl_oen" direction="output"/>
			<port name="scl_o" direction="output"/>
			<port name="test" direction="output"/>
			<port name="slave_wait" direction="output"/>
			<port name="scl_sSignal" direction="output"/>
			<port name="scl_dSignal" direction="output"/>
			<port name="scl_doen" direction="output"/>
			<contents>
				<instance name="cnt_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="clk_en_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[15]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[2]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[3]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[4]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[5]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[6]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[7]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[8]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[9]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[10]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[11]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[12]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[13]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cnt_reg[14]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_en_reg" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/oen_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/doen_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[13]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[2]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[3]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[4]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[5]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[6]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[7]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[8]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[9]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[10]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[11]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/filter_cnt_reg[12]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/cSignal_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/fSignal_reg[0]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/fSignal_reg[2]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/cSignal_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/fSignal_reg[1]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/sSignal_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="slave_wait_reg" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="scl_tbuf/dSignal_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="L0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L1" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="E"/>
				</instance>
				<instance name="L2" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="E"/>
				</instance>
				<instance name="L3" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFE8"/>
				</instance>
				<instance name="L4" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L5" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="BA"/>
				</instance>
				<instance name="L6" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="F8"/>
				</instance>
				<instance name="L7" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L8" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L9" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L10" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L11" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L12" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L13" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L14" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L15" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L16" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L17" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L18" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="888F"/>
				</instance>
				<instance name="L19" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="E"/>
				</instance>
				<instance name="L20" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="1222"/>
				</instance>
				<instance name="L21" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFE2"/>
				</instance>
				<instance name="L22" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFE2"/>
				</instance>
				<instance name="L23" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFE2"/>
				</instance>
				<instance name="L24" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="FB"/>
				</instance>
				<instance name="L25" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="9F80"/>
				</instance>
				<instance name="L26" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L27" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0F02"/>
				</instance>
				<instance name="L28" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L29" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L30" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L31" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L32" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L33" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L34" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L35" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L36" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L37" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L38" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L39" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L40" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EF20"/>
				</instance>
				<instance name="L41" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="DF10"/>
				</instance>
				<instance name="L42" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0200"/>
				</instance>
				<instance name="L43" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFF7"/>
				</instance>
				<instance name="L44" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0008"/>
				</instance>
				<instance name="L45" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="6040"/>
				</instance>
				<instance name="L46" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="2D"/>
				</instance>
				<instance name="L47" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="DDFD"/>
				</instance>
				<instance name="L48" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="9"/>
				</instance>
				<instance name="L49" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="02FD"/>
				</instance>
				<instance name="L50" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="2D"/>
				</instance>
				<instance name="L51" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="9"/>
				</instance>
				<instance name="L52" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="02FD"/>
				</instance>
				<instance name="L53" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="2D"/>
				</instance>
				<instance name="L54" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="9"/>
				</instance>
				<instance name="L55" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="01FE"/>
				</instance>
				<instance name="L56" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="1E"/>
				</instance>
				<instance name="L57" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="6"/>
				</instance>
				<instance name="L58" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="02"/>
				</instance>
				<instance name="L59" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0010"/>
				</instance>
				<instance name="L60" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="FB"/>
				</instance>
				<instance name="L61" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L62" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="A6"/>
				</instance>
				<instance name="L63" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="6"/>
				</instance>
				<instance name="L64" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="AAA6"/>
				</instance>
				<instance name="L65" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="A6"/>
				</instance>
				<instance name="L66" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="6"/>
				</instance>
				<instance name="L67" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="AAA6"/>
				</instance>
				<instance name="L68" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="A6"/>
				</instance>
				<instance name="L69" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="6"/>
				</instance>
				<instance name="L70" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="AAA6"/>
				</instance>
				<instance name="L71" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="A6"/>
				</instance>
				<instance name="L72" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="6"/>
				</instance>
				<instance name="L73" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="AAA9"/>
				</instance>
				<instance name="L74" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="A9"/>
				</instance>
				<instance name="L75" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="9"/>
				</instance>
				<instance name="L76" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L77" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="02"/>
				</instance>
				<instance name="L78" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L79" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L80" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0001"/>
				</instance>
				<instance name="L81" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L82" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L83" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L84" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0001"/>
				</instance>
				<instance name="Buf-pad-clk_cnt[15]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[14]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[13]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[12]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[11]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[10]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[9]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[8]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[7]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[6]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[5]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[4]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[3]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[2]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[1]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[0]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="IBuf-clkpad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-rst" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-nReset" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-ena" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-scl_in" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="clk_cnt[15]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[14]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[13]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[12]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[11]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[10]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[9]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[8]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[7]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[6]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[5]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[4]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[3]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[2]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[1]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[0]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="rst_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="nReset_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="ena_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="scl_in_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="Buf-pad-scl_oen" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-scl_o" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-test" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-slave_wait" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-scl_sSignal" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-scl_dSignal" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-scl_doen" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="scl_oen_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="scl_o_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="test_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="slave_wait_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="scl_sSignal_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="scl_dSignal_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="scl_doen_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="VCC" moduleRef="LOGIC_1" libraryRef="cell_lib"/>
				<instance name="GND" moduleRef="LOGIC_0" libraryRef="cell_lib"/>
				<net name="net_Buf-pad-clk_cnt[15]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[15]"/>
					<portRef name="ADR2" instanceRef="L5"/>
					<portRef name="ADR3" instanceRef="L25"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[14]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[14]"/>
					<portRef name="ADR1" instanceRef="L6"/>
					<portRef name="ADR3" instanceRef="L26"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[13]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[13]"/>
					<portRef name="ADR1" instanceRef="L7"/>
					<portRef name="ADR3" instanceRef="L28"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[12]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[12]"/>
					<portRef name="ADR1" instanceRef="L8"/>
					<portRef name="ADR3" instanceRef="L29"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[11]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[11]"/>
					<portRef name="ADR1" instanceRef="L9"/>
					<portRef name="ADR3" instanceRef="L30"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[10]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[10]"/>
					<portRef name="ADR1" instanceRef="L10"/>
					<portRef name="ADR3" instanceRef="L31"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[9]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[9]"/>
					<portRef name="ADR1" instanceRef="L11"/>
					<portRef name="ADR3" instanceRef="L32"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[8]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[8]"/>
					<portRef name="ADR1" instanceRef="L12"/>
					<portRef name="ADR3" instanceRef="L33"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[7]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[7]"/>
					<portRef name="ADR1" instanceRef="L13"/>
					<portRef name="ADR3" instanceRef="L34"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[6]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[6]"/>
					<portRef name="ADR1" instanceRef="L14"/>
					<portRef name="ADR3" instanceRef="L35"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[5]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[5]"/>
					<portRef name="ADR1" instanceRef="L15"/>
					<portRef name="ADR3" instanceRef="L36"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[4]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[4]"/>
					<portRef name="ADR1" instanceRef="L16"/>
					<portRef name="ADR3" instanceRef="L37"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[3]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[3]"/>
					<portRef name="ADR1" instanceRef="L17"/>
					<portRef name="ADR3" instanceRef="L38"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[2]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[2]"/>
					<portRef name="ADR0" instanceRef="L18"/>
					<portRef name="ADR3" instanceRef="L39"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[1]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[1]"/>
					<portRef name="ADR3" instanceRef="L40"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[0]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[0]"/>
					<portRef name="ADR3" instanceRef="L41"/>
				</net>
				<net name="net_IBuf-clkpad-clk">
					<portRef name="O" instanceRef="IBuf-clkpad-clk"/>
					<portRef name="CK" instanceRef="cnt_reg[0]"/>
					<portRef name="CK" instanceRef="clk_en_reg"/>
					<portRef name="CK" instanceRef="cnt_reg[15]"/>
					<portRef name="CK" instanceRef="cnt_reg[1]"/>
					<portRef name="CK" instanceRef="cnt_reg[2]"/>
					<portRef name="CK" instanceRef="cnt_reg[3]"/>
					<portRef name="CK" instanceRef="cnt_reg[4]"/>
					<portRef name="CK" instanceRef="cnt_reg[5]"/>
					<portRef name="CK" instanceRef="cnt_reg[6]"/>
					<portRef name="CK" instanceRef="cnt_reg[7]"/>
					<portRef name="CK" instanceRef="cnt_reg[8]"/>
					<portRef name="CK" instanceRef="cnt_reg[9]"/>
					<portRef name="CK" instanceRef="cnt_reg[10]"/>
					<portRef name="CK" instanceRef="cnt_reg[11]"/>
					<portRef name="CK" instanceRef="cnt_reg[12]"/>
					<portRef name="CK" instanceRef="cnt_reg[13]"/>
					<portRef name="CK" instanceRef="cnt_reg[14]"/>
					<portRef name="CK" instanceRef="scl_en_reg"/>
					<portRef name="CK" instanceRef="scl_tbuf/oen_reg"/>
					<portRef name="CK" instanceRef="scl_tbuf/doen_reg"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[13]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[0]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[1]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[2]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[3]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[4]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[5]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[6]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[7]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[8]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[9]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[10]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[11]"/>
					<portRef name="CK" instanceRef="scl_tbuf/filter_cnt_reg[12]"/>
					<portRef name="CK" instanceRef="scl_tbuf/cSignal_reg[0]"/>
					<portRef name="CK" instanceRef="scl_tbuf/fSignal_reg[0]"/>
					<portRef name="CK" instanceRef="scl_tbuf/fSignal_reg[2]"/>
					<portRef name="CK" instanceRef="scl_tbuf/cSignal_reg[1]"/>
					<portRef name="CK" instanceRef="scl_tbuf/fSignal_reg[1]"/>
					<portRef name="CK" instanceRef="scl_tbuf/sSignal_reg"/>
					<portRef name="CK" instanceRef="slave_wait_reg"/>
					<portRef name="CK" instanceRef="scl_tbuf/dSignal_reg"/>
				</net>
				<net name="net_Buf-pad-rst">
					<portRef name="O" instanceRef="Buf-pad-rst"/>
					<portRef name="ADR1" instanceRef="L0"/>
					<portRef name="ADR1" instanceRef="L1"/>
					<portRef name="ADR1" instanceRef="L2"/>
					<portRef name="ADR3" instanceRef="L3"/>
					<portRef name="ADR1" instanceRef="L4"/>
					<portRef name="ADR1" instanceRef="L19"/>
					<portRef name="ADR1" instanceRef="L20"/>
					<portRef name="ADR3" instanceRef="L21"/>
					<portRef name="ADR3" instanceRef="L22"/>
					<portRef name="ADR3" instanceRef="L23"/>
					<portRef name="ADR2" instanceRef="L24"/>
					<portRef name="ADR1" instanceRef="L42"/>
					<portRef name="ADR3" instanceRef="L43"/>
					<portRef name="ADR3" instanceRef="L44"/>
					<portRef name="ADR1" instanceRef="L47"/>
					<portRef name="ADR2" instanceRef="L58"/>
					<portRef name="ADR1" instanceRef="L61"/>
				</net>
				<net name="net_Buf-pad-nReset">
					<portRef name="O" instanceRef="Buf-pad-nReset"/>
					<portRef name="RN" instanceRef="cnt_reg[0]"/>
					<portRef name="SN" instanceRef="clk_en_reg"/>
					<portRef name="RN" instanceRef="cnt_reg[15]"/>
					<portRef name="RN" instanceRef="cnt_reg[1]"/>
					<portRef name="RN" instanceRef="cnt_reg[2]"/>
					<portRef name="RN" instanceRef="cnt_reg[3]"/>
					<portRef name="RN" instanceRef="cnt_reg[4]"/>
					<portRef name="RN" instanceRef="cnt_reg[5]"/>
					<portRef name="RN" instanceRef="cnt_reg[6]"/>
					<portRef name="RN" instanceRef="cnt_reg[7]"/>
					<portRef name="RN" instanceRef="cnt_reg[8]"/>
					<portRef name="RN" instanceRef="cnt_reg[9]"/>
					<portRef name="RN" instanceRef="cnt_reg[10]"/>
					<portRef name="RN" instanceRef="cnt_reg[11]"/>
					<portRef name="RN" instanceRef="cnt_reg[12]"/>
					<portRef name="RN" instanceRef="cnt_reg[13]"/>
					<portRef name="RN" instanceRef="cnt_reg[14]"/>
					<portRef name="RN" instanceRef="scl_en_reg"/>
					<portRef name="SN" instanceRef="scl_tbuf/oen_reg"/>
					<portRef name="SN" instanceRef="scl_tbuf/doen_reg"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[13]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[0]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[1]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[2]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[3]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[4]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[5]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[6]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[7]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[8]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[9]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[10]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[11]"/>
					<portRef name="RN" instanceRef="scl_tbuf/filter_cnt_reg[12]"/>
					<portRef name="RN" instanceRef="scl_tbuf/cSignal_reg[0]"/>
					<portRef name="SN" instanceRef="scl_tbuf/fSignal_reg[0]"/>
					<portRef name="SN" instanceRef="scl_tbuf/fSignal_reg[2]"/>
					<portRef name="RN" instanceRef="scl_tbuf/cSignal_reg[1]"/>
					<portRef name="SN" instanceRef="scl_tbuf/fSignal_reg[1]"/>
					<portRef name="SN" instanceRef="scl_tbuf/sSignal_reg"/>
					<portRef name="RN" instanceRef="slave_wait_reg"/>
					<portRef name="SN" instanceRef="scl_tbuf/dSignal_reg"/>
				</net>
				<net name="net_Buf-pad-ena">
					<portRef name="O" instanceRef="Buf-pad-ena"/>
					<portRef name="ADR3" instanceRef="L20"/>
					<portRef name="ADR1" instanceRef="L24"/>
					<portRef name="ADR0" instanceRef="L42"/>
					<portRef name="ADR0" instanceRef="L43"/>
					<portRef name="ADR0" instanceRef="L44"/>
					<portRef name="ADR0" instanceRef="L47"/>
					<portRef name="ADR0" instanceRef="L61"/>
				</net>
				<net name="net_Buf-pad-scl_oen">
					<portRef name="Q" instanceRef="scl_tbuf/oen_reg"/>
					<portRef name="ADR0" instanceRef="L1"/>
					<portRef name="ADR0" instanceRef="L27"/>
					<portRef name="I" instanceRef="Buf-pad-scl_oen"/>
				</net>
				<net name="net_Buf-pad-slave_wait">
					<portRef name="Q" instanceRef="slave_wait_reg"/>
					<portRef name="ADR3" instanceRef="L27"/>
					<portRef name="I" instanceRef="Buf-pad-slave_wait"/>
				</net>
				<net name="net_Buf-pad-scl_sSignal">
					<portRef name="Q" instanceRef="scl_tbuf/sSignal_reg"/>
					<portRef name="ADR0" instanceRef="L2"/>
					<portRef name="ADR2" instanceRef="L27"/>
					<portRef name="I" instanceRef="Buf-pad-scl_sSignal"/>
				</net>
				<net name="net_Buf-pad-scl_dSignal">
					<portRef name="Q" instanceRef="scl_tbuf/dSignal_reg"/>
					<portRef name="I" instanceRef="Buf-pad-scl_dSignal"/>
				</net>
				<net name="net_Buf-pad-scl_doen">
					<portRef name="Q" instanceRef="scl_tbuf/doen_reg"/>
					<portRef name="ADR1" instanceRef="L27"/>
					<portRef name="I" instanceRef="Buf-pad-scl_doen"/>
				</net>
				<net name="net_L27">
					<portRef name="O" instanceRef="L27"/>
					<portRef name="D" instanceRef="slave_wait_reg"/>
				</net>
				<net name="clk_en">
					<portRef name="Q" instanceRef="clk_en_reg"/>
					<portRef name="ADR2" instanceRef="L20"/>
				</net>
				<net name="net_L41">
					<portRef name="O" instanceRef="L41"/>
					<portRef name="D" instanceRef="cnt_reg[0]"/>
				</net>
				<net name="net_L40">
					<portRef name="O" instanceRef="L40"/>
					<portRef name="D" instanceRef="cnt_reg[1]"/>
				</net>
				<net name="net_L39">
					<portRef name="O" instanceRef="L39"/>
					<portRef name="D" instanceRef="cnt_reg[2]"/>
				</net>
				<net name="net_L38">
					<portRef name="O" instanceRef="L38"/>
					<portRef name="D" instanceRef="cnt_reg[3]"/>
				</net>
				<net name="net_L37">
					<portRef name="O" instanceRef="L37"/>
					<portRef name="D" instanceRef="cnt_reg[4]"/>
				</net>
				<net name="net_L36">
					<portRef name="O" instanceRef="L36"/>
					<portRef name="D" instanceRef="cnt_reg[5]"/>
				</net>
				<net name="net_L35">
					<portRef name="O" instanceRef="L35"/>
					<portRef name="D" instanceRef="cnt_reg[6]"/>
				</net>
				<net name="net_L34">
					<portRef name="O" instanceRef="L34"/>
					<portRef name="D" instanceRef="cnt_reg[7]"/>
				</net>
				<net name="net_L33">
					<portRef name="O" instanceRef="L33"/>
					<portRef name="D" instanceRef="cnt_reg[8]"/>
				</net>
				<net name="net_L32">
					<portRef name="O" instanceRef="L32"/>
					<portRef name="D" instanceRef="cnt_reg[9]"/>
				</net>
				<net name="net_L31">
					<portRef name="O" instanceRef="L31"/>
					<portRef name="D" instanceRef="cnt_reg[10]"/>
				</net>
				<net name="net_L30">
					<portRef name="O" instanceRef="L30"/>
					<portRef name="D" instanceRef="cnt_reg[11]"/>
				</net>
				<net name="net_L29">
					<portRef name="O" instanceRef="L29"/>
					<portRef name="D" instanceRef="cnt_reg[12]"/>
				</net>
				<net name="net_L28">
					<portRef name="O" instanceRef="L28"/>
					<portRef name="D" instanceRef="cnt_reg[13]"/>
				</net>
				<net name="net_L26">
					<portRef name="O" instanceRef="L26"/>
					<portRef name="D" instanceRef="cnt_reg[14]"/>
				</net>
				<net name="net_L25">
					<portRef name="O" instanceRef="L25"/>
					<portRef name="D" instanceRef="cnt_reg[15]"/>
				</net>
				<net name="scl_en">
					<portRef name="Q" instanceRef="scl_en_reg"/>
					<portRef name="ADR0" instanceRef="L19"/>
					<portRef name="ADR0" instanceRef="L20"/>
				</net>
				<net name="net_L1">
					<portRef name="O" instanceRef="L1"/>
					<portRef name="D" instanceRef="scl_tbuf/doen_reg"/>
				</net>
				<net name="net_L19">
					<portRef name="O" instanceRef="L19"/>
					<portRef name="D" instanceRef="scl_tbuf/oen_reg"/>
				</net>
				<net name="net_L2">
					<portRef name="O" instanceRef="L2"/>
					<portRef name="D" instanceRef="scl_tbuf/dSignal_reg"/>
				</net>
				<net name="net_L3">
					<portRef name="O" instanceRef="L3"/>
					<portRef name="D" instanceRef="scl_tbuf/sSignal_reg"/>
				</net>
				<net name="scl_tbuf/fSignal[0]">
					<portRef name="Q" instanceRef="scl_tbuf/fSignal_reg[0]"/>
					<portRef name="ADR2" instanceRef="L3"/>
					<portRef name="ADR0" instanceRef="L21"/>
					<portRef name="ADR2" instanceRef="L23"/>
				</net>
				<net name="scl_tbuf/fSignal[1]">
					<portRef name="Q" instanceRef="scl_tbuf/fSignal_reg[1]"/>
					<portRef name="ADR0" instanceRef="L3"/>
					<portRef name="ADR0" instanceRef="L22"/>
				</net>
				<net name="scl_tbuf/fSignal[2]">
					<portRef name="Q" instanceRef="scl_tbuf/fSignal_reg[2]"/>
					<portRef name="ADR1" instanceRef="L3"/>
					<portRef name="ADR0" instanceRef="L23"/>
				</net>
				<net name="net_L5">
					<portRef name="O" instanceRef="L5"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[13]"/>
				</net>
				<net name="net_L6">
					<portRef name="O" instanceRef="L6"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[12]"/>
				</net>
				<net name="net_L7">
					<portRef name="O" instanceRef="L7"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[11]"/>
				</net>
				<net name="net_L8">
					<portRef name="O" instanceRef="L8"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[10]"/>
				</net>
				<net name="net_L9">
					<portRef name="O" instanceRef="L9"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[9]"/>
				</net>
				<net name="net_L10">
					<portRef name="O" instanceRef="L10"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[8]"/>
				</net>
				<net name="net_L11">
					<portRef name="O" instanceRef="L11"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[7]"/>
				</net>
				<net name="net_L12">
					<portRef name="O" instanceRef="L12"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[6]"/>
				</net>
				<net name="net_L13">
					<portRef name="O" instanceRef="L13"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[5]"/>
				</net>
				<net name="net_L14">
					<portRef name="O" instanceRef="L14"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[4]"/>
				</net>
				<net name="net_L15">
					<portRef name="O" instanceRef="L15"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[3]"/>
				</net>
				<net name="net_L16">
					<portRef name="O" instanceRef="L16"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[2]"/>
				</net>
				<net name="net_L17">
					<portRef name="O" instanceRef="L17"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[1]"/>
				</net>
				<net name="net_L18">
					<portRef name="O" instanceRef="L18"/>
					<portRef name="D" instanceRef="scl_tbuf/filter_cnt_reg[0]"/>
				</net>
				<net name="scl_tbuf/filter_cnt[0]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[0]"/>
					<portRef name="ADR2" instanceRef="L18"/>
					<portRef name="ADR0" instanceRef="L55"/>
					<portRef name="ADR0" instanceRef="L56"/>
					<portRef name="ADR1" instanceRef="L57"/>
					<portRef name="ADR0" instanceRef="L80"/>
				</net>
				<net name="scl_tbuf/filter_cnt[1]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[1]"/>
					<portRef name="ADR1" instanceRef="L55"/>
					<portRef name="ADR1" instanceRef="L56"/>
					<portRef name="ADR0" instanceRef="L57"/>
					<portRef name="ADR1" instanceRef="L80"/>
				</net>
				<net name="scl_tbuf/filter_cnt[2]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[2]"/>
					<portRef name="ADR2" instanceRef="L55"/>
					<portRef name="ADR2" instanceRef="L56"/>
					<portRef name="ADR2" instanceRef="L80"/>
				</net>
				<net name="scl_tbuf/filter_cnt[3]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[3]"/>
					<portRef name="ADR3" instanceRef="L55"/>
					<portRef name="ADR3" instanceRef="L80"/>
				</net>
				<net name="scl_tbuf/filter_cnt[4]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[4]"/>
					<portRef name="ADR1" instanceRef="L52"/>
					<portRef name="ADR1" instanceRef="L53"/>
					<portRef name="ADR1" instanceRef="L54"/>
					<portRef name="ADR1" instanceRef="L79"/>
				</net>
				<net name="scl_tbuf/filter_cnt[5]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[5]"/>
					<portRef name="ADR2" instanceRef="L52"/>
					<portRef name="ADR2" instanceRef="L53"/>
					<portRef name="ADR2" instanceRef="L79"/>
				</net>
				<net name="scl_tbuf/filter_cnt[6]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[6]"/>
					<portRef name="ADR3" instanceRef="L52"/>
					<portRef name="ADR3" instanceRef="L79"/>
				</net>
				<net name="scl_tbuf/filter_cnt[7]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[7]"/>
					<portRef name="ADR1" instanceRef="L49"/>
					<portRef name="ADR1" instanceRef="L50"/>
					<portRef name="ADR1" instanceRef="L51"/>
					<portRef name="ADR1" instanceRef="L78"/>
				</net>
				<net name="scl_tbuf/filter_cnt[8]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[8]"/>
					<portRef name="ADR2" instanceRef="L49"/>
					<portRef name="ADR2" instanceRef="L50"/>
					<portRef name="ADR2" instanceRef="L78"/>
				</net>
				<net name="scl_tbuf/filter_cnt[9]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[9]"/>
					<portRef name="ADR3" instanceRef="L49"/>
					<portRef name="ADR3" instanceRef="L78"/>
				</net>
				<net name="scl_tbuf/filter_cnt[10]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[10]"/>
					<portRef name="ADR1" instanceRef="L46"/>
					<portRef name="ADR1" instanceRef="L48"/>
					<portRef name="ADR1" instanceRef="L76"/>
					<portRef name="ADR1" instanceRef="L77"/>
				</net>
				<net name="scl_tbuf/filter_cnt[11]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[11]"/>
					<portRef name="ADR2" instanceRef="L46"/>
					<portRef name="ADR2" instanceRef="L76"/>
					<portRef name="ADR2" instanceRef="L77"/>
				</net>
				<net name="scl_tbuf/filter_cnt[12]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[12]"/>
					<portRef name="ADR1" instanceRef="L45"/>
					<portRef name="ADR3" instanceRef="L76"/>
				</net>
				<net name="scl_tbuf/filter_cnt[13]">
					<portRef name="Q" instanceRef="scl_tbuf/filter_cnt_reg[13]"/>
					<portRef name="ADR3" instanceRef="L42"/>
					<portRef name="ADR2" instanceRef="L43"/>
					<portRef name="ADR2" instanceRef="L44"/>
					<portRef name="ADR3" instanceRef="L45"/>
					<portRef name="ADR3" instanceRef="L47"/>
					<portRef name="ADR1" instanceRef="L58"/>
				</net>
				<net name="net_L0">
					<portRef name="O" instanceRef="L0"/>
					<portRef name="D" instanceRef="scl_tbuf/cSignal_reg[1]"/>
				</net>
				<net name="net_L4">
					<portRef name="O" instanceRef="L4"/>
					<portRef name="D" instanceRef="scl_tbuf/cSignal_reg[0]"/>
				</net>
				<net name="scl_tbuf/cSignal[0]">
					<portRef name="Q" instanceRef="scl_tbuf/cSignal_reg[0]"/>
					<portRef name="ADR0" instanceRef="L0"/>
					<portRef name="ADR2" instanceRef="L21"/>
				</net>
				<net name="scl_tbuf/cSignal[1]">
					<portRef name="Q" instanceRef="scl_tbuf/cSignal_reg[1]"/>
					<portRef name="ADR2" instanceRef="L22"/>
				</net>
				<net name="net_L23">
					<portRef name="O" instanceRef="L23"/>
					<portRef name="D" instanceRef="scl_tbuf/fSignal_reg[2]"/>
				</net>
				<net name="net_L22">
					<portRef name="O" instanceRef="L22"/>
					<portRef name="D" instanceRef="scl_tbuf/fSignal_reg[1]"/>
				</net>
				<net name="net_L21">
					<portRef name="O" instanceRef="L21"/>
					<portRef name="D" instanceRef="scl_tbuf/fSignal_reg[0]"/>
				</net>
				<net name="net_L20">
					<portRef name="O" instanceRef="L20"/>
					<portRef name="D" instanceRef="scl_en_reg"/>
				</net>
				<net name="net_L24">
					<portRef name="O" instanceRef="L24"/>
					<portRef name="D" instanceRef="clk_en_reg"/>
				</net>
				<net name="net_L43">
					<portRef name="O" instanceRef="L43"/>
					<portRef name="ADR1" instanceRef="L5"/>
				</net>
				<net name="net_L76">
					<portRef name="O" instanceRef="L76"/>
					<portRef name="ADR2" instanceRef="L42"/>
					<portRef name="ADR1" instanceRef="L43"/>
					<portRef name="ADR1" instanceRef="L44"/>
					<portRef name="ADR2" instanceRef="L47"/>
					<portRef name="ADR0" instanceRef="L58"/>
				</net>
				<net name="net_L47">
					<portRef name="O" instanceRef="L47"/>
					<portRef name="ADR3" instanceRef="L7"/>
					<portRef name="ADR3" instanceRef="L8"/>
					<portRef name="ADR3" instanceRef="L9"/>
					<portRef name="ADR3" instanceRef="L10"/>
					<portRef name="ADR3" instanceRef="L11"/>
					<portRef name="ADR3" instanceRef="L12"/>
					<portRef name="ADR3" instanceRef="L13"/>
					<portRef name="ADR3" instanceRef="L14"/>
					<portRef name="ADR3" instanceRef="L15"/>
					<portRef name="ADR3" instanceRef="L16"/>
					<portRef name="ADR3" instanceRef="L17"/>
					<portRef name="ADR3" instanceRef="L18"/>
				</net>
				<net name="net_L44">
					<portRef name="O" instanceRef="L44"/>
					<portRef name="ADR0" instanceRef="L6"/>
					<portRef name="ADR0" instanceRef="L7"/>
					<portRef name="ADR0" instanceRef="L8"/>
					<portRef name="ADR0" instanceRef="L9"/>
					<portRef name="ADR0" instanceRef="L10"/>
					<portRef name="ADR0" instanceRef="L11"/>
					<portRef name="ADR0" instanceRef="L12"/>
					<portRef name="ADR0" instanceRef="L13"/>
					<portRef name="ADR0" instanceRef="L14"/>
					<portRef name="ADR0" instanceRef="L15"/>
					<portRef name="ADR0" instanceRef="L16"/>
					<portRef name="ADR0" instanceRef="L17"/>
					<portRef name="ADR1" instanceRef="L18"/>
				</net>
				<net name="net_L77">
					<portRef name="O" instanceRef="L77"/>
					<portRef name="ADR0" instanceRef="L45"/>
				</net>
				<net name="net_L46">
					<portRef name="O" instanceRef="L46"/>
					<portRef name="ADR2" instanceRef="L7"/>
				</net>
				<net name="net_L48">
					<portRef name="O" instanceRef="L48"/>
					<portRef name="ADR2" instanceRef="L8"/>
				</net>
				<net name="net_L78">
					<portRef name="O" instanceRef="L78"/>
					<portRef name="ADR0" instanceRef="L46"/>
					<portRef name="ADR0" instanceRef="L48"/>
					<portRef name="ADR0" instanceRef="L76"/>
					<portRef name="ADR0" instanceRef="L77"/>
				</net>
				<net name="net_L49">
					<portRef name="O" instanceRef="L49"/>
					<portRef name="ADR2" instanceRef="L9"/>
				</net>
				<net name="net_L50">
					<portRef name="O" instanceRef="L50"/>
					<portRef name="ADR2" instanceRef="L10"/>
				</net>
				<net name="net_L51">
					<portRef name="O" instanceRef="L51"/>
					<portRef name="ADR2" instanceRef="L11"/>
				</net>
				<net name="net_L79">
					<portRef name="O" instanceRef="L79"/>
					<portRef name="ADR0" instanceRef="L49"/>
					<portRef name="ADR0" instanceRef="L50"/>
					<portRef name="ADR0" instanceRef="L51"/>
					<portRef name="ADR0" instanceRef="L78"/>
				</net>
				<net name="net_L52">
					<portRef name="O" instanceRef="L52"/>
					<portRef name="ADR2" instanceRef="L12"/>
				</net>
				<net name="net_L53">
					<portRef name="O" instanceRef="L53"/>
					<portRef name="ADR2" instanceRef="L13"/>
				</net>
				<net name="net_L54">
					<portRef name="O" instanceRef="L54"/>
					<portRef name="ADR2" instanceRef="L14"/>
				</net>
				<net name="net_L80">
					<portRef name="O" instanceRef="L80"/>
					<portRef name="ADR0" instanceRef="L52"/>
					<portRef name="ADR0" instanceRef="L53"/>
					<portRef name="ADR0" instanceRef="L54"/>
					<portRef name="ADR0" instanceRef="L79"/>
				</net>
				<net name="net_L55">
					<portRef name="O" instanceRef="L55"/>
					<portRef name="ADR2" instanceRef="L15"/>
				</net>
				<net name="net_L56">
					<portRef name="O" instanceRef="L56"/>
					<portRef name="ADR2" instanceRef="L16"/>
				</net>
				<net name="net_L57">
					<portRef name="O" instanceRef="L57"/>
					<portRef name="ADR2" instanceRef="L17"/>
				</net>
				<net name="net_L58">
					<portRef name="O" instanceRef="L58"/>
					<portRef name="ADR1" instanceRef="L21"/>
					<portRef name="ADR1" instanceRef="L22"/>
					<portRef name="ADR1" instanceRef="L23"/>
				</net>
				<net name="net_L61">
					<portRef name="O" instanceRef="L61"/>
					<portRef name="ADR2" instanceRef="L25"/>
					<portRef name="ADR2" instanceRef="L26"/>
					<portRef name="ADR2" instanceRef="L28"/>
					<portRef name="ADR2" instanceRef="L29"/>
					<portRef name="ADR2" instanceRef="L30"/>
					<portRef name="ADR2" instanceRef="L31"/>
					<portRef name="ADR2" instanceRef="L32"/>
					<portRef name="ADR2" instanceRef="L33"/>
					<portRef name="ADR2" instanceRef="L34"/>
					<portRef name="ADR2" instanceRef="L35"/>
					<portRef name="ADR2" instanceRef="L36"/>
					<portRef name="ADR2" instanceRef="L37"/>
					<portRef name="ADR2" instanceRef="L38"/>
					<portRef name="ADR2" instanceRef="L39"/>
					<portRef name="ADR2" instanceRef="L40"/>
					<portRef name="ADR2" instanceRef="L41"/>
					<portRef name="ADR2" instanceRef="L45"/>
				</net>
				<net name="net_L60">
					<portRef name="O" instanceRef="L60"/>
					<portRef name="ADR1" instanceRef="L25"/>
				</net>
				<net name="net_L62">
					<portRef name="O" instanceRef="L62"/>
					<portRef name="ADR0" instanceRef="L26"/>
				</net>
				<net name="net_L63">
					<portRef name="O" instanceRef="L63"/>
					<portRef name="ADR0" instanceRef="L28"/>
				</net>
				<net name="net_L64">
					<portRef name="O" instanceRef="L64"/>
					<portRef name="ADR0" instanceRef="L29"/>
				</net>
				<net name="net_L81">
					<portRef name="O" instanceRef="L81"/>
					<portRef name="ADR2" instanceRef="L59"/>
					<portRef name="ADR1" instanceRef="L60"/>
					<portRef name="ADR1" instanceRef="L62"/>
					<portRef name="ADR1" instanceRef="L63"/>
				</net>
				<net name="net_L65">
					<portRef name="O" instanceRef="L65"/>
					<portRef name="ADR0" instanceRef="L30"/>
				</net>
				<net name="net_L66">
					<portRef name="O" instanceRef="L66"/>
					<portRef name="ADR0" instanceRef="L31"/>
				</net>
				<net name="net_L67">
					<portRef name="O" instanceRef="L67"/>
					<portRef name="ADR0" instanceRef="L32"/>
				</net>
				<net name="net_L82">
					<portRef name="O" instanceRef="L82"/>
					<portRef name="ADR1" instanceRef="L64"/>
					<portRef name="ADR1" instanceRef="L65"/>
					<portRef name="ADR1" instanceRef="L66"/>
					<portRef name="ADR0" instanceRef="L81"/>
				</net>
				<net name="net_L68">
					<portRef name="O" instanceRef="L68"/>
					<portRef name="ADR0" instanceRef="L33"/>
				</net>
				<net name="net_L69">
					<portRef name="O" instanceRef="L69"/>
					<portRef name="ADR0" instanceRef="L34"/>
				</net>
				<net name="net_L70">
					<portRef name="O" instanceRef="L70"/>
					<portRef name="ADR0" instanceRef="L35"/>
				</net>
				<net name="net_L83">
					<portRef name="O" instanceRef="L83"/>
					<portRef name="ADR1" instanceRef="L67"/>
					<portRef name="ADR1" instanceRef="L68"/>
					<portRef name="ADR1" instanceRef="L69"/>
					<portRef name="ADR0" instanceRef="L82"/>
				</net>
				<net name="net_L71">
					<portRef name="O" instanceRef="L71"/>
					<portRef name="ADR0" instanceRef="L36"/>
				</net>
				<net name="net_L72">
					<portRef name="O" instanceRef="L72"/>
					<portRef name="ADR0" instanceRef="L37"/>
				</net>
				<net name="net_L73">
					<portRef name="O" instanceRef="L73"/>
					<portRef name="ADR0" instanceRef="L38"/>
				</net>
				<net name="net_L84">
					<portRef name="O" instanceRef="L84"/>
					<portRef name="ADR1" instanceRef="L70"/>
					<portRef name="ADR1" instanceRef="L71"/>
					<portRef name="ADR1" instanceRef="L72"/>
					<portRef name="ADR0" instanceRef="L83"/>
				</net>
				<net name="net_L74">
					<portRef name="O" instanceRef="L74"/>
					<portRef name="ADR0" instanceRef="L39"/>
				</net>
				<net name="net_L75">
					<portRef name="O" instanceRef="L75"/>
					<portRef name="ADR0" instanceRef="L40"/>
				</net>
				<net name="cnt[15]">
					<portRef name="Q" instanceRef="cnt_reg[15]"/>
					<portRef name="ADR0" instanceRef="L25"/>
					<portRef name="ADR0" instanceRef="L59"/>
				</net>
				<net name="cnt[14]">
					<portRef name="Q" instanceRef="cnt_reg[14]"/>
					<portRef name="ADR1" instanceRef="L59"/>
					<portRef name="ADR0" instanceRef="L60"/>
					<portRef name="ADR0" instanceRef="L62"/>
				</net>
				<net name="cnt[13]">
					<portRef name="Q" instanceRef="cnt_reg[13]"/>
					<portRef name="ADR3" instanceRef="L59"/>
					<portRef name="ADR2" instanceRef="L60"/>
					<portRef name="ADR2" instanceRef="L62"/>
					<portRef name="ADR0" instanceRef="L63"/>
				</net>
				<net name="cnt[12]">
					<portRef name="Q" instanceRef="cnt_reg[12]"/>
					<portRef name="ADR0" instanceRef="L64"/>
					<portRef name="ADR3" instanceRef="L81"/>
				</net>
				<net name="cnt[11]">
					<portRef name="Q" instanceRef="cnt_reg[11]"/>
					<portRef name="ADR3" instanceRef="L64"/>
					<portRef name="ADR0" instanceRef="L65"/>
					<portRef name="ADR2" instanceRef="L81"/>
				</net>
				<net name="cnt[10]">
					<portRef name="Q" instanceRef="cnt_reg[10]"/>
					<portRef name="ADR2" instanceRef="L64"/>
					<portRef name="ADR2" instanceRef="L65"/>
					<portRef name="ADR0" instanceRef="L66"/>
					<portRef name="ADR1" instanceRef="L81"/>
				</net>
				<net name="cnt[9]">
					<portRef name="Q" instanceRef="cnt_reg[9]"/>
					<portRef name="ADR0" instanceRef="L67"/>
					<portRef name="ADR3" instanceRef="L82"/>
				</net>
				<net name="cnt[8]">
					<portRef name="Q" instanceRef="cnt_reg[8]"/>
					<portRef name="ADR3" instanceRef="L67"/>
					<portRef name="ADR0" instanceRef="L68"/>
					<portRef name="ADR2" instanceRef="L82"/>
				</net>
				<net name="cnt[7]">
					<portRef name="Q" instanceRef="cnt_reg[7]"/>
					<portRef name="ADR2" instanceRef="L67"/>
					<portRef name="ADR2" instanceRef="L68"/>
					<portRef name="ADR0" instanceRef="L69"/>
					<portRef name="ADR1" instanceRef="L82"/>
				</net>
				<net name="cnt[6]">
					<portRef name="Q" instanceRef="cnt_reg[6]"/>
					<portRef name="ADR0" instanceRef="L70"/>
					<portRef name="ADR3" instanceRef="L83"/>
				</net>
				<net name="cnt[5]">
					<portRef name="Q" instanceRef="cnt_reg[5]"/>
					<portRef name="ADR3" instanceRef="L70"/>
					<portRef name="ADR0" instanceRef="L71"/>
					<portRef name="ADR2" instanceRef="L83"/>
				</net>
				<net name="cnt[4]">
					<portRef name="Q" instanceRef="cnt_reg[4]"/>
					<portRef name="ADR2" instanceRef="L70"/>
					<portRef name="ADR2" instanceRef="L71"/>
					<portRef name="ADR0" instanceRef="L72"/>
					<portRef name="ADR1" instanceRef="L83"/>
				</net>
				<net name="cnt[3]">
					<portRef name="Q" instanceRef="cnt_reg[3]"/>
					<portRef name="ADR0" instanceRef="L73"/>
					<portRef name="ADR3" instanceRef="L84"/>
				</net>
				<net name="cnt[2]">
					<portRef name="Q" instanceRef="cnt_reg[2]"/>
					<portRef name="ADR3" instanceRef="L73"/>
					<portRef name="ADR0" instanceRef="L74"/>
					<portRef name="ADR2" instanceRef="L84"/>
				</net>
				<net name="cnt[1]">
					<portRef name="Q" instanceRef="cnt_reg[1]"/>
					<portRef name="ADR2" instanceRef="L73"/>
					<portRef name="ADR2" instanceRef="L74"/>
					<portRef name="ADR0" instanceRef="L75"/>
					<portRef name="ADR1" instanceRef="L84"/>
				</net>
				<net name="cnt[0]">
					<portRef name="Q" instanceRef="cnt_reg[0]"/>
					<portRef name="ADR0" instanceRef="L41"/>
					<portRef name="ADR1" instanceRef="L73"/>
					<portRef name="ADR1" instanceRef="L74"/>
					<portRef name="ADR1" instanceRef="L75"/>
					<portRef name="ADR0" instanceRef="L84"/>
				</net>
				<net name="net_Buf-pad-test">
					<portRef name="O" instanceRef="Buf-pad-scl_in"/>
					<portRef name="ADR0" instanceRef="L4"/>
					<portRef name="I" instanceRef="Buf-pad-test"/>
				</net>
				<net name="net_Buf-pad-scl_o">
					<portRef name="LOGIC_0_PIN" instanceRef="GND"/>
					<portRef name="I" instanceRef="Buf-pad-scl_o"/>
				</net>
				<net name="net_L42">
					<portRef name="O" instanceRef="L42"/>
					<portRef name="ADR0" instanceRef="L5"/>
				</net>
				<net name="net_L45">
					<portRef name="O" instanceRef="L45"/>
					<portRef name="ADR2" instanceRef="L6"/>
				</net>
				<net name="net_L59">
					<portRef name="O" instanceRef="L59"/>
					<portRef name="ADR0" instanceRef="L24"/>
					<portRef name="ADR1" instanceRef="L26"/>
					<portRef name="ADR1" instanceRef="L28"/>
					<portRef name="ADR1" instanceRef="L29"/>
					<portRef name="ADR1" instanceRef="L30"/>
					<portRef name="ADR1" instanceRef="L31"/>
					<portRef name="ADR1" instanceRef="L32"/>
					<portRef name="ADR1" instanceRef="L33"/>
					<portRef name="ADR1" instanceRef="L34"/>
					<portRef name="ADR1" instanceRef="L35"/>
					<portRef name="ADR1" instanceRef="L36"/>
					<portRef name="ADR1" instanceRef="L37"/>
					<portRef name="ADR1" instanceRef="L38"/>
					<portRef name="ADR1" instanceRef="L39"/>
					<portRef name="ADR1" instanceRef="L40"/>
					<portRef name="ADR1" instanceRef="L41"/>
				</net>
				<net name="clk_cnt[15]">
					<portRef name="clk_cnt[15]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[15]"/>
					<portRef name="PAD" instanceRef="clk_cnt[15]_ipad"/>
				</net>
				<net name="clk_cnt[14]">
					<portRef name="clk_cnt[14]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[14]"/>
					<portRef name="PAD" instanceRef="clk_cnt[14]_ipad"/>
				</net>
				<net name="clk_cnt[13]">
					<portRef name="clk_cnt[13]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[13]"/>
					<portRef name="PAD" instanceRef="clk_cnt[13]_ipad"/>
				</net>
				<net name="clk_cnt[12]">
					<portRef name="clk_cnt[12]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[12]"/>
					<portRef name="PAD" instanceRef="clk_cnt[12]_ipad"/>
				</net>
				<net name="clk_cnt[11]">
					<portRef name="clk_cnt[11]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[11]"/>
					<portRef name="PAD" instanceRef="clk_cnt[11]_ipad"/>
				</net>
				<net name="clk_cnt[10]">
					<portRef name="clk_cnt[10]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[10]"/>
					<portRef name="PAD" instanceRef="clk_cnt[10]_ipad"/>
				</net>
				<net name="clk_cnt[9]">
					<portRef name="clk_cnt[9]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[9]"/>
					<portRef name="PAD" instanceRef="clk_cnt[9]_ipad"/>
				</net>
				<net name="clk_cnt[8]">
					<portRef name="clk_cnt[8]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[8]"/>
					<portRef name="PAD" instanceRef="clk_cnt[8]_ipad"/>
				</net>
				<net name="clk_cnt[7]">
					<portRef name="clk_cnt[7]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[7]"/>
					<portRef name="PAD" instanceRef="clk_cnt[7]_ipad"/>
				</net>
				<net name="clk_cnt[6]">
					<portRef name="clk_cnt[6]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[6]"/>
					<portRef name="PAD" instanceRef="clk_cnt[6]_ipad"/>
				</net>
				<net name="clk_cnt[5]">
					<portRef name="clk_cnt[5]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[5]"/>
					<portRef name="PAD" instanceRef="clk_cnt[5]_ipad"/>
				</net>
				<net name="clk_cnt[4]">
					<portRef name="clk_cnt[4]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[4]"/>
					<portRef name="PAD" instanceRef="clk_cnt[4]_ipad"/>
				</net>
				<net name="clk_cnt[3]">
					<portRef name="clk_cnt[3]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[3]"/>
					<portRef name="PAD" instanceRef="clk_cnt[3]_ipad"/>
				</net>
				<net name="clk_cnt[2]">
					<portRef name="clk_cnt[2]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[2]"/>
					<portRef name="PAD" instanceRef="clk_cnt[2]_ipad"/>
				</net>
				<net name="clk_cnt[1]">
					<portRef name="clk_cnt[1]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[1]"/>
					<portRef name="PAD" instanceRef="clk_cnt[1]_ipad"/>
				</net>
				<net name="clk_cnt[0]">
					<portRef name="clk_cnt[0]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[0]"/>
					<portRef name="PAD" instanceRef="clk_cnt[0]_ipad"/>
				</net>
				<net name="clk">
					<portRef name="clk"/>
					<portRef name="I" instanceRef="Buf-pad-clk"/>
					<portRef name="PAD" instanceRef="clk_ipad"/>
				</net>
				<net name="net_Buf-pad-clk">
					<portRef name="O" instanceRef="Buf-pad-clk"/>
					<portRef name="I" instanceRef="IBuf-clkpad-clk"/>
				</net>
				<net name="rst">
					<portRef name="rst"/>
					<portRef name="I" instanceRef="Buf-pad-rst"/>
					<portRef name="PAD" instanceRef="rst_ipad"/>
				</net>
				<net name="nReset">
					<portRef name="nReset"/>
					<portRef name="I" instanceRef="Buf-pad-nReset"/>
					<portRef name="PAD" instanceRef="nReset_ipad"/>
				</net>
				<net name="ena">
					<portRef name="ena"/>
					<portRef name="I" instanceRef="Buf-pad-ena"/>
					<portRef name="PAD" instanceRef="ena_ipad"/>
				</net>
				<net name="scl_in">
					<portRef name="scl_in"/>
					<portRef name="I" instanceRef="Buf-pad-scl_in"/>
					<portRef name="PAD" instanceRef="scl_in_ipad"/>
				</net>
				<net name="scl_oen">
					<portRef name="PAD" instanceRef="scl_oen_opad"/>
					<portRef name="O" instanceRef="Buf-pad-scl_oen"/>
					<portRef name="scl_oen"/>
				</net>
				<net name="scl_o">
					<portRef name="PAD" instanceRef="scl_o_opad"/>
					<portRef name="O" instanceRef="Buf-pad-scl_o"/>
					<portRef name="scl_o"/>
				</net>
				<net name="test">
					<portRef name="PAD" instanceRef="test_opad"/>
					<portRef name="O" instanceRef="Buf-pad-test"/>
					<portRef name="test"/>
				</net>
				<net name="slave_wait">
					<portRef name="PAD" instanceRef="slave_wait_opad"/>
					<portRef name="O" instanceRef="Buf-pad-slave_wait"/>
					<portRef name="slave_wait"/>
				</net>
				<net name="scl_sSignal">
					<portRef name="PAD" instanceRef="scl_sSignal_opad"/>
					<portRef name="O" instanceRef="Buf-pad-scl_sSignal"/>
					<portRef name="scl_sSignal"/>
				</net>
				<net name="scl_dSignal">
					<portRef name="PAD" instanceRef="scl_dSignal_opad"/>
					<portRef name="O" instanceRef="Buf-pad-scl_dSignal"/>
					<portRef name="scl_dSignal"/>
				</net>
				<net name="scl_doen">
					<portRef name="PAD" instanceRef="scl_doen_opad"/>
					<portRef name="O" instanceRef="Buf-pad-scl_doen"/>
					<portRef name="scl_doen"/>
				</net>
			</contents>
		</module>
	</library>
	<topModule name="lab1" libraryRef="work_lib"/>
</design>

