/  
/proc  ProcTypes::Proc
/proc/pc  Reg#(Bit#(32))
/proc/rf  RFile::RFile
/proc/rf/rfile  Vector::Vector#(32, Reg#(Bit#(32)))
/proc/rf/rfile/_element_1  Reg#(Bit#(32))
/proc/rf/rfile/_element_2  Reg#(Bit#(32))
/proc/rf/rfile/_element_3  Reg#(Bit#(32))
/proc/rf/rfile/_element_4  Reg#(Bit#(32))
/proc/rf/rfile/_element_5  Reg#(Bit#(32))
/proc/rf/rfile/_element_6  Reg#(Bit#(32))
/proc/rf/rfile/_element_7  Reg#(Bit#(32))
/proc/rf/rfile/_element_8  Reg#(Bit#(32))
/proc/rf/rfile/_element_9  Reg#(Bit#(32))
/proc/rf/rfile/_element_10  Reg#(Bit#(32))
/proc/rf/rfile/_element_11  Reg#(Bit#(32))
/proc/rf/rfile/_element_12  Reg#(Bit#(32))
/proc/rf/rfile/_element_13  Reg#(Bit#(32))
/proc/rf/rfile/_element_14  Reg#(Bit#(32))
/proc/rf/rfile/_element_15  Reg#(Bit#(32))
/proc/rf/rfile/_element_16  Reg#(Bit#(32))
/proc/rf/rfile/_element_17  Reg#(Bit#(32))
/proc/rf/rfile/_element_18  Reg#(Bit#(32))
/proc/rf/rfile/_element_19  Reg#(Bit#(32))
/proc/rf/rfile/_element_20  Reg#(Bit#(32))
/proc/rf/rfile/_element_21  Reg#(Bit#(32))
/proc/rf/rfile/_element_22  Reg#(Bit#(32))
/proc/rf/rfile/_element_23  Reg#(Bit#(32))
/proc/rf/rfile/_element_24  Reg#(Bit#(32))
/proc/rf/rfile/_element_25  Reg#(Bit#(32))
/proc/rf/rfile/_element_26  Reg#(Bit#(32))
/proc/rf/rfile/_element_27  Reg#(Bit#(32))
/proc/rf/rfile/_element_28  Reg#(Bit#(32))
/proc/rf/rfile/_element_29  Reg#(Bit#(32))
/proc/rf/rfile/_element_30  Reg#(Bit#(32))
/proc/rf/rfile/_element_31  Reg#(Bit#(32))
/proc/rf/rfile/_element_0  Reg#(Bit#(32))
/proc/iMem  IMemory::IMemory
/proc/iMem/mem  RegFile::RegFile#(Bit#(16), Bit#(32))
/proc/iMem/memInit  CMemTypes::MemInitIfc
/proc/iMem/memInit/initialized  Reg#(Bool)
/proc/dCache  LocalCache::Cache
/proc/dCache/cacheSetAssociative  LocalCache::Cache
/proc/dCache/cacheSetAssociative/dataArray  Vector::Vector#(8, RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/dataArray/_element_1  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/dataArray/_element_2  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/dataArray/_element_3  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/dataArray/_element_4  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/dataArray/_element_5  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/dataArray/_element_6  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/dataArray/_element_7  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/dataArray/_element_0  RegFile::RegFile#(Bit#(2), Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/tagArray  Vector::Vector#(8, RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25))))
/proc/dCache/cacheSetAssociative/tagArray/_element_1  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/tagArray/_element_2  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/tagArray/_element_3  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/tagArray/_element_4  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/tagArray/_element_5  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/tagArray/_element_6  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/tagArray/_element_7  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/tagArray/_element_0  RegFile::RegFile#(Bit#(2), Maybe#(Bit#(25)))
/proc/dCache/cacheSetAssociative/dirtyArray  Vector::Vector#(8, RegFile::RegFile#(Bit#(2), Bool))
/proc/dCache/cacheSetAssociative/dirtyArray/_element_1  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/dirtyArray/_element_2  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/dirtyArray/_element_3  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/dirtyArray/_element_4  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/dirtyArray/_element_5  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/dirtyArray/_element_6  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/dirtyArray/_element_7  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/dirtyArray/_element_0  RegFile::RegFile#(Bit#(2), Bool)
/proc/dCache/cacheSetAssociative/lruArray  Vector::Vector#(8, RegFile::RegFile#(Bit#(2), Bit#(3)))
/proc/dCache/cacheSetAssociative/lruArray/_element_1  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/lruArray/_element_2  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/lruArray/_element_3  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/lruArray/_element_4  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/lruArray/_element_5  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/lruArray/_element_6  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/lruArray/_element_7  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/lruArray/_element_0  RegFile::RegFile#(Bit#(2), Bit#(3))
/proc/dCache/cacheSetAssociative/init  Reg#(Bit#(3))
/proc/dCache/cacheSetAssociative/status  Reg#(LocalCache::CacheStatus)
/proc/dCache/cacheSetAssociative/testflag  Reg#(LocalCache::CacheStatus)
/proc/dCache/cacheSetAssociative/targetLine  Reg#(Maybe#(Bit#(3)))
/proc/dCache/cacheSetAssociative/hitQ  Fifo::Fifo#(1, Bit#(32))
/proc/dCache/cacheSetAssociative/hitQ/data  Vector::Vector#(1, Vector::Vector#(2, Reg#(Bit#(32))))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0  Vector::Vector#(2, Reg#(Bit#(32)))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/ehrReg  Reg#(Bit#(32))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/wires  Vector::Vector#(2, RWire#(Bit#(32)))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/wires/_element_1  RWire#(Bit#(32))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/wires/_element_0  RWire#(Bit#(32))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/ignored_wires  Vector::Vector#(2, RWire#(Bit#(32)))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/ignored_wires/_element_1  RWire#(Bit#(32))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/ignored_wires/_element_0  RWire#(Bit#(32))
/proc/dCache/cacheSetAssociative/hitQ/data/_element_0/canonicalize  
/proc/dCache/cacheSetAssociative/hitQ/enqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/dCache/cacheSetAssociative/hitQ/enqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/dCache/cacheSetAssociative/hitQ/enqP/wires/_element_1  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/enqP/wires/_element_0  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/dCache/cacheSetAssociative/hitQ/enqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/enqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/deqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/dCache/cacheSetAssociative/hitQ/deqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/dCache/cacheSetAssociative/hitQ/deqP/wires/_element_1  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/deqP/wires/_element_0  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/dCache/cacheSetAssociative/hitQ/deqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/deqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/dCache/cacheSetAssociative/hitQ/empty  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/empty/ehrReg  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/empty/wires/_element_1  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/wires/_element_2  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/wires/_element_0  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/empty/canonicalize  
/proc/dCache/cacheSetAssociative/hitQ/full  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/full/ehrReg  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/full/wires/_element_1  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/wires/_element_2  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/wires/_element_0  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/full/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/virtual_reg/_element_2  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/dCache/cacheSetAssociative/hitQ/full/ignored_wires/_element_1  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/ignored_wires/_element_2  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/ignored_wires/_element_0  RWire#(Bool)
/proc/dCache/cacheSetAssociative/hitQ/full/canonicalize  
/proc/dCache/cacheSetAssociative/missReq  Reg#(CMemTypes::MemReq)
/proc/dCache/cacheSetAssociative/memReqQ  Fifo::Fifo#(2, CMemTypes::CacheMemReq)
/proc/dCache/cacheSetAssociative/memReqQ/data  Vector::Vector#(2, Reg#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/data/_element_1  Reg#(CMemTypes::CacheMemReq)
/proc/dCache/cacheSetAssociative/memReqQ/data/_element_0  Reg#(CMemTypes::CacheMemReq)
/proc/dCache/cacheSetAssociative/memReqQ/enqP  Reg#(Bit#(1))
/proc/dCache/cacheSetAssociative/memReqQ/deqP  Reg#(Bit#(1))
/proc/dCache/cacheSetAssociative/memReqQ/empty  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/full  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/enqReq  Vector::Vector#(3, Reg#(Maybe#(CMemTypes::CacheMemReq)))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/ehrReg  Reg#(Maybe#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(CMemTypes::CacheMemReq)))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/wires/_element_1  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/wires/_element_2  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/wires/_element_0  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(CMemTypes::CacheMemReq)))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/ignored_wires/_element_1  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/ignored_wires/_element_2  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/ignored_wires/_element_0  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/dCache/cacheSetAssociative/memReqQ/enqReq/canonicalize  
/proc/dCache/cacheSetAssociative/memReqQ/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/deqReq/canonicalize  
/proc/dCache/cacheSetAssociative/memReqQ/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memReqQ/clearReq/canonicalize  
/proc/dCache/cacheSetAssociative/memReqQ/canonicalize  
/proc/dCache/cacheSetAssociative/memRespQ  Fifo::Fifo#(2, Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/memRespQ/data  Vector::Vector#(2, Reg#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/data/_element_1  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/memRespQ/data/_element_0  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/dCache/cacheSetAssociative/memRespQ/enqP  Reg#(Bit#(1))
/proc/dCache/cacheSetAssociative/memRespQ/deqP  Reg#(Bit#(1))
/proc/dCache/cacheSetAssociative/memRespQ/empty  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/full  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/enqReq  Vector::Vector#(3, Reg#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/ehrReg  Reg#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/wires/_element_1  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/wires/_element_2  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/wires/_element_0  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/ignored_wires/_element_1  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/ignored_wires/_element_2  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/ignored_wires/_element_0  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/dCache/cacheSetAssociative/memRespQ/enqReq/canonicalize  
/proc/dCache/cacheSetAssociative/memRespQ/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/deqReq/canonicalize  
/proc/dCache/cacheSetAssociative/memRespQ/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/dCache/cacheSetAssociative/memRespQ/clearReq/canonicalize  
/proc/dCache/cacheSetAssociative/memRespQ/canonicalize  
/proc/dCache/cacheSetAssociative/missCnt  Reg#(Bit#(32))
/proc/dCache/cacheSetAssociative/reqCnt  Reg#(Bit#(32))
/proc/dCache/cacheSetAssociative/initialize  
/proc/dCache/cacheSetAssociative/startMiss  
/proc/dCache/cacheSetAssociative/sendFillReq  
/proc/dCache/cacheSetAssociative/waitFillResp  
/proc/mem  Memory::Memory
/proc/mem/mem  RegFile::RegFile#(Bit#(32), Bit#(32))
/proc/mem/iMemReqQ  Fifo::Fifo#(2, CMemTypes::CacheMemReq)
/proc/mem/iMemReqQ/data  Vector::Vector#(2, Reg#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/data/_element_1  Reg#(CMemTypes::CacheMemReq)
/proc/mem/iMemReqQ/data/_element_0  Reg#(CMemTypes::CacheMemReq)
/proc/mem/iMemReqQ/enqP  Reg#(Bit#(1))
/proc/mem/iMemReqQ/deqP  Reg#(Bit#(1))
/proc/mem/iMemReqQ/empty  Reg#(Bool)
/proc/mem/iMemReqQ/full  Reg#(Bool)
/proc/mem/iMemReqQ/enqReq  Vector::Vector#(3, Reg#(Maybe#(CMemTypes::CacheMemReq)))
/proc/mem/iMemReqQ/enqReq/ehrReg  Reg#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(CMemTypes::CacheMemReq)))
/proc/mem/iMemReqQ/enqReq/wires/_element_1  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/enqReq/wires/_element_2  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/enqReq/wires/_element_0  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/iMemReqQ/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/iMemReqQ/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/iMemReqQ/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/iMemReqQ/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(CMemTypes::CacheMemReq)))
/proc/mem/iMemReqQ/enqReq/ignored_wires/_element_1  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/enqReq/ignored_wires/_element_2  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/enqReq/ignored_wires/_element_0  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/iMemReqQ/enqReq/canonicalize  
/proc/mem/iMemReqQ/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/mem/iMemReqQ/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/iMemReqQ/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/iMemReqQ/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/iMemReqQ/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/iMemReqQ/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/iMemReqQ/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/iMemReqQ/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/iMemReqQ/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/deqReq/canonicalize  
/proc/mem/iMemReqQ/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/mem/iMemReqQ/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/iMemReqQ/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/iMemReqQ/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/mem/iMemReqQ/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/iMemReqQ/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/iMemReqQ/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/iMemReqQ/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemReqQ/clearReq/canonicalize  
/proc/mem/iMemReqQ/canonicalize  
/proc/mem/iMemRespQ  Fifo::Fifo#(2, Vector::Vector#(8, Bit#(32)))
/proc/mem/iMemRespQ/data  Vector::Vector#(2, Reg#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/data/_element_1  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/mem/iMemRespQ/data/_element_0  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/mem/iMemRespQ/enqP  Reg#(Bit#(1))
/proc/mem/iMemRespQ/deqP  Reg#(Bit#(1))
/proc/mem/iMemRespQ/empty  Reg#(Bool)
/proc/mem/iMemRespQ/full  Reg#(Bool)
/proc/mem/iMemRespQ/enqReq  Vector::Vector#(3, Reg#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/mem/iMemRespQ/enqReq/ehrReg  Reg#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/mem/iMemRespQ/enqReq/wires/_element_1  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/enqReq/wires/_element_2  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/enqReq/wires/_element_0  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/iMemRespQ/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/iMemRespQ/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/iMemRespQ/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/iMemRespQ/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/mem/iMemRespQ/enqReq/ignored_wires/_element_1  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/enqReq/ignored_wires/_element_2  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/enqReq/ignored_wires/_element_0  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/iMemRespQ/enqReq/canonicalize  
/proc/mem/iMemRespQ/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/mem/iMemRespQ/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/iMemRespQ/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/iMemRespQ/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/iMemRespQ/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/iMemRespQ/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/iMemRespQ/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/iMemRespQ/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/iMemRespQ/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/deqReq/canonicalize  
/proc/mem/iMemRespQ/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/mem/iMemRespQ/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/iMemRespQ/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/iMemRespQ/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/mem/iMemRespQ/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/iMemRespQ/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/iMemRespQ/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/iMemRespQ/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/iMemRespQ/clearReq/canonicalize  
/proc/mem/iMemRespQ/canonicalize  
/proc/mem/dMemReqQ  Fifo::Fifo#(2, CMemTypes::CacheMemReq)
/proc/mem/dMemReqQ/data  Vector::Vector#(2, Reg#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/data/_element_1  Reg#(CMemTypes::CacheMemReq)
/proc/mem/dMemReqQ/data/_element_0  Reg#(CMemTypes::CacheMemReq)
/proc/mem/dMemReqQ/enqP  Reg#(Bit#(1))
/proc/mem/dMemReqQ/deqP  Reg#(Bit#(1))
/proc/mem/dMemReqQ/empty  Reg#(Bool)
/proc/mem/dMemReqQ/full  Reg#(Bool)
/proc/mem/dMemReqQ/enqReq  Vector::Vector#(3, Reg#(Maybe#(CMemTypes::CacheMemReq)))
/proc/mem/dMemReqQ/enqReq/ehrReg  Reg#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(CMemTypes::CacheMemReq)))
/proc/mem/dMemReqQ/enqReq/wires/_element_1  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/enqReq/wires/_element_2  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/enqReq/wires/_element_0  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/dMemReqQ/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/dMemReqQ/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/dMemReqQ/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/dMemReqQ/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(CMemTypes::CacheMemReq)))
/proc/mem/dMemReqQ/enqReq/ignored_wires/_element_1  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/enqReq/ignored_wires/_element_2  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/enqReq/ignored_wires/_element_0  RWire#(Maybe#(CMemTypes::CacheMemReq))
/proc/mem/dMemReqQ/enqReq/canonicalize  
/proc/mem/dMemReqQ/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/mem/dMemReqQ/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/dMemReqQ/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/dMemReqQ/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/dMemReqQ/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/dMemReqQ/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/dMemReqQ/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/dMemReqQ/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/dMemReqQ/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/deqReq/canonicalize  
/proc/mem/dMemReqQ/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/mem/dMemReqQ/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/dMemReqQ/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/dMemReqQ/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/mem/dMemReqQ/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/dMemReqQ/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/dMemReqQ/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/dMemReqQ/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemReqQ/clearReq/canonicalize  
/proc/mem/dMemReqQ/canonicalize  
/proc/mem/dMemRespQ  Fifo::Fifo#(2, Vector::Vector#(8, Bit#(32)))
/proc/mem/dMemRespQ/data  Vector::Vector#(2, Reg#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/data/_element_1  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/mem/dMemRespQ/data/_element_0  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/mem/dMemRespQ/enqP  Reg#(Bit#(1))
/proc/mem/dMemRespQ/deqP  Reg#(Bit#(1))
/proc/mem/dMemRespQ/empty  Reg#(Bool)
/proc/mem/dMemRespQ/full  Reg#(Bool)
/proc/mem/dMemRespQ/enqReq  Vector::Vector#(3, Reg#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/mem/dMemRespQ/enqReq/ehrReg  Reg#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/mem/dMemRespQ/enqReq/wires/_element_1  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/enqReq/wires/_element_2  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/enqReq/wires/_element_0  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/dMemRespQ/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/dMemRespQ/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/dMemRespQ/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/dMemRespQ/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(Vector::Vector#(8, Bit#(32)))))
/proc/mem/dMemRespQ/enqReq/ignored_wires/_element_1  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/enqReq/ignored_wires/_element_2  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/enqReq/ignored_wires/_element_0  RWire#(Maybe#(Vector::Vector#(8, Bit#(32))))
/proc/mem/dMemRespQ/enqReq/canonicalize  
/proc/mem/dMemRespQ/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/mem/dMemRespQ/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/dMemRespQ/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/dMemRespQ/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/mem/dMemRespQ/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/dMemRespQ/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/mem/dMemRespQ/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/dMemRespQ/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/mem/dMemRespQ/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/deqReq/canonicalize  
/proc/mem/dMemRespQ/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/mem/dMemRespQ/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/mem/dMemRespQ/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/dMemRespQ/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/mem/dMemRespQ/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/mem/dMemRespQ/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/mem/dMemRespQ/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/mem/dMemRespQ/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/mem/dMemRespQ/clearReq/canonicalize  
/proc/mem/dMemRespQ/canonicalize  
/proc/mem/iMemCnt  Reg#(Bit#(4))
/proc/mem/dMemCnt  Reg#(Bit#(4))
/proc/mem/penaltyCnt  Reg#(Bit#(32))
/proc/mem/iMemTempData  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/mem/dMemTempData  Reg#(Vector::Vector#(8, Bit#(32)))
/proc/mem/iMemStatus  Reg#(CMemTypes::MemStatus)
/proc/mem/dMemStatus  Reg#(CMemTypes::MemStatus)
/proc/mem/getDResp  
/proc/mem/getIResp  
/proc/csrf  CsrFile::CsrFile
/proc/csrf/startReg  Reg#(Bool)
/proc/csrf/numInsts  Reg#(Bit#(32))
/proc/csrf/cycles  Reg#(Bit#(32))
/proc/csrf/coreId  Reg#(Bit#(32))
/proc/csrf/numMem  Reg#(Bit#(32))
/proc/csrf/numCtr  Reg#(Bit#(32))
/proc/csrf/numBPMiss  Reg#(Bit#(32))
/proc/csrf/numHitJ  Reg#(Bit#(32))
/proc/csrf/numHitJr  Reg#(Bit#(32))
/proc/csrf/numHitBr  Reg#(Bit#(32))
/proc/csrf/numMissJ  Reg#(Bit#(32))
/proc/csrf/numMissJr  Reg#(Bit#(32))
/proc/csrf/numMissBr  Reg#(Bit#(32))
/proc/csrf/toHostFifo  Fifo::Fifo#(2, ProcTypes::CpuToHostData)
/proc/csrf/toHostFifo/data  Vector::Vector#(2, Reg#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/data/_element_1  Reg#(ProcTypes::CpuToHostData)
/proc/csrf/toHostFifo/data/_element_0  Reg#(ProcTypes::CpuToHostData)
/proc/csrf/toHostFifo/enqP  Reg#(Bit#(1))
/proc/csrf/toHostFifo/deqP  Reg#(Bit#(1))
/proc/csrf/toHostFifo/empty  Reg#(Bool)
/proc/csrf/toHostFifo/full  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq  Vector::Vector#(3, Reg#(Maybe#(ProcTypes::CpuToHostData)))
/proc/csrf/toHostFifo/enqReq/ehrReg  Reg#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(ProcTypes::CpuToHostData)))
/proc/csrf/toHostFifo/enqReq/wires/_element_1  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/wires/_element_2  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/wires/_element_0  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/toHostFifo/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(ProcTypes::CpuToHostData)))
/proc/csrf/toHostFifo/enqReq/ignored_wires/_element_1  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/ignored_wires/_element_2  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/ignored_wires/_element_0  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/canonicalize  
/proc/csrf/toHostFifo/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/csrf/toHostFifo/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/toHostFifo/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/toHostFifo/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/toHostFifo/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/toHostFifo/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/canonicalize  
/proc/csrf/toHostFifo/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/csrf/toHostFifo/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/csrf/toHostFifo/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/toHostFifo/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/toHostFifo/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/canonicalize  
/proc/csrf/toHostFifo/canonicalize  
/proc/csrf/csrFifo  Fifo::Fifo#(2, Tuple3#(Bit#(12), Bit#(32), Bit#(32)))
/proc/csrf/csrFifo/data  Vector::Vector#(2, Reg#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/data/_element_1  Reg#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))
/proc/csrf/csrFifo/data/_element_0  Reg#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))
/proc/csrf/csrFifo/enqP  Reg#(Bit#(1))
/proc/csrf/csrFifo/deqP  Reg#(Bit#(1))
/proc/csrf/csrFifo/empty  Reg#(Bool)
/proc/csrf/csrFifo/full  Reg#(Bool)
/proc/csrf/csrFifo/enqReq  Vector::Vector#(3, Reg#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))))
/proc/csrf/csrFifo/enqReq/ehrReg  Reg#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))))
/proc/csrf/csrFifo/enqReq/wires/_element_1  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/wires/_element_2  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/wires/_element_0  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/csrFifo/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/csrFifo/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/csrFifo/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/csrFifo/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))))
/proc/csrf/csrFifo/enqReq/ignored_wires/_element_1  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/ignored_wires/_element_2  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/ignored_wires/_element_0  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/canonicalize  
/proc/csrf/csrFifo/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/csrf/csrFifo/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/csrFifo/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/csrFifo/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/csrFifo/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/csrFifo/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/canonicalize  
/proc/csrf/csrFifo/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/csrf/csrFifo/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/csrf/csrFifo/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/csrFifo/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/csrFifo/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/canonicalize  
/proc/csrf/csrFifo/canonicalize  
/proc/csrf/count  
/proc/stat  Reg#(ProcTypes::ProcStatus)
/proc/statRedirect  Fifo::Fifo#(1, ProcTypes::ProcStatus)
/proc/statRedirect/data  Vector::Vector#(1, Vector::Vector#(2, Reg#(ProcTypes::ProcStatus)))
/proc/statRedirect/data/_element_0  Vector::Vector#(2, Reg#(ProcTypes::ProcStatus))
/proc/statRedirect/data/_element_0/ehrReg  Reg#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/wires  Vector::Vector#(2, RWire#(ProcTypes::ProcStatus))
/proc/statRedirect/data/_element_0/wires/_element_1  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/wires/_element_0  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/statRedirect/data/_element_0/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/data/_element_0/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/data/_element_0/ignored_wires  Vector::Vector#(2, RWire#(ProcTypes::ProcStatus))
/proc/statRedirect/data/_element_0/ignored_wires/_element_1  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/ignored_wires/_element_0  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/canonicalize  
/proc/statRedirect/enqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/statRedirect/enqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/enqP/wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/enqP/wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/statRedirect/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/enqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/enqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/deqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/statRedirect/deqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/deqP/wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/deqP/wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/statRedirect/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/deqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/deqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/empty  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/empty/ehrReg  Reg#(Bool)
/proc/statRedirect/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/empty/wires/_element_1  RWire#(Bool)
/proc/statRedirect/empty/wires/_element_2  RWire#(Bool)
/proc/statRedirect/empty/wires/_element_0  RWire#(Bool)
/proc/statRedirect/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/statRedirect/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/statRedirect/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/statRedirect/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/statRedirect/empty/canonicalize  
/proc/statRedirect/full  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/full/ehrReg  Reg#(Bool)
/proc/statRedirect/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/full/wires/_element_1  RWire#(Bool)
/proc/statRedirect/full/wires/_element_2  RWire#(Bool)
/proc/statRedirect/full/wires/_element_0  RWire#(Bool)
/proc/statRedirect/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/full/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/full/virtual_reg/_element_2  Reg#(Bool)
/proc/statRedirect/full/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/full/ignored_wires/_element_1  RWire#(Bool)
/proc/statRedirect/full/ignored_wires/_element_2  RWire#(Bool)
/proc/statRedirect/full/ignored_wires/_element_0  RWire#(Bool)
/proc/statRedirect/full/canonicalize  
/proc/fEpoch  Reg#(Bool)
/proc/eEpoch  Reg#(Bool)
/proc/execRedirect  Fifo::Fifo#(1, Bit#(32))
/proc/execRedirect/data  Vector::Vector#(1, Vector::Vector#(2, Reg#(Bit#(32))))
/proc/execRedirect/data/_element_0  Vector::Vector#(2, Reg#(Bit#(32)))
/proc/execRedirect/data/_element_0/ehrReg  Reg#(Bit#(32))
/proc/execRedirect/data/_element_0/wires  Vector::Vector#(2, RWire#(Bit#(32)))
/proc/execRedirect/data/_element_0/wires/_element_1  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/wires/_element_0  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/execRedirect/data/_element_0/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/data/_element_0/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/data/_element_0/ignored_wires  Vector::Vector#(2, RWire#(Bit#(32)))
/proc/execRedirect/data/_element_0/ignored_wires/_element_1  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/ignored_wires/_element_0  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/canonicalize  
/proc/execRedirect/enqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/execRedirect/enqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/enqP/wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/enqP/wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/execRedirect/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/enqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/enqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/deqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/execRedirect/deqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/deqP/wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/deqP/wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/execRedirect/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/deqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/deqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/empty  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/empty/ehrReg  Reg#(Bool)
/proc/execRedirect/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/empty/wires/_element_1  RWire#(Bool)
/proc/execRedirect/empty/wires/_element_2  RWire#(Bool)
/proc/execRedirect/empty/wires/_element_0  RWire#(Bool)
/proc/execRedirect/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/execRedirect/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/execRedirect/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/execRedirect/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/execRedirect/empty/canonicalize  
/proc/execRedirect/full  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/full/ehrReg  Reg#(Bool)
/proc/execRedirect/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/full/wires/_element_1  RWire#(Bool)
/proc/execRedirect/full/wires/_element_2  RWire#(Bool)
/proc/execRedirect/full/wires/_element_0  RWire#(Bool)
/proc/execRedirect/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/full/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/full/virtual_reg/_element_2  Reg#(Bool)
/proc/execRedirect/full/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/full/ignored_wires/_element_1  RWire#(Bool)
/proc/execRedirect/full/ignored_wires/_element_2  RWire#(Bool)
/proc/execRedirect/full/ignored_wires/_element_0  RWire#(Bool)
/proc/execRedirect/full/canonicalize  
/proc/f2d  Fifo::Fifo#(2, Proc::Fetch2Decode)
/proc/f2d/data  Vector::Vector#(2, Reg#(Proc::Fetch2Decode))
/proc/f2d/data/_element_1  Reg#(Proc::Fetch2Decode)
/proc/f2d/data/_element_0  Reg#(Proc::Fetch2Decode)
/proc/f2d/enqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/f2d/enqP/ehrReg  Reg#(Bit#(1))
/proc/f2d/enqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/enqP/wires/_element_1  RWire#(Bit#(1))
/proc/f2d/enqP/wires/_element_0  RWire#(Bit#(1))
/proc/f2d/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/f2d/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/enqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/f2d/enqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/f2d/enqP/canonicalize  
/proc/f2d/deqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/f2d/deqP/ehrReg  Reg#(Bit#(1))
/proc/f2d/deqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/deqP/wires/_element_1  RWire#(Bit#(1))
/proc/f2d/deqP/wires/_element_0  RWire#(Bit#(1))
/proc/f2d/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/f2d/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/deqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/f2d/deqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/f2d/deqP/canonicalize  
/proc/f2d/empty  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/empty/ehrReg  Reg#(Bool)
/proc/f2d/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/empty/wires/_element_1  RWire#(Bool)
/proc/f2d/empty/wires/_element_2  RWire#(Bool)
/proc/f2d/empty/wires/_element_0  RWire#(Bool)
/proc/f2d/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/f2d/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/f2d/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/f2d/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/f2d/empty/canonicalize  
/proc/f2d/full  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/full/ehrReg  Reg#(Bool)
/proc/f2d/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/full/wires/_element_1  RWire#(Bool)
/proc/f2d/full/wires/_element_2  RWire#(Bool)
/proc/f2d/full/wires/_element_0  RWire#(Bool)
/proc/f2d/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/full/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/full/virtual_reg/_element_2  Reg#(Bool)
/proc/f2d/full/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/full/ignored_wires/_element_1  RWire#(Bool)
/proc/f2d/full/ignored_wires/_element_2  RWire#(Bool)
/proc/f2d/full/ignored_wires/_element_0  RWire#(Bool)
/proc/f2d/full/canonicalize  
/proc/d2r  Fifo::Fifo#(2, Proc::Decode2Rest)
/proc/d2r/data  Vector::Vector#(2, Reg#(Proc::Decode2Rest))
/proc/d2r/data/_element_1  Reg#(Proc::Decode2Rest)
/proc/d2r/data/_element_0  Reg#(Proc::Decode2Rest)
/proc/d2r/enqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/d2r/enqP/ehrReg  Reg#(Bit#(1))
/proc/d2r/enqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/enqP/wires/_element_1  RWire#(Bit#(1))
/proc/d2r/enqP/wires/_element_0  RWire#(Bit#(1))
/proc/d2r/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/d2r/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/enqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/d2r/enqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/d2r/enqP/canonicalize  
/proc/d2r/deqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/d2r/deqP/ehrReg  Reg#(Bit#(1))
/proc/d2r/deqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/deqP/wires/_element_1  RWire#(Bit#(1))
/proc/d2r/deqP/wires/_element_0  RWire#(Bit#(1))
/proc/d2r/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/d2r/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/deqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/d2r/deqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/d2r/deqP/canonicalize  
/proc/d2r/empty  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/empty/ehrReg  Reg#(Bool)
/proc/d2r/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/empty/wires/_element_1  RWire#(Bool)
/proc/d2r/empty/wires/_element_2  RWire#(Bool)
/proc/d2r/empty/wires/_element_0  RWire#(Bool)
/proc/d2r/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/d2r/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/d2r/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/d2r/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/d2r/empty/canonicalize  
/proc/d2r/full  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/full/ehrReg  Reg#(Bool)
/proc/d2r/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/full/wires/_element_1  RWire#(Bool)
/proc/d2r/full/wires/_element_2  RWire#(Bool)
/proc/d2r/full/wires/_element_0  RWire#(Bool)
/proc/d2r/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/full/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/full/virtual_reg/_element_2  Reg#(Bool)
/proc/d2r/full/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/full/ignored_wires/_element_1  RWire#(Bool)
/proc/d2r/full/ignored_wires/_element_2  RWire#(Bool)
/proc/d2r/full/ignored_wires/_element_0  RWire#(Bool)
/proc/d2r/full/canonicalize  
/proc/m12m2  Fifo::Fifo#(1, ProcTypes::ExecInst)
/proc/m12m2/data  Vector::Vector#(1, Vector::Vector#(2, Reg#(ProcTypes::ExecInst)))
/proc/m12m2/data/_element_0  Vector::Vector#(2, Reg#(ProcTypes::ExecInst))
/proc/m12m2/data/_element_0/ehrReg  Reg#(ProcTypes::ExecInst)
/proc/m12m2/data/_element_0/wires  Vector::Vector#(2, RWire#(ProcTypes::ExecInst))
/proc/m12m2/data/_element_0/wires/_element_1  RWire#(ProcTypes::ExecInst)
/proc/m12m2/data/_element_0/wires/_element_0  RWire#(ProcTypes::ExecInst)
/proc/m12m2/data/_element_0/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/m12m2/data/_element_0/virtual_reg/_element_1  Reg#(Bool)
/proc/m12m2/data/_element_0/virtual_reg/_element_0  Reg#(Bool)
/proc/m12m2/data/_element_0/ignored_wires  Vector::Vector#(2, RWire#(ProcTypes::ExecInst))
/proc/m12m2/data/_element_0/ignored_wires/_element_1  RWire#(ProcTypes::ExecInst)
/proc/m12m2/data/_element_0/ignored_wires/_element_0  RWire#(ProcTypes::ExecInst)
/proc/m12m2/data/_element_0/canonicalize  
/proc/m12m2/enqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/m12m2/enqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/m12m2/enqP/wires/_element_1  RWire#(Bit#(0))
/proc/m12m2/enqP/wires/_element_0  RWire#(Bit#(0))
/proc/m12m2/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/m12m2/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/m12m2/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/m12m2/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/m12m2/enqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/m12m2/enqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/m12m2/deqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/m12m2/deqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/m12m2/deqP/wires/_element_1  RWire#(Bit#(0))
/proc/m12m2/deqP/wires/_element_0  RWire#(Bit#(0))
/proc/m12m2/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/m12m2/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/m12m2/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/m12m2/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/m12m2/deqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/m12m2/deqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/m12m2/empty  Vector::Vector#(3, Reg#(Bool))
/proc/m12m2/empty/ehrReg  Reg#(Bool)
/proc/m12m2/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/m12m2/empty/wires/_element_1  RWire#(Bool)
/proc/m12m2/empty/wires/_element_2  RWire#(Bool)
/proc/m12m2/empty/wires/_element_0  RWire#(Bool)
/proc/m12m2/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/m12m2/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/m12m2/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/m12m2/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/m12m2/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/m12m2/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/m12m2/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/m12m2/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/m12m2/empty/canonicalize  
/proc/m12m2/full  Vector::Vector#(3, Reg#(Bool))
/proc/m12m2/full/ehrReg  Reg#(Bool)
/proc/m12m2/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/m12m2/full/wires/_element_1  RWire#(Bool)
/proc/m12m2/full/wires/_element_2  RWire#(Bool)
/proc/m12m2/full/wires/_element_0  RWire#(Bool)
/proc/m12m2/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/m12m2/full/virtual_reg/_element_1  Reg#(Bool)
/proc/m12m2/full/virtual_reg/_element_2  Reg#(Bool)
/proc/m12m2/full/virtual_reg/_element_0  Reg#(Bool)
/proc/m12m2/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/m12m2/full/ignored_wires/_element_1  RWire#(Bool)
/proc/m12m2/full/ignored_wires/_element_2  RWire#(Bool)
/proc/m12m2/full/ignored_wires/_element_0  RWire#(Bool)
/proc/m12m2/full/canonicalize  
/proc/test  
/proc/doFetch  
/proc/doDecode  
/proc/doRest  
/proc/doRest2  
/proc/upd_Stat  
/proc/mkConnection  Empty
/proc/mkConnection/mkConnectionAVtoAf  
/proc/mkConnection_1  Empty
/proc/mkConnection_1/mkConnectionAVtoAf  
/cycle  Reg#(Bit#(32))
/tState  Reg#(TestBench::TestState)
/start  
/countCycle  
/run  
/halt  
