$comment
	File created using the following command:
		vcd file aula16.msim.vcd -direction
$end
$date
	Thu Nov 17 18:00:40 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula16_vhd_vec_tst $end
$var wire 1 ! A [31] $end
$var wire 1 " A [30] $end
$var wire 1 # A [29] $end
$var wire 1 $ A [28] $end
$var wire 1 % A [27] $end
$var wire 1 & A [26] $end
$var wire 1 ' A [25] $end
$var wire 1 ( A [24] $end
$var wire 1 ) A [23] $end
$var wire 1 * A [22] $end
$var wire 1 + A [21] $end
$var wire 1 , A [20] $end
$var wire 1 - A [19] $end
$var wire 1 . A [18] $end
$var wire 1 / A [17] $end
$var wire 1 0 A [16] $end
$var wire 1 1 A [15] $end
$var wire 1 2 A [14] $end
$var wire 1 3 A [13] $end
$var wire 1 4 A [12] $end
$var wire 1 5 A [11] $end
$var wire 1 6 A [10] $end
$var wire 1 7 A [9] $end
$var wire 1 8 A [8] $end
$var wire 1 9 A [7] $end
$var wire 1 : A [6] $end
$var wire 1 ; A [5] $end
$var wire 1 < A [4] $end
$var wire 1 = A [3] $end
$var wire 1 > A [2] $end
$var wire 1 ? A [1] $end
$var wire 1 @ A [0] $end
$var wire 1 A B [31] $end
$var wire 1 B B [30] $end
$var wire 1 C B [29] $end
$var wire 1 D B [28] $end
$var wire 1 E B [27] $end
$var wire 1 F B [26] $end
$var wire 1 G B [25] $end
$var wire 1 H B [24] $end
$var wire 1 I B [23] $end
$var wire 1 J B [22] $end
$var wire 1 K B [21] $end
$var wire 1 L B [20] $end
$var wire 1 M B [19] $end
$var wire 1 N B [18] $end
$var wire 1 O B [17] $end
$var wire 1 P B [16] $end
$var wire 1 Q B [15] $end
$var wire 1 R B [14] $end
$var wire 1 S B [13] $end
$var wire 1 T B [12] $end
$var wire 1 U B [11] $end
$var wire 1 V B [10] $end
$var wire 1 W B [9] $end
$var wire 1 X B [8] $end
$var wire 1 Y B [7] $end
$var wire 1 Z B [6] $end
$var wire 1 [ B [5] $end
$var wire 1 \ B [4] $end
$var wire 1 ] B [3] $end
$var wire 1 ^ B [2] $end
$var wire 1 _ B [1] $end
$var wire 1 ` B [0] $end
$var wire 1 a inverte_B $end
$var wire 1 b resultado [31] $end
$var wire 1 c resultado [30] $end
$var wire 1 d resultado [29] $end
$var wire 1 e resultado [28] $end
$var wire 1 f resultado [27] $end
$var wire 1 g resultado [26] $end
$var wire 1 h resultado [25] $end
$var wire 1 i resultado [24] $end
$var wire 1 j resultado [23] $end
$var wire 1 k resultado [22] $end
$var wire 1 l resultado [21] $end
$var wire 1 m resultado [20] $end
$var wire 1 n resultado [19] $end
$var wire 1 o resultado [18] $end
$var wire 1 p resultado [17] $end
$var wire 1 q resultado [16] $end
$var wire 1 r resultado [15] $end
$var wire 1 s resultado [14] $end
$var wire 1 t resultado [13] $end
$var wire 1 u resultado [12] $end
$var wire 1 v resultado [11] $end
$var wire 1 w resultado [10] $end
$var wire 1 x resultado [9] $end
$var wire 1 y resultado [8] $end
$var wire 1 z resultado [7] $end
$var wire 1 { resultado [6] $end
$var wire 1 | resultado [5] $end
$var wire 1 } resultado [4] $end
$var wire 1 ~ resultado [3] $end
$var wire 1 !! resultado [2] $end
$var wire 1 "! resultado [1] $end
$var wire 1 #! resultado [0] $end
$var wire 1 $! sel [1] $end
$var wire 1 %! sel [0] $end
$var wire 1 &! zero $end

$scope module i1 $end
$var wire 1 '! gnd $end
$var wire 1 (! vcc $end
$var wire 1 )! unknown $end
$var wire 1 *! devoe $end
$var wire 1 +! devclrn $end
$var wire 1 ,! devpor $end
$var wire 1 -! ww_devoe $end
$var wire 1 .! ww_devclrn $end
$var wire 1 /! ww_devpor $end
$var wire 1 0! ww_A [31] $end
$var wire 1 1! ww_A [30] $end
$var wire 1 2! ww_A [29] $end
$var wire 1 3! ww_A [28] $end
$var wire 1 4! ww_A [27] $end
$var wire 1 5! ww_A [26] $end
$var wire 1 6! ww_A [25] $end
$var wire 1 7! ww_A [24] $end
$var wire 1 8! ww_A [23] $end
$var wire 1 9! ww_A [22] $end
$var wire 1 :! ww_A [21] $end
$var wire 1 ;! ww_A [20] $end
$var wire 1 <! ww_A [19] $end
$var wire 1 =! ww_A [18] $end
$var wire 1 >! ww_A [17] $end
$var wire 1 ?! ww_A [16] $end
$var wire 1 @! ww_A [15] $end
$var wire 1 A! ww_A [14] $end
$var wire 1 B! ww_A [13] $end
$var wire 1 C! ww_A [12] $end
$var wire 1 D! ww_A [11] $end
$var wire 1 E! ww_A [10] $end
$var wire 1 F! ww_A [9] $end
$var wire 1 G! ww_A [8] $end
$var wire 1 H! ww_A [7] $end
$var wire 1 I! ww_A [6] $end
$var wire 1 J! ww_A [5] $end
$var wire 1 K! ww_A [4] $end
$var wire 1 L! ww_A [3] $end
$var wire 1 M! ww_A [2] $end
$var wire 1 N! ww_A [1] $end
$var wire 1 O! ww_A [0] $end
$var wire 1 P! ww_B [31] $end
$var wire 1 Q! ww_B [30] $end
$var wire 1 R! ww_B [29] $end
$var wire 1 S! ww_B [28] $end
$var wire 1 T! ww_B [27] $end
$var wire 1 U! ww_B [26] $end
$var wire 1 V! ww_B [25] $end
$var wire 1 W! ww_B [24] $end
$var wire 1 X! ww_B [23] $end
$var wire 1 Y! ww_B [22] $end
$var wire 1 Z! ww_B [21] $end
$var wire 1 [! ww_B [20] $end
$var wire 1 \! ww_B [19] $end
$var wire 1 ]! ww_B [18] $end
$var wire 1 ^! ww_B [17] $end
$var wire 1 _! ww_B [16] $end
$var wire 1 `! ww_B [15] $end
$var wire 1 a! ww_B [14] $end
$var wire 1 b! ww_B [13] $end
$var wire 1 c! ww_B [12] $end
$var wire 1 d! ww_B [11] $end
$var wire 1 e! ww_B [10] $end
$var wire 1 f! ww_B [9] $end
$var wire 1 g! ww_B [8] $end
$var wire 1 h! ww_B [7] $end
$var wire 1 i! ww_B [6] $end
$var wire 1 j! ww_B [5] $end
$var wire 1 k! ww_B [4] $end
$var wire 1 l! ww_B [3] $end
$var wire 1 m! ww_B [2] $end
$var wire 1 n! ww_B [1] $end
$var wire 1 o! ww_B [0] $end
$var wire 1 p! ww_inverte_B $end
$var wire 1 q! ww_sel [1] $end
$var wire 1 r! ww_sel [0] $end
$var wire 1 s! ww_resultado [31] $end
$var wire 1 t! ww_resultado [30] $end
$var wire 1 u! ww_resultado [29] $end
$var wire 1 v! ww_resultado [28] $end
$var wire 1 w! ww_resultado [27] $end
$var wire 1 x! ww_resultado [26] $end
$var wire 1 y! ww_resultado [25] $end
$var wire 1 z! ww_resultado [24] $end
$var wire 1 {! ww_resultado [23] $end
$var wire 1 |! ww_resultado [22] $end
$var wire 1 }! ww_resultado [21] $end
$var wire 1 ~! ww_resultado [20] $end
$var wire 1 !" ww_resultado [19] $end
$var wire 1 "" ww_resultado [18] $end
$var wire 1 #" ww_resultado [17] $end
$var wire 1 $" ww_resultado [16] $end
$var wire 1 %" ww_resultado [15] $end
$var wire 1 &" ww_resultado [14] $end
$var wire 1 '" ww_resultado [13] $end
$var wire 1 (" ww_resultado [12] $end
$var wire 1 )" ww_resultado [11] $end
$var wire 1 *" ww_resultado [10] $end
$var wire 1 +" ww_resultado [9] $end
$var wire 1 ," ww_resultado [8] $end
$var wire 1 -" ww_resultado [7] $end
$var wire 1 ." ww_resultado [6] $end
$var wire 1 /" ww_resultado [5] $end
$var wire 1 0" ww_resultado [4] $end
$var wire 1 1" ww_resultado [3] $end
$var wire 1 2" ww_resultado [2] $end
$var wire 1 3" ww_resultado [1] $end
$var wire 1 4" ww_resultado [0] $end
$var wire 1 5" ww_zero $end
$var wire 1 6" \resultado[0]~output_o\ $end
$var wire 1 7" \resultado[1]~output_o\ $end
$var wire 1 8" \resultado[2]~output_o\ $end
$var wire 1 9" \resultado[3]~output_o\ $end
$var wire 1 :" \resultado[4]~output_o\ $end
$var wire 1 ;" \resultado[5]~output_o\ $end
$var wire 1 <" \resultado[6]~output_o\ $end
$var wire 1 =" \resultado[7]~output_o\ $end
$var wire 1 >" \resultado[8]~output_o\ $end
$var wire 1 ?" \resultado[9]~output_o\ $end
$var wire 1 @" \resultado[10]~output_o\ $end
$var wire 1 A" \resultado[11]~output_o\ $end
$var wire 1 B" \resultado[12]~output_o\ $end
$var wire 1 C" \resultado[13]~output_o\ $end
$var wire 1 D" \resultado[14]~output_o\ $end
$var wire 1 E" \resultado[15]~output_o\ $end
$var wire 1 F" \resultado[16]~output_o\ $end
$var wire 1 G" \resultado[17]~output_o\ $end
$var wire 1 H" \resultado[18]~output_o\ $end
$var wire 1 I" \resultado[19]~output_o\ $end
$var wire 1 J" \resultado[20]~output_o\ $end
$var wire 1 K" \resultado[21]~output_o\ $end
$var wire 1 L" \resultado[22]~output_o\ $end
$var wire 1 M" \resultado[23]~output_o\ $end
$var wire 1 N" \resultado[24]~output_o\ $end
$var wire 1 O" \resultado[25]~output_o\ $end
$var wire 1 P" \resultado[26]~output_o\ $end
$var wire 1 Q" \resultado[27]~output_o\ $end
$var wire 1 R" \resultado[28]~output_o\ $end
$var wire 1 S" \resultado[29]~output_o\ $end
$var wire 1 T" \resultado[30]~output_o\ $end
$var wire 1 U" \resultado[31]~output_o\ $end
$var wire 1 V" \zero~output_o\ $end
$var wire 1 W" \inverte_B~input_o\ $end
$var wire 1 X" \B[0]~input_o\ $end
$var wire 1 Y" \A[0]~input_o\ $end
$var wire 1 Z" \sel[0]~input_o\ $end
$var wire 1 [" \sel[1]~input_o\ $end
$var wire 1 \" \A[31]~input_o\ $end
$var wire 1 ]" \B[31]~input_o\ $end
$var wire 1 ^" \ULA31|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 _" \A[1]~input_o\ $end
$var wire 1 `" \B[1]~input_o\ $end
$var wire 1 a" \ULA1|somador|carry_out~combout\ $end
$var wire 1 b" \A[2]~input_o\ $end
$var wire 1 c" \B[2]~input_o\ $end
$var wire 1 d" \ULA2|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 e" \A[3]~input_o\ $end
$var wire 1 f" \B[3]~input_o\ $end
$var wire 1 g" \ULA3|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 h" \A[4]~input_o\ $end
$var wire 1 i" \B[4]~input_o\ $end
$var wire 1 j" \ULA4|somador|soma~0_combout\ $end
$var wire 1 k" \ULA4|somador|carry_out~0_combout\ $end
$var wire 1 l" \ULA4|somador|carry_out~1_combout\ $end
$var wire 1 m" \A[5]~input_o\ $end
$var wire 1 n" \B[5]~input_o\ $end
$var wire 1 o" \ULA5|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 p" \A[6]~input_o\ $end
$var wire 1 q" \B[6]~input_o\ $end
$var wire 1 r" \ULA6|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 s" \ULA6|somador|carry_out~combout\ $end
$var wire 1 t" \A[7]~input_o\ $end
$var wire 1 u" \B[7]~input_o\ $end
$var wire 1 v" \ULA7|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 w" \A[8]~input_o\ $end
$var wire 1 x" \B[8]~input_o\ $end
$var wire 1 y" \ULA8|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 z" \A[9]~input_o\ $end
$var wire 1 {" \B[9]~input_o\ $end
$var wire 1 |" \ULA9|somador|soma~0_combout\ $end
$var wire 1 }" \ULA9|somador|carry_out~0_combout\ $end
$var wire 1 ~" \ULA9|somador|carry_out~1_combout\ $end
$var wire 1 !# \A[10]~input_o\ $end
$var wire 1 "# \B[10]~input_o\ $end
$var wire 1 ## \ULA10|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 $# \A[11]~input_o\ $end
$var wire 1 %# \B[11]~input_o\ $end
$var wire 1 &# \ULA11|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 '# \ULA11|somador|carry_out~combout\ $end
$var wire 1 (# \A[12]~input_o\ $end
$var wire 1 )# \B[12]~input_o\ $end
$var wire 1 *# \ULA12|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 +# \A[13]~input_o\ $end
$var wire 1 ,# \B[13]~input_o\ $end
$var wire 1 -# \ULA13|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 .# \A[14]~input_o\ $end
$var wire 1 /# \B[14]~input_o\ $end
$var wire 1 0# \ULA14|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 1# \ULA14|somador|soma~0_combout\ $end
$var wire 1 2# \ULA14|somador|carry_out~0_combout\ $end
$var wire 1 3# \ULA14|somador|carry_out~1_combout\ $end
$var wire 1 4# \A[15]~input_o\ $end
$var wire 1 5# \B[15]~input_o\ $end
$var wire 1 6# \ULA15|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 7# \A[16]~input_o\ $end
$var wire 1 8# \B[16]~input_o\ $end
$var wire 1 9# \ULA16|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 :# \ULA16|somador|carry_out~combout\ $end
$var wire 1 ;# \A[17]~input_o\ $end
$var wire 1 <# \B[17]~input_o\ $end
$var wire 1 =# \ULA17|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 ># \A[18]~input_o\ $end
$var wire 1 ?# \B[18]~input_o\ $end
$var wire 1 @# \ULA18|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 A# \A[19]~input_o\ $end
$var wire 1 B# \B[19]~input_o\ $end
$var wire 1 C# \ULA19|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 D# \ULA19|somador|soma~0_combout\ $end
$var wire 1 E# \ULA19|somador|carry_out~0_combout\ $end
$var wire 1 F# \ULA19|somador|carry_out~1_combout\ $end
$var wire 1 G# \A[20]~input_o\ $end
$var wire 1 H# \B[20]~input_o\ $end
$var wire 1 I# \ULA20|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 J# \A[21]~input_o\ $end
$var wire 1 K# \B[21]~input_o\ $end
$var wire 1 L# \ULA21|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 M# \ULA21|somador|carry_out~combout\ $end
$var wire 1 N# \A[22]~input_o\ $end
$var wire 1 O# \B[22]~input_o\ $end
$var wire 1 P# \ULA22|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 Q# \A[23]~input_o\ $end
$var wire 1 R# \B[23]~input_o\ $end
$var wire 1 S# \ULA23|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 T# \A[24]~input_o\ $end
$var wire 1 U# \B[24]~input_o\ $end
$var wire 1 V# \ULA24|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 W# \ULA24|somador|soma~0_combout\ $end
$var wire 1 X# \ULA24|somador|carry_out~0_combout\ $end
$var wire 1 Y# \ULA24|somador|carry_out~1_combout\ $end
$var wire 1 Z# \A[25]~input_o\ $end
$var wire 1 [# \B[25]~input_o\ $end
$var wire 1 \# \ULA25|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 ]# \A[26]~input_o\ $end
$var wire 1 ^# \B[26]~input_o\ $end
$var wire 1 _# \ULA26|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 `# \ULA26|somador|carry_out~combout\ $end
$var wire 1 a# \A[27]~input_o\ $end
$var wire 1 b# \B[27]~input_o\ $end
$var wire 1 c# \ULA27|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 d# \A[28]~input_o\ $end
$var wire 1 e# \B[28]~input_o\ $end
$var wire 1 f# \ULA28|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 g# \A[29]~input_o\ $end
$var wire 1 h# \B[29]~input_o\ $end
$var wire 1 i# \ULA29|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 j# \ULA29|somador|soma~0_combout\ $end
$var wire 1 k# \ULA29|somador|carry_out~0_combout\ $end
$var wire 1 l# \ULA29|somador|carry_out~1_combout\ $end
$var wire 1 m# \A[30]~input_o\ $end
$var wire 1 n# \B[30]~input_o\ $end
$var wire 1 o# \ULA30|mux_inversor|saida_MUX~0_combout\ $end
$var wire 1 p# \ULA31|overflow~0_combout\ $end
$var wire 1 q# \ULA0|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 r# \ULA0|somador|carry_out~0_combout\ $end
$var wire 1 s# \ULA1|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 t# \ULA2|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 u# \ULA2|somador|carry_out~combout\ $end
$var wire 1 v# \ULA3|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 w# \ULA3|somador|carry_out~combout\ $end
$var wire 1 x# \ULA4|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 y# \ULA5|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 z# \ULA5|somador|carry_out~combout\ $end
$var wire 1 {# \ULA6|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 |# \ULA7|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 }# \ULA8|somador|soma~0_combout\ $end
$var wire 1 ~# \ULA2|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 !$ \ULA8|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 "$ \ULA8|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 #$ \ULA8|somador|carry_out~combout\ $end
$var wire 1 $$ \ULA9|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 %$ \ULA10|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 &$ \ULA10|somador|carry_out~combout\ $end
$var wire 1 '$ \ULA11|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 ($ \ULA12|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 )$ \ULA13|somador|soma~0_combout\ $end
$var wire 1 *$ \ULA13|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 +$ \ULA13|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 ,$ \ULA13|somador|carry_out~combout\ $end
$var wire 1 -$ \ULA14|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 .$ \ULA15|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 /$ \ULA15|somador|carry_out~combout\ $end
$var wire 1 0$ \ULA16|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 1$ \ULA17|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 2$ \ULA18|somador|soma~0_combout\ $end
$var wire 1 3$ \ULA18|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 4$ \ULA18|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 5$ \ULA18|somador|carry_out~combout\ $end
$var wire 1 6$ \ULA19|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 7$ \ULA20|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 8$ \ULA20|somador|carry_out~combout\ $end
$var wire 1 9$ \ULA21|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 :$ \ULA22|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 ;$ \ULA23|somador|soma~0_combout\ $end
$var wire 1 <$ \ULA23|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 =$ \ULA23|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 >$ \ULA23|somador|carry_out~combout\ $end
$var wire 1 ?$ \ULA24|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 @$ \ULA25|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 A$ \ULA25|somador|carry_out~combout\ $end
$var wire 1 B$ \ULA26|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 C$ \ULA27|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 D$ \ULA28|somador|soma~0_combout\ $end
$var wire 1 E$ \ULA28|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 F$ \ULA28|mux_seletor|saida_MUX~1_combout\ $end
$var wire 1 G$ \ULA28|somador|carry_out~combout\ $end
$var wire 1 H$ \ULA29|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 I$ \ULA30|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 J$ \ULA30|somador|carry_out~combout\ $end
$var wire 1 K$ \ULA31|mux_seletor|saida_MUX~0_combout\ $end
$var wire 1 L$ \zero~0_combout\ $end
$var wire 1 M$ \zero~1_combout\ $end
$var wire 1 N$ \zero~2_combout\ $end
$var wire 1 O$ \zero~3_combout\ $end
$var wire 1 P$ \zero~4_combout\ $end
$var wire 1 Q$ \zero~5_combout\ $end
$var wire 1 R$ \zero~6_combout\ $end
$var wire 1 S$ \zero~7_combout\ $end
$var wire 1 T$ \zero~8_combout\ $end
$var wire 1 U$ \ULA3|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 V$ \ULA2|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 W$ \ULA14|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 X$ \ULA3|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Y$ \ULA1|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Z$ \ULA0|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 [$ \ULA14|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 \$ \ULA19|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 ]$ \ULA0|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ^$ \ULA31|ALT_INV_overflow~0_combout\ $end
$var wire 1 _$ \ULA19|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 `$ \ULA19|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 a$ \ULA18|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 b$ \ULA17|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 c$ \ULA16|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 d$ \ULA30|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 e$ \ULA16|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 f$ \ULA13|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 g$ \ULA15|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 h$ \ULA12|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 i$ \ULA14|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 j$ \ULA11|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 k$ \ULA14|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 l$ \ULA2|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 m$ \ULA19|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 n$ \ULA27|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 o$ \ULA26|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 p$ \ULA26|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 q$ \ULA25|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 r$ \ULA24|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 s$ \ULA24|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 t$ \ULA29|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 u$ \ULA24|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 v$ \ULA29|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 w$ \ULA24|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 x$ \ULA23|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 y$ \ULA22|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 z$ \ULA29|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 {$ \ULA21|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 |$ \ULA29|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 }$ \ULA28|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ~$ \ULA21|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 !% \ULA20|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 "% \ULA11|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 #% \ALT_INV_A[18]~input_o\ $end
$var wire 1 $% \ALT_INV_B[17]~input_o\ $end
$var wire 1 %% \ALT_INV_A[17]~input_o\ $end
$var wire 1 &% \ALT_INV_B[16]~input_o\ $end
$var wire 1 '% \ALT_INV_A[16]~input_o\ $end
$var wire 1 (% \ALT_INV_B[15]~input_o\ $end
$var wire 1 )% \ALT_INV_A[15]~input_o\ $end
$var wire 1 *% \ALT_INV_B[14]~input_o\ $end
$var wire 1 +% \ALT_INV_A[14]~input_o\ $end
$var wire 1 ,% \ALT_INV_B[13]~input_o\ $end
$var wire 1 -% \ALT_INV_A[13]~input_o\ $end
$var wire 1 .% \ALT_INV_B[12]~input_o\ $end
$var wire 1 /% \ALT_INV_A[12]~input_o\ $end
$var wire 1 0% \ALT_INV_B[11]~input_o\ $end
$var wire 1 1% \ALT_INV_A[11]~input_o\ $end
$var wire 1 2% \ALT_INV_B[10]~input_o\ $end
$var wire 1 3% \ALT_INV_A[10]~input_o\ $end
$var wire 1 4% \ALT_INV_B[9]~input_o\ $end
$var wire 1 5% \ALT_INV_A[9]~input_o\ $end
$var wire 1 6% \ALT_INV_B[8]~input_o\ $end
$var wire 1 7% \ALT_INV_A[8]~input_o\ $end
$var wire 1 8% \ALT_INV_B[7]~input_o\ $end
$var wire 1 9% \ALT_INV_A[7]~input_o\ $end
$var wire 1 :% \ALT_INV_B[6]~input_o\ $end
$var wire 1 ;% \ALT_INV_A[6]~input_o\ $end
$var wire 1 <% \ALT_INV_B[5]~input_o\ $end
$var wire 1 =% \ALT_INV_A[5]~input_o\ $end
$var wire 1 >% \ALT_INV_B[4]~input_o\ $end
$var wire 1 ?% \ALT_INV_A[4]~input_o\ $end
$var wire 1 @% \ALT_INV_B[3]~input_o\ $end
$var wire 1 A% \ALT_INV_A[3]~input_o\ $end
$var wire 1 B% \ALT_INV_B[2]~input_o\ $end
$var wire 1 C% \ALT_INV_A[2]~input_o\ $end
$var wire 1 D% \ALT_INV_B[1]~input_o\ $end
$var wire 1 E% \ALT_INV_A[1]~input_o\ $end
$var wire 1 F% \ALT_INV_B[31]~input_o\ $end
$var wire 1 G% \ALT_INV_A[31]~input_o\ $end
$var wire 1 H% \ALT_INV_sel[1]~input_o\ $end
$var wire 1 I% \ALT_INV_sel[0]~input_o\ $end
$var wire 1 J% \ALT_INV_A[0]~input_o\ $end
$var wire 1 K% \ALT_INV_B[0]~input_o\ $end
$var wire 1 L% \ALT_INV_inverte_B~input_o\ $end
$var wire 1 M% \ALT_INV_zero~8_combout\ $end
$var wire 1 N% \ALT_INV_zero~7_combout\ $end
$var wire 1 O% \ALT_INV_zero~6_combout\ $end
$var wire 1 P% \ALT_INV_zero~5_combout\ $end
$var wire 1 Q% \ALT_INV_zero~4_combout\ $end
$var wire 1 R% \ALT_INV_zero~3_combout\ $end
$var wire 1 S% \ALT_INV_zero~2_combout\ $end
$var wire 1 T% \ALT_INV_zero~1_combout\ $end
$var wire 1 U% \ALT_INV_zero~0_combout\ $end
$var wire 1 V% \ULA31|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 W% \ULA30|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 X% \ULA30|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Y% \ULA29|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Z% \ULA28|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 [% \ULA28|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 \% \ULA28|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ]% \ULA28|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 ^% \ULA27|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 _% \ULA26|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 `% \ULA25|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 a% \ULA25|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 b% \ULA24|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 c% \ULA23|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 d% \ULA23|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 e% \ULA23|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 f% \ULA23|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 g% \ULA22|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 h% \ULA21|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 i% \ULA20|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 j% \ULA20|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 k% \ULA19|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 l% \ULA18|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 m% \ULA18|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 n% \ULA18|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 o% \ULA18|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 p% \ULA17|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 q% \ULA16|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 r% \ULA15|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 s% \ULA15|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 t% \ULA14|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 u% \ULA13|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 v% \ULA13|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 w% \ULA13|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 x% \ULA13|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 y% \ULA12|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 z% \ULA11|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 {% \ULA10|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 |% \ULA10|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 }% \ULA9|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 ~% \ULA8|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 !& \ULA8|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 "& \ULA8|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 #& \ULA2|mux_seletor|ALT_INV_saida_MUX~1_combout\ $end
$var wire 1 $& \ULA8|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 %& \ULA7|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 && \ULA6|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 '& \ULA5|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 (& \ULA5|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 )& \ULA4|mux_seletor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 *& \ALT_INV_B[30]~input_o\ $end
$var wire 1 +& \ALT_INV_A[30]~input_o\ $end
$var wire 1 ,& \ALT_INV_B[29]~input_o\ $end
$var wire 1 -& \ALT_INV_A[29]~input_o\ $end
$var wire 1 .& \ALT_INV_B[28]~input_o\ $end
$var wire 1 /& \ALT_INV_A[28]~input_o\ $end
$var wire 1 0& \ALT_INV_B[27]~input_o\ $end
$var wire 1 1& \ALT_INV_A[27]~input_o\ $end
$var wire 1 2& \ALT_INV_B[26]~input_o\ $end
$var wire 1 3& \ALT_INV_A[26]~input_o\ $end
$var wire 1 4& \ALT_INV_B[25]~input_o\ $end
$var wire 1 5& \ALT_INV_A[25]~input_o\ $end
$var wire 1 6& \ALT_INV_B[24]~input_o\ $end
$var wire 1 7& \ALT_INV_A[24]~input_o\ $end
$var wire 1 8& \ALT_INV_B[23]~input_o\ $end
$var wire 1 9& \ALT_INV_A[23]~input_o\ $end
$var wire 1 :& \ALT_INV_B[22]~input_o\ $end
$var wire 1 ;& \ALT_INV_A[22]~input_o\ $end
$var wire 1 <& \ALT_INV_B[21]~input_o\ $end
$var wire 1 =& \ALT_INV_A[21]~input_o\ $end
$var wire 1 >& \ALT_INV_B[20]~input_o\ $end
$var wire 1 ?& \ALT_INV_A[20]~input_o\ $end
$var wire 1 @& \ALT_INV_B[19]~input_o\ $end
$var wire 1 A& \ALT_INV_A[19]~input_o\ $end
$var wire 1 B& \ALT_INV_B[18]~input_o\ $end
$var wire 1 C& \ULA10|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 D& \ULA9|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 E& \ULA9|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 F& \ULA9|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 G& \ULA8|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 H& \ULA7|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 I& \ULA6|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 J& \ULA6|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 K& \ULA5|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 L& \ULA4|somador|ALT_INV_carry_out~1_combout\ $end
$var wire 1 M& \ULA4|somador|ALT_INV_carry_out~0_combout\ $end
$var wire 1 N& \ULA4|somador|ALT_INV_soma~0_combout\ $end
$var wire 1 O& \ULA3|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 P& \ULA2|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$var wire 1 Q& \ULA1|somador|ALT_INV_carry_out~combout\ $end
$var wire 1 R& \ULA31|mux_inversor|ALT_INV_saida_MUX~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0a
0&!
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
1y
0z
1{
0|
1}
1~
1!!
1"!
1#!
0'!
1(!
x)!
1*!
1+!
1,!
1-!
1.!
1/!
0p!
05"
16"
17"
18"
19"
1:"
0;"
1<"
0="
1>"
1?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
1`"
0a"
1b"
0c"
0d"
1e"
0f"
0g"
0h"
1i"
1j"
0k"
0l"
1m"
1n"
1o"
0p"
0q"
0r"
1s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
1{"
1|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
1:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
1q#
0r#
1s#
1t#
0u#
1v#
0w#
1x#
0y#
0z#
1{#
0|#
1}#
1~#
0!$
1"$
0#$
1$$
0%$
1&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
1/$
00$
01$
02$
03$
04$
05$
06$
07$
18$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
1A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
1J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
1T$
1U$
0V$
1W$
0X$
0Y$
1Z$
1[$
1\$
0]$
1^$
1_$
1`$
1a$
1b$
0c$
1d$
1e$
1f$
1g$
1h$
1i$
0j$
1k$
1l$
1m$
1n$
0o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
0{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
04%
15%
16%
07%
18%
19%
1:%
1;%
0<%
0=%
0>%
1?%
1@%
0A%
1B%
0C%
0D%
1E%
1F%
1G%
0H%
1I%
1J%
0K%
1L%
0M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
0W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
0`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
0i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
0r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
0{%
1|%
0}%
1~%
0!&
1"&
0#&
0$&
1%&
0&&
1'&
1(&
0)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
0F&
1G&
1H&
0I&
1J&
0K&
1L&
1M&
0N&
1O&
1P&
1Q&
1R&
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
1;
0<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
1[
1\
0]
0^
1_
1`
1$!
0%!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
1J!
0K!
1L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
1j!
1k!
0l!
0m!
1n!
1o!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
1,"
0-"
1."
0/"
10"
11"
12"
13"
14"
$end
#100000
1:
0;
1<
0>
1@
0W
0\
1]
1^
0_
1a
1O!
0M!
1K!
0J!
1I!
0n!
1m!
1l!
0k!
0f!
1p!
1W"
0{"
0i"
1f"
1c"
0`"
1p"
0m"
1h"
0b"
1Y"
0J%
1C%
0?%
1=%
0;%
1D%
0B%
0@%
1>%
14%
0L%
1^"
0o"
1r"
1v"
1y"
1##
1&#
1*#
1-#
10#
16#
19#
1=#
1@#
1C#
1I#
1L#
1P#
1S#
1V#
1\#
1_#
1c#
1f#
1i#
1o#
0{#
1y#
1z#
0j"
1l"
0x#
0t#
1a"
0q#
1r#
0Z$
1]$
0Q&
1V$
1)&
0L&
1N&
0'&
0(&
1&&
0d$
0|$
0}$
0n$
0p$
0q$
0w$
0x$
0y$
0~$
0!%
0`$
0a$
0b$
0e$
0g$
0W$
0f$
0h$
0"%
0C&
0G&
0H&
0J&
1K&
0R&
1K$
1|#
1}"
0}#
1#$
1%$
1'$
1($
1)$
11#
1-$
1.$
10$
11$
12$
1D#
16$
17$
19$
1:$
1;$
1W#
1?$
1@$
1B$
1C$
1D$
1j#
1H$
1p#
1I$
0s"
1t#
0s#
1Y$
0V$
1I&
0X%
0^$
0Y%
0v$
0]%
0^%
0_%
0a%
0b%
0u$
0f%
0g%
0h%
0j%
0k%
0_$
0o%
0p%
0q%
0s%
0t%
0[$
0x%
0y%
0z%
0|%
0~%
1$&
0E&
0%&
0V%
06"
08"
0:"
1;"
0<"
0'#
0%$
0&$
0$$
1+$
14$
1=$
1F$
0|#
04"
02"
00"
1/"
0."
1%&
0[%
0d%
0m%
0v%
1}%
1{%
1|%
1j$
0#!
0!!
0}
1|
0{
07"
18"
1T"
1S"
1Q"
1P"
1O"
1N"
1L"
1K"
1J"
1I"
1G"
1F"
1E"
1D"
1B"
1A"
1@"
1="
1U"
12#
0($
0+$
1,$
0'$
03"
12"
1t!
1u!
1w!
1x!
1y!
1z!
1|!
1}!
1~!
1!"
1#"
1$"
1%"
1&"
1("
1)"
1*"
1-"
1s!
1z%
0u%
1v%
1y%
0k$
0"!
1!!
1z
1w
1v
1u
1s
1r
1q
1p
1n
1m
1l
1k
1i
1h
1g
1f
1d
1c
1b
0="
1R"
1M"
1H"
1C"
0?"
0@"
0:#
0.$
0/$
0-$
0-"
1v!
1{!
1""
1'"
0+"
0*"
1t%
1r%
1s%
1c$
0z
0x
0w
1t
1o
1j
1e
0A"
0C"
0B"
1E#
01$
04$
15$
00$
0)"
0'"
0("
1q%
0l%
1m%
1p%
0\$
0v
0u
0t
0D"
0E"
0M#
07$
08$
06$
0&"
0%"
1k%
1i%
1j%
1{$
0s
0r
0F"
0H"
0G"
1X#
0:$
0=$
1>$
09$
0$"
0""
0#"
1h%
0c%
1d%
1g%
0s$
0q
0p
0o
0I"
0J"
0`#
0@$
0A$
0?$
0!"
0~!
1b%
1`%
1a%
1o$
0n
0m
0K"
0M"
0L"
1k#
0C$
0F$
1G$
0B$
0}!
0{!
0|!
1_%
0Z%
1[%
1^%
0t$
0l
0k
0j
0N"
0O"
0p#
0I$
0J$
0H$
0z!
0y!
1Y%
1W%
1X%
1^$
0i
0h
0P"
0R"
0Q"
0K$
0x!
0v!
0w!
1V%
0g
0f
0e
0S"
0T"
0u!
0t!
0d
0c
0U"
0s!
0b
#200000
0:
0<
0@
0]
0^
0a
08
0=
0[
0`
0$!
0O!
0L!
0K!
0I!
0G!
0o!
0m!
0l!
0j!
0p!
0q!
0["
0W"
0n"
0f"
0c"
0X"
0w"
0p"
0h"
0e"
0Y"
1J%
1A%
1?%
1;%
17%
1K%
1B%
1@%
1<%
1L%
1H%
0t#
0y#
0~#
0^"
0r"
0v"
0y"
0|"
0##
0&#
0*#
0-#
00#
06#
09#
0=#
0@#
0C#
0I#
0L#
0P#
0S#
0V#
0\#
0_#
0c#
0f#
0i#
0o#
1}#
1s"
0l"
0v#
0a"
0r#
1Z$
1Q&
1X$
1L&
0I&
0$&
1d$
1|$
1}$
1n$
1p$
1q$
1w$
1x$
1y$
1~$
1!%
1`$
1a$
1b$
1e$
1g$
1W$
1f$
1h$
1"%
1C&
1F&
1G&
1H&
1J&
1R&
1#&
1(&
1V$
0}#
1&$
1'#
02#
0)$
0,$
01#
1/$
1:#
0E#
02$
05$
0D#
18$
1M#
0X#
0;$
0>$
0W#
1A$
1`#
0k#
0D$
0G$
0j#
1J$
0}"
0"$
0#$
1L$
0U%
1~%
1!&
1E&
0W%
1v$
1Z%
1]%
1t$
0o$
0`%
1u$
1c%
1f%
1s$
0{$
0i%
1_$
1l%
1o%
1\$
0c$
0r%
1[$
1u%
1x%
1k$
0j$
0{%
1$&
09"
0;"
08"
1M$
01"
0/"
02"
0T%
0!!
0~
0|
0>"
1N$
0,"
0S%
0y
1O$
0R%
1P$
0Q%
1Q$
0P%
1R$
0O%
1S$
0N%
0T$
1M%
1V"
15"
1&!
#1000000
