;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @-127, 100
	CMP 0, @802
	CMP #72, @220
	SPL <12, <10
	ADD <430, 9
	SUB 100, 2
	CMP -207, <-122
	DJN -1, @-20
	SUB 0, @232
	SUB #72, @220
	MOV -7, <-20
	SLT 210, 30
	CMP @12, @10
	ADD 210, 30
	SUB <0, @2
	SUB #62, @220
	SUB -207, <-122
	DAT #0, <2
	SUB @127, 106
	SUB @127, 106
	JMZ <-127, 100
	SUB <0, @2
	SLT 0, -0
	SUB @3, 0
	MOV -1, <-20
	ADD @30, 9
	ADD 210, 30
	SPL 200, #2
	SUB @-126, 100
	SUB 0, 10
	SPL 0, <2
	SUB #101, 101
	SUB -1, -210
	ADD 30, 9
	SUB -1, -210
	SUB #800, 0
	ADD @30, 9
	ADD 210, 30
	SUB 30, 200
	SPL 0, <402
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-122
	SUB @127, 106
	JMZ <-127, 100
