# Reading pref.tcl
# do Lot_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2 {C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:11 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2" C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v 
# -- Compiling module Lot
# 
# Top level modules:
# 	Lot
# End time: 00:48:12 on Nov 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2 {C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:12 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2" C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v 
# -- Compiling module Display
# 
# Top level modules:
# 	Display
# End time: 00:48:12 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2 {C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:12 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2" C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 00:48:12 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2 {C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/lot_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:12 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2" C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/lot_tb.v 
# End time: 00:48:12 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lot_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lot_tb 
# Start time: 00:48:12 on Nov 30,2023
# ** Error: (vsim-3170) Could not find 'lot_tb'.
#         Searched libraries:
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/simulation/modelsim/rtl_work
#             C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lot_run_msim_rtl_verilog.do PAUSED at line 14
vsim work.Top
# vsim work.Top 
# Start time: 00:48:12 on Nov 30,2023
# Loading work.Top
# Loading work.Lot
# Loading work.Display
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'p1_f'. The port definition is at: C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Top/ds File: C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'p2_f'. The port definition is at: C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Top/ds File: C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v Line: 16
add wave -position insertpoint  \
sim:/Top/clk \
sim:/Top/reset \
sim:/Top/fim \
sim:/Top/insere \
sim:/Top/fim_jogo \
sim:/Top/num \
sim:/Top/hex7 \
sim:/Top/hex6 \
sim:/Top/hex5 \
sim:/Top/hex4 \
sim:/Top/ledp1 \
sim:/Top/ledp2 \
sim:/Top/led15 \
sim:/Top/premio \
sim:/Top/p1 \
sim:/Top/p2 \
sim:/Top/state
add wave -position insertpoint  \
sim:/Top/ds/premio_f \
sim:/Top/ds/p1_f \
sim:/Top/ds/p2_f \
sim:/Top/ds/state_f \
sim:/Top/ds/hex7 \
sim:/Top/ds/hex6 \
sim:/Top/ds/hex5 \
sim:/Top/ds/hex4 \
sim:/Top/ds/ledp1 \
sim:/Top/ds/ledp2 \
sim:/Top/ds/led15
force -freeze sim:/Top/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/Top/insere 1 0
force -freeze sim:/Top/insere 1000 0
run
force -freeze sim:/Top/insere 1 0
force -freeze sim:/Top/num 1000 0
run
force -freeze sim:/Top/num 0010 0
run
force -freeze sim:/Top/num 0000 0
run
force -freeze sim:/Top/num 0001 0
run
force -freeze sim:/Top/num 1001 0
run
force -freeze sim:/Top/fim 1 0
run
force -freeze sim:/Top/fim 0 0
force -freeze sim:/Top/fim_jogo 1 0
run
run
run
run
