vendor_name = ModelSim
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/MIPS.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/FETCH.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/IF_ID.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/DECODE.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/ID_EX.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/EXECUTE.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/EX_MEM.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/MEMORY.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/MEM_WB.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/WRITEBACK.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/ULA.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/PC.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/Controle.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/ControleULA.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/Banco_de_registradores.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemI.qip
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemI.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemD.qip
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemD.vhd
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/conf.mif
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/Waveform1.vwf
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/ULA.vwf
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/Waveform2.vwf
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/Waveform3.vwf
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/db/MIPS.cbx.xml
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera2/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/db/altsyncram_ohg1.tdf
source_file = 1, C:/Users/miche_000.ADMIN/Downloads/A1/conf.hex
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/db/altsyncram_tsa1.tdf
source_file = 1, C:/Users/miche_000.ADMIN/Desktop/Projeto final/db/altsyncram_48c1.tdf
design_name = MIPS
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~6 , EXECUTE_inst1|ULA_inst1|Add2~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~27 , EXECUTE_inst1|ULA_inst1|Add2~27, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~30 , EXECUTE_inst1|ULA_inst1|Add2~30, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~42 , EXECUTE_inst1|ULA_inst1|Add2~42, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~45 , EXECUTE_inst1|ULA_inst1|Add2~45, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~48 , EXECUTE_inst1|ULA_inst1|Add2~48, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~51 , EXECUTE_inst1|ULA_inst1|Add2~51, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~54 , EXECUTE_inst1|ULA_inst1|Add2~54, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~57 , EXECUTE_inst1|ULA_inst1|Add2~57, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~72 , EXECUTE_inst1|ULA_inst1|Add2~72, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~90 , EXECUTE_inst1|ULA_inst1|Add2~90, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~93 , EXECUTE_inst1|ULA_inst1|Add2~93, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~96 , EXECUTE_inst1|ULA_inst1|Add2~96, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~52 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~52, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[5] , ID_EX_inst1|reg1_out[5], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[6] , ID_EX_inst1|reg1_out[6], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[7] , ID_EX_inst1|reg1_out[7], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~54 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~54, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[8] , ID_EX_inst1|reg1_out[8], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[9] , ID_EX_inst1|reg1_out[9], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[10] , ID_EX_inst1|reg1_out[10], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~55 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~55, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[11] , ID_EX_inst1|reg1_out[11], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[12] , ID_EX_inst1|reg1_out[12], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[13] , ID_EX_inst1|reg1_out[13], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~56 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~56, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[14] , ID_EX_inst1|reg1_out[14], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[15] , ID_EX_inst1|reg1_out[15], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[16] , ID_EX_inst1|reg1_out[16], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~57 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~57, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~58 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~58, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[29] , ID_EX_inst1|reg1_out[29], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[30] , ID_EX_inst1|reg1_out[30], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[17] , ID_EX_inst1|reg1_out[17], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[18] , ID_EX_inst1|reg1_out[18], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[19] , ID_EX_inst1|reg1_out[19], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~59 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~59, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[20] , ID_EX_inst1|reg1_out[20], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[23] , ID_EX_inst1|reg1_out[23], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[26] , ID_EX_inst1|reg1_out[26], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~65 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~65, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~88 , EXECUTE_inst1|ULA_inst1|ShiftRight0~88, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~89 , EXECUTE_inst1|ULA_inst1|ShiftRight0~89, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~90 , EXECUTE_inst1|ULA_inst1|ShiftRight0~90, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~91 , EXECUTE_inst1|ULA_inst1|ShiftRight0~91, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~92 , EXECUTE_inst1|ULA_inst1|ShiftRight0~92, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~94 , EXECUTE_inst1|ULA_inst1|ShiftRight0~94, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~98 , EXECUTE_inst1|ULA_inst1|ShiftRight0~98, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[31] , ID_EX_inst1|reg1_out[31], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[28]~7 , EXECUTE_inst1|wire_MUXA_to_ULA[28]~7, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[27]~8 , EXECUTE_inst1|wire_MUXA_to_ULA[27]~8, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[26]~9 , EXECUTE_inst1|wire_MUXA_to_ULA[26]~9, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[25]~10 , EXECUTE_inst1|wire_MUXA_to_ULA[25]~10, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[24]~11 , EXECUTE_inst1|wire_MUXA_to_ULA[24]~11, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[23]~12 , EXECUTE_inst1|wire_MUXA_to_ULA[23]~12, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[22]~13 , EXECUTE_inst1|wire_MUXA_to_ULA[22]~13, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[21]~14 , EXECUTE_inst1|wire_MUXA_to_ULA[21]~14, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[20]~15 , EXECUTE_inst1|wire_MUXA_to_ULA[20]~15, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[19]~16 , EXECUTE_inst1|wire_MUXA_to_ULA[19]~16, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[18]~17 , EXECUTE_inst1|wire_MUXA_to_ULA[18]~17, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[17]~18 , EXECUTE_inst1|wire_MUXA_to_ULA[17]~18, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[14]~21 , EXECUTE_inst1|wire_MUXA_to_ULA[14]~21, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[13]~22 , EXECUTE_inst1|wire_MUXA_to_ULA[13]~22, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[12]~23 , EXECUTE_inst1|wire_MUXA_to_ULA[12]~23, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[11]~24 , EXECUTE_inst1|wire_MUXA_to_ULA[11]~24, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[10]~25 , EXECUTE_inst1|wire_MUXA_to_ULA[10]~25, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[9]~26 , EXECUTE_inst1|wire_MUXA_to_ULA[9]~26, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[8]~27 , EXECUTE_inst1|wire_MUXA_to_ULA[8]~27, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[7]~28 , EXECUTE_inst1|wire_MUXA_to_ULA[7]~28, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[6]~29 , EXECUTE_inst1|wire_MUXA_to_ULA[6]~29, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[5]~30 , EXECUTE_inst1|wire_MUXA_to_ULA[5]~30, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~67 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~67, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~107 , EXECUTE_inst1|ULA_inst1|ShiftRight0~107, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~108 , EXECUTE_inst1|ULA_inst1|ShiftRight0~108, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~109 , EXECUTE_inst1|ULA_inst1|ShiftRight0~109, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~78 , EXECUTE_inst1|ULA_inst1|ShiftRight1~78, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~110 , EXECUTE_inst1|ULA_inst1|ShiftRight0~110, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~111 , EXECUTE_inst1|ULA_inst1|ShiftRight0~111, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~112 , EXECUTE_inst1|ULA_inst1|ShiftRight0~112, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~113 , EXECUTE_inst1|ULA_inst1|ShiftRight0~113, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~114 , EXECUTE_inst1|ULA_inst1|ShiftRight0~114, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~118 , EXECUTE_inst1|ULA_inst1|ShiftRight0~118, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~79 , EXECUTE_inst1|ULA_inst1|ShiftRight1~79, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~80 , EXECUTE_inst1|ULA_inst1|ShiftRight1~80, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~81 , EXECUTE_inst1|ULA_inst1|ShiftRight1~81, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~82 , EXECUTE_inst1|ULA_inst1|ShiftRight1~82, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~84 , EXECUTE_inst1|ULA_inst1|ShiftRight1~84, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~7 , EXECUTE_inst1|ULA_inst1|Mux30~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~4 , EXECUTE_inst1|ULA_inst1|Mux28~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~85 , EXECUTE_inst1|ULA_inst1|ShiftRight1~85, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~0 , EXECUTE_inst1|ULA_inst1|Mux29~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~87 , EXECUTE_inst1|ULA_inst1|ShiftRight1~87, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~1 , EXECUTE_inst1|ULA_inst1|Mux29~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~69 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~69, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~93 , EXECUTE_inst1|ULA_inst1|ShiftRight1~93, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~94 , EXECUTE_inst1|ULA_inst1|ShiftRight1~94, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~95 , EXECUTE_inst1|ULA_inst1|ShiftRight1~95, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~97 , EXECUTE_inst1|ULA_inst1|ShiftRight1~97, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~98 , EXECUTE_inst1|ULA_inst1|ShiftRight1~98, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~100 , EXECUTE_inst1|ULA_inst1|ShiftRight1~100, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~125 , EXECUTE_inst1|ULA_inst1|ShiftRight0~125, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~126 , EXECUTE_inst1|ULA_inst1|ShiftRight0~126, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~70 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~70, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~2 , EXECUTE_inst1|ULA_inst1|Mux29~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~3 , EXECUTE_inst1|ULA_inst1|Mux29~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~4 , EXECUTE_inst1|ULA_inst1|Mux29~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~5 , EXECUTE_inst1|ULA_inst1|Mux29~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~6 , EXECUTE_inst1|ULA_inst1|Mux29~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~101 , EXECUTE_inst1|ULA_inst1|ShiftRight1~101, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~102 , EXECUTE_inst1|ULA_inst1|ShiftRight1~102, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~11 , EXECUTE_inst1|ULA_inst1|Mux28~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~103 , EXECUTE_inst1|ULA_inst1|ShiftRight1~103, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~104 , EXECUTE_inst1|ULA_inst1|ShiftRight1~104, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~127 , EXECUTE_inst1|ULA_inst1|ShiftRight0~127, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~12 , EXECUTE_inst1|ULA_inst1|Mux28~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~128 , EXECUTE_inst1|ULA_inst1|ShiftRight0~128, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~106 , EXECUTE_inst1|ULA_inst1|ShiftRight1~106, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~129 , EXECUTE_inst1|ULA_inst1|ShiftRight0~129, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~130 , EXECUTE_inst1|ULA_inst1|ShiftRight0~130, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~131 , EXECUTE_inst1|ULA_inst1|ShiftRight0~131, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~133 , EXECUTE_inst1|ULA_inst1|ShiftRight0~133, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~134 , EXECUTE_inst1|ULA_inst1|ShiftRight0~134, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~0 , EXECUTE_inst1|ULA_inst1|Mux27~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~1 , EXECUTE_inst1|ULA_inst1|Mux27~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~2 , EXECUTE_inst1|ULA_inst1|Mux27~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~3 , EXECUTE_inst1|ULA_inst1|Mux27~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~135 , EXECUTE_inst1|ULA_inst1|ShiftRight0~135, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~4 , EXECUTE_inst1|ULA_inst1|Mux27~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~136 , EXECUTE_inst1|ULA_inst1|ShiftRight0~136, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~137 , EXECUTE_inst1|ULA_inst1|ShiftRight0~137, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~138 , EXECUTE_inst1|ULA_inst1|ShiftRight0~138, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~78 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~78, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~19 , EXECUTE_inst1|ULA_inst1|Mux26~19, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~20 , EXECUTE_inst1|ULA_inst1|Mux26~20, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~21 , EXECUTE_inst1|ULA_inst1|Mux26~21, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~139 , EXECUTE_inst1|ULA_inst1|ShiftRight0~139, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~22 , EXECUTE_inst1|ULA_inst1|Mux26~22, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~115 , EXECUTE_inst1|ULA_inst1|ShiftRight1~115, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~116 , EXECUTE_inst1|ULA_inst1|ShiftRight1~116, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~140 , EXECUTE_inst1|ULA_inst1|ShiftRight0~140, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~141 , EXECUTE_inst1|ULA_inst1|ShiftRight0~141, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~142 , EXECUTE_inst1|ULA_inst1|ShiftRight0~142, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~143 , EXECUTE_inst1|ULA_inst1|ShiftRight0~143, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~144 , EXECUTE_inst1|ULA_inst1|ShiftRight0~144, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~4 , EXECUTE_inst1|ULA_inst1|Mux24~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~5 , EXECUTE_inst1|ULA_inst1|Mux24~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~6 , EXECUTE_inst1|ULA_inst1|Mux24~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~7 , EXECUTE_inst1|ULA_inst1|Mux24~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~6 , EXECUTE_inst1|ULA_inst1|Mux23~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~7 , EXECUTE_inst1|ULA_inst1|Mux23~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~8 , EXECUTE_inst1|ULA_inst1|Mux23~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~5 , EXECUTE_inst1|ULA_inst1|Mux22~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~6 , EXECUTE_inst1|ULA_inst1|Mux22~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~7 , EXECUTE_inst1|ULA_inst1|Mux22~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~145 , EXECUTE_inst1|ULA_inst1|ShiftRight0~145, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~120 , EXECUTE_inst1|ULA_inst1|ShiftRight1~120, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~95 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~95, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~146 , EXECUTE_inst1|ULA_inst1|ShiftRight0~146, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~97 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~97, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~98 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~98, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~99 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~99, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~122 , EXECUTE_inst1|ULA_inst1|ShiftRight1~122, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~101 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~101, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~102 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~102, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~0 , EXECUTE_inst1|ULA_inst1|Mux18~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~1 , EXECUTE_inst1|ULA_inst1|Mux18~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~2 , EXECUTE_inst1|ULA_inst1|Mux18~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~147 , EXECUTE_inst1|ULA_inst1|ShiftRight0~147, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~104 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~104, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~105 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~105, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~0 , EXECUTE_inst1|ULA_inst1|Mux17~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~1 , EXECUTE_inst1|ULA_inst1|Mux17~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~2 , EXECUTE_inst1|ULA_inst1|Mux17~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~124 , EXECUTE_inst1|ULA_inst1|ShiftRight1~124, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~148 , EXECUTE_inst1|ULA_inst1|ShiftRight0~148, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~109 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~109, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~113 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~113, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~114 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~114, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~149 , EXECUTE_inst1|ULA_inst1|ShiftRight0~149, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~115 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~115, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~116 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~116, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~117 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~117, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~121 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~121, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~0 , EXECUTE_inst1|ULA_inst1|Mux14~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~1 , EXECUTE_inst1|ULA_inst1|Mux14~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~2 , EXECUTE_inst1|ULA_inst1|Mux14~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~3 , EXECUTE_inst1|ULA_inst1|Mux14~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~4 , EXECUTE_inst1|ULA_inst1|Mux14~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~122 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~122, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~0 , EXECUTE_inst1|ULA_inst1|Mux13~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~1 , EXECUTE_inst1|ULA_inst1|Mux13~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~2 , EXECUTE_inst1|ULA_inst1|Mux13~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~136 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~136, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~138 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~138, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~2 , EXECUTE_inst1|ULA_inst1|Mux8~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~3 , EXECUTE_inst1|ULA_inst1|Mux8~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~145 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~145, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~146 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~146, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~6 , EXECUTE_inst1|ULA_inst1|Mux7~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~7 , EXECUTE_inst1|ULA_inst1|Mux7~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~8 , EXECUTE_inst1|ULA_inst1|Mux7~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~10 , EXECUTE_inst1|ULA_inst1|Mux7~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~11 , EXECUTE_inst1|ULA_inst1|Mux7~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~147 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~147, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~148 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~148, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~149 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~149, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~0 , EXECUTE_inst1|ULA_inst1|Mux6~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~1 , EXECUTE_inst1|ULA_inst1|Mux6~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~2 , EXECUTE_inst1|ULA_inst1|Mux6~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~3 , EXECUTE_inst1|ULA_inst1|Mux6~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~4 , EXECUTE_inst1|ULA_inst1|Mux6~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~150 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~150, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~151 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~151, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~0 , EXECUTE_inst1|ULA_inst1|Mux4~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~1 , EXECUTE_inst1|ULA_inst1|Mux4~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~2 , EXECUTE_inst1|ULA_inst1|Mux4~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~3 , EXECUTE_inst1|ULA_inst1|Mux4~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~4 , EXECUTE_inst1|ULA_inst1|Mux4~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~5 , EXECUTE_inst1|ULA_inst1|Mux4~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~152 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~152, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~153 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~153, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~0 , EXECUTE_inst1|ULA_inst1|Mux3~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~1 , EXECUTE_inst1|ULA_inst1|Mux3~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~2 , EXECUTE_inst1|ULA_inst1|Mux3~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~3 , EXECUTE_inst1|ULA_inst1|Mux3~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~4 , EXECUTE_inst1|ULA_inst1|Mux3~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~5 , EXECUTE_inst1|ULA_inst1|Mux3~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~154 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~154, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~155 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~155, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~156 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~156, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~0 , EXECUTE_inst1|ULA_inst1|Mux2~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~1 , EXECUTE_inst1|ULA_inst1|Mux2~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~2 , EXECUTE_inst1|ULA_inst1|Mux2~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~3 , EXECUTE_inst1|ULA_inst1|Mux2~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~157 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~157, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~158 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~158, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~159 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~159, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~160 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~160, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~161 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~161, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~162 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~162, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux1~2 , EXECUTE_inst1|ULA_inst1|Mux1~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~154 , EXECUTE_inst1|ULA_inst1|ShiftRight0~154, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux1~3 , EXECUTE_inst1|ULA_inst1|Mux1~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~92 , EXECUTE_inst1|ULA_inst1|Add2~92, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~14 , EXECUTE_inst1|ULA_inst1|Mux0~14, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~15 , EXECUTE_inst1|ULA_inst1|Mux0~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~16 , EXECUTE_inst1|ULA_inst1|Mux0~16, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~17 , EXECUTE_inst1|ULA_inst1|Mux0~17, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~18 , EXECUTE_inst1|ULA_inst1|Mux0~18, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~19 , EXECUTE_inst1|ULA_inst1|Mux0~19, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~20 , EXECUTE_inst1|ULA_inst1|Mux0~20, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~95 , EXECUTE_inst1|ULA_inst1|Add2~95, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~21 , EXECUTE_inst1|ULA_inst1|Mux0~21, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[11] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[11], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[1] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[1], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[3] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[3], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~38 , DECODE_inst1|Breg_inst1|registrador~38, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[5] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[5], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[0] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[0], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|Equal0~0 , DECODE_inst1|Breg_inst1|Equal0~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[12] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[12], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[13] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[13], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[14] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[14], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[15] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[15], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[17] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[17], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[19] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[19], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[21] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[21], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[23] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[23], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[25] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[25], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[27] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[27], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[29] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[29], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[31] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[31], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[32] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[32], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[33] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[33], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[35] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[35], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[36] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[36], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[37] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[37], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[38] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[38], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[39] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[39], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[40] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[40], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[41] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[41], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[42] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[42], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~42 , DECODE_inst1|Breg_inst1|registrador~42, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|Equal1~0 , DECODE_inst1|Breg_inst1|Equal1~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[0]~32 , DECODE_inst1|Breg_inst1|r1[0]~32, MIPS, 1
instance = comp, \EX_MEM_inst1|Branch_MEM , EX_MEM_inst1|Branch_MEM, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[1]~33 , DECODE_inst1|Breg_inst1|r1[1]~33, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux9~0 , DECODE_inst1|Controle_inst1|Mux9~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~7, MIPS, 1
instance = comp, \EX_MEM_inst1|EscreveMem_MEM , EX_MEM_inst1|EscreveMem_MEM, MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[0] , MEM_WB_inst1|ALUresult_out[0], MIPS, 1
instance = comp, \MEM_WB_inst1|EscreveReg_WB , MEM_WB_inst1|EscreveReg_WB, MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[1] , MEM_WB_inst1|ALUresult_out[1], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[2] , MEM_WB_inst1|ALUresult_out[2], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[3] , MEM_WB_inst1|ALUresult_out[3], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[4] , MEM_WB_inst1|ALUresult_out[4], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[5] , MEM_WB_inst1|ALUresult_out[5], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[6] , MEM_WB_inst1|ALUresult_out[6], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[7] , MEM_WB_inst1|ALUresult_out[7], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[8] , MEM_WB_inst1|ALUresult_out[8], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[9] , MEM_WB_inst1|ALUresult_out[9], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[10] , MEM_WB_inst1|ALUresult_out[10], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[11] , MEM_WB_inst1|ALUresult_out[11], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[12] , MEM_WB_inst1|ALUresult_out[12], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[13] , MEM_WB_inst1|ALUresult_out[13], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[14] , MEM_WB_inst1|ALUresult_out[14], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[15] , MEM_WB_inst1|ALUresult_out[15], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[16] , MEM_WB_inst1|ALUresult_out[16], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[17] , MEM_WB_inst1|ALUresult_out[17], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[18] , MEM_WB_inst1|ALUresult_out[18], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[19] , MEM_WB_inst1|ALUresult_out[19], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[20] , MEM_WB_inst1|ALUresult_out[20], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[21] , MEM_WB_inst1|ALUresult_out[21], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[22] , MEM_WB_inst1|ALUresult_out[22], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[23] , MEM_WB_inst1|ALUresult_out[23], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[24] , MEM_WB_inst1|ALUresult_out[24], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[25] , MEM_WB_inst1|ALUresult_out[25], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[26] , MEM_WB_inst1|ALUresult_out[26], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[27] , MEM_WB_inst1|ALUresult_out[27], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[28] , MEM_WB_inst1|ALUresult_out[28], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[29] , MEM_WB_inst1|ALUresult_out[29], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[30] , MEM_WB_inst1|ALUresult_out[30], MIPS, 1
instance = comp, \MEM_WB_inst1|ALUresult_out[31] , MEM_WB_inst1|ALUresult_out[31], MIPS, 1
instance = comp, \ID_EX_inst1|Branch_MEM , ID_EX_inst1|Branch_MEM, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~0 , EXECUTE_inst1|ULA_inst1|Equal0~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~3 , EXECUTE_inst1|ULA_inst1|Equal0~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~5 , EXECUTE_inst1|ULA_inst1|Equal0~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~6 , EXECUTE_inst1|ULA_inst1|Equal0~6, MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[2] , ID_EX_inst1|PC_4_out[2], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[3] , ID_EX_inst1|PC_4_out[3], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[4] , ID_EX_inst1|PC_4_out[4], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[5] , ID_EX_inst1|PC_4_out[5], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[6] , ID_EX_inst1|PC_4_out[6], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[7] , ID_EX_inst1|PC_4_out[7], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[8] , ID_EX_inst1|PC_4_out[8], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[9] , ID_EX_inst1|PC_4_out[9], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[10] , ID_EX_inst1|PC_4_out[10], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[11] , ID_EX_inst1|PC_4_out[11], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[12] , ID_EX_inst1|PC_4_out[12], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[13] , ID_EX_inst1|PC_4_out[13], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[14] , ID_EX_inst1|PC_4_out[14], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[15] , ID_EX_inst1|PC_4_out[15], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[16] , ID_EX_inst1|PC_4_out[16], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[17] , ID_EX_inst1|PC_4_out[17], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[18] , ID_EX_inst1|PC_4_out[18], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[19] , ID_EX_inst1|PC_4_out[19], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[20] , ID_EX_inst1|PC_4_out[20], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[21] , ID_EX_inst1|PC_4_out[21], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[22] , ID_EX_inst1|PC_4_out[22], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[23] , ID_EX_inst1|PC_4_out[23], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[24] , ID_EX_inst1|PC_4_out[24], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[25] , ID_EX_inst1|PC_4_out[25], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[26] , ID_EX_inst1|PC_4_out[26], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[27] , ID_EX_inst1|PC_4_out[27], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[28] , ID_EX_inst1|PC_4_out[28], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[29] , ID_EX_inst1|PC_4_out[29], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[30] , ID_EX_inst1|PC_4_out[30], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[31] , ID_EX_inst1|PC_4_out[31], MIPS, 1
instance = comp, \ID_EX_inst1|EscreveMem_MEM , ID_EX_inst1|EscreveMem_MEM, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[0] , EX_MEM_inst1|ALUresultado_out[0], MIPS, 1
instance = comp, \EX_MEM_inst1|EscreveReg_WB , EX_MEM_inst1|EscreveReg_WB, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[1] , EX_MEM_inst1|ALUresultado_out[1], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[10] , EX_MEM_inst1|ALUresultado_out[10], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[11] , EX_MEM_inst1|ALUresultado_out[11], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[12] , EX_MEM_inst1|ALUresultado_out[12], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[13] , EX_MEM_inst1|ALUresultado_out[13], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[14] , EX_MEM_inst1|ALUresultado_out[14], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[15] , EX_MEM_inst1|ALUresultado_out[15], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[16] , EX_MEM_inst1|ALUresultado_out[16], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[17] , EX_MEM_inst1|ALUresultado_out[17], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[18] , EX_MEM_inst1|ALUresultado_out[18], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[19] , EX_MEM_inst1|ALUresultado_out[19], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[20] , EX_MEM_inst1|ALUresultado_out[20], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[21] , EX_MEM_inst1|ALUresultado_out[21], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[22] , EX_MEM_inst1|ALUresultado_out[22], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[23] , EX_MEM_inst1|ALUresultado_out[23], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[24] , EX_MEM_inst1|ALUresultado_out[24], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[25] , EX_MEM_inst1|ALUresultado_out[25], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[26] , EX_MEM_inst1|ALUresultado_out[26], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[27] , EX_MEM_inst1|ALUresultado_out[27], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[28] , EX_MEM_inst1|ALUresultado_out[28], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[29] , EX_MEM_inst1|ALUresultado_out[29], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[30] , EX_MEM_inst1|ALUresultado_out[30], MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[31] , EX_MEM_inst1|ALUresultado_out[31], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux7~0 , DECODE_inst1|Controle_inst1|Mux7~0, MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[2] , IF_ID_inst1|PC_4_out[2], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[3] , IF_ID_inst1|PC_4_out[3], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[4] , IF_ID_inst1|PC_4_out[4], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[5] , IF_ID_inst1|PC_4_out[5], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[6] , IF_ID_inst1|PC_4_out[6], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[7] , IF_ID_inst1|PC_4_out[7], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[8] , IF_ID_inst1|PC_4_out[8], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[9] , IF_ID_inst1|PC_4_out[9], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[10] , IF_ID_inst1|PC_4_out[10], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[11] , IF_ID_inst1|PC_4_out[11], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[12] , IF_ID_inst1|PC_4_out[12], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[13] , IF_ID_inst1|PC_4_out[13], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[14] , IF_ID_inst1|PC_4_out[14], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[15] , IF_ID_inst1|PC_4_out[15], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[16] , IF_ID_inst1|PC_4_out[16], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[17] , IF_ID_inst1|PC_4_out[17], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[18] , IF_ID_inst1|PC_4_out[18], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[19] , IF_ID_inst1|PC_4_out[19], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[20] , IF_ID_inst1|PC_4_out[20], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[21] , IF_ID_inst1|PC_4_out[21], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[22] , IF_ID_inst1|PC_4_out[22], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[23] , IF_ID_inst1|PC_4_out[23], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[24] , IF_ID_inst1|PC_4_out[24], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[25] , IF_ID_inst1|PC_4_out[25], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[26] , IF_ID_inst1|PC_4_out[26], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[27] , IF_ID_inst1|PC_4_out[27], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux9~1 , DECODE_inst1|Controle_inst1|Mux9~1, MIPS, 1
instance = comp, \ID_EX_inst1|EscreveReg_WB , ID_EX_inst1|EscreveReg_WB, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux10~0 , DECODE_inst1|Controle_inst1|Mux10~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux10~1 , DECODE_inst1|Controle_inst1|Mux10~1, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux10~2 , DECODE_inst1|Controle_inst1|Mux10~2, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux10~3 , DECODE_inst1|Controle_inst1|Mux10~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~125 , EXECUTE_inst1|ULA_inst1|ShiftRight1~125, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~126 , EXECUTE_inst1|ULA_inst1|ShiftRight1~126, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~155 , EXECUTE_inst1|ULA_inst1|ShiftRight0~155, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~163 , EXECUTE_inst1|ULA_inst1|ShiftRight0~163, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~164 , EXECUTE_inst1|ULA_inst1|ShiftRight0~164, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~166 , EXECUTE_inst1|ULA_inst1|ShiftRight0~166, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~167 , EXECUTE_inst1|ULA_inst1|ShiftRight0~167, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~127 , EXECUTE_inst1|ULA_inst1|ShiftRight1~127, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~170 , EXECUTE_inst1|ULA_inst1|ShiftRight0~170, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~128 , EXECUTE_inst1|ULA_inst1|ShiftRight1~128, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~129 , EXECUTE_inst1|ULA_inst1|ShiftRight1~129, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~130 , EXECUTE_inst1|ULA_inst1|ShiftRight1~130, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~131 , EXECUTE_inst1|ULA_inst1|ShiftRight1~131, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~172 , EXECUTE_inst1|ULA_inst1|ShiftRight0~172, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~173 , EXECUTE_inst1|ULA_inst1|ShiftRight0~173, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~174 , EXECUTE_inst1|ULA_inst1|ShiftRight0~174, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~116 , EXECUTE_inst1|ULA_inst1|aux_OUT~116, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~133 , EXECUTE_inst1|ULA_inst1|ShiftRight1~133, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~175 , EXECUTE_inst1|ULA_inst1|ShiftRight0~175, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~176 , EXECUTE_inst1|ULA_inst1|ShiftRight0~176, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~117 , EXECUTE_inst1|ULA_inst1|aux_OUT~117, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~178 , EXECUTE_inst1|ULA_inst1|ShiftRight0~178, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~179 , EXECUTE_inst1|ULA_inst1|ShiftRight0~179, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~166 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~166, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~118 , EXECUTE_inst1|ULA_inst1|aux_OUT~118, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~180 , EXECUTE_inst1|ULA_inst1|ShiftRight0~180, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~181 , EXECUTE_inst1|ULA_inst1|ShiftRight0~181, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~31 , EXECUTE_inst1|ULA_inst1|Mux26~31, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~119 , EXECUTE_inst1|ULA_inst1|aux_OUT~119, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~139 , EXECUTE_inst1|ULA_inst1|ShiftRight1~139, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~184 , EXECUTE_inst1|ULA_inst1|ShiftRight0~184, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~120 , EXECUTE_inst1|ULA_inst1|aux_OUT~120, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~185 , EXECUTE_inst1|ULA_inst1|ShiftRight0~185, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~12 , EXECUTE_inst1|ULA_inst1|Mux24~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~121 , EXECUTE_inst1|ULA_inst1|aux_OUT~121, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~16 , EXECUTE_inst1|ULA_inst1|Mux23~16, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~122 , EXECUTE_inst1|ULA_inst1|aux_OUT~122, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~187 , EXECUTE_inst1|ULA_inst1|ShiftRight0~187, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~169 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~169, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~123 , EXECUTE_inst1|ULA_inst1|aux_OUT~123, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~124 , EXECUTE_inst1|ULA_inst1|aux_OUT~124, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~142 , EXECUTE_inst1|ULA_inst1|ShiftRight1~142, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~188 , EXECUTE_inst1|ULA_inst1|ShiftRight0~188, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~125 , EXECUTE_inst1|ULA_inst1|aux_OUT~125, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~126 , EXECUTE_inst1|ULA_inst1|aux_OUT~126, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~143 , EXECUTE_inst1|ULA_inst1|ShiftRight1~143, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~189 , EXECUTE_inst1|ULA_inst1|ShiftRight0~189, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~127 , EXECUTE_inst1|ULA_inst1|aux_OUT~127, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~128 , EXECUTE_inst1|ULA_inst1|aux_OUT~128, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~145 , EXECUTE_inst1|ULA_inst1|ShiftRight1~145, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~172 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~172, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~173 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~173, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~129 , EXECUTE_inst1|ULA_inst1|aux_OUT~129, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~130 , EXECUTE_inst1|ULA_inst1|aux_OUT~130, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~131 , EXECUTE_inst1|ULA_inst1|aux_OUT~131, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~132 , EXECUTE_inst1|ULA_inst1|aux_OUT~132, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~133 , EXECUTE_inst1|ULA_inst1|aux_OUT~133, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~134 , EXECUTE_inst1|ULA_inst1|aux_OUT~134, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~135 , EXECUTE_inst1|ULA_inst1|aux_OUT~135, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~178 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~178, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~180 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~180, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~136 , EXECUTE_inst1|ULA_inst1|aux_OUT~136, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~137 , EXECUTE_inst1|ULA_inst1|aux_OUT~137, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~181 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~181, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~138 , EXECUTE_inst1|ULA_inst1|aux_OUT~138, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~182 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~182, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~139 , EXECUTE_inst1|ULA_inst1|aux_OUT~139, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~183 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~183, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~184 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~184, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~185 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~185, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~140 , EXECUTE_inst1|ULA_inst1|aux_OUT~140, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~142 , EXECUTE_inst1|ULA_inst1|aux_OUT~142, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~186 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~186, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~187 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~187, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~143 , EXECUTE_inst1|ULA_inst1|aux_OUT~143, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~145 , EXECUTE_inst1|ULA_inst1|aux_OUT~145, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~146 , EXECUTE_inst1|ULA_inst1|aux_OUT~146, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~188 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~188, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~147 , EXECUTE_inst1|ULA_inst1|aux_OUT~147, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~30 , EXECUTE_inst1|ULA_inst1|Mux0~30, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~192 , EXECUTE_inst1|ULA_inst1|ShiftRight0~192, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~147 , EXECUTE_inst1|ULA_inst1|ShiftRight1~147, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~148 , EXECUTE_inst1|ULA_inst1|ShiftRight1~148, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~32 , EXECUTE_inst1|ULA_inst1|Mux0~32, MIPS, 1
instance = comp, \clk~I , clk, MIPS, 1
instance = comp, \~GND , ~GND, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[2]~0 , FETCH_inst1|PC_4[2]~0, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[3]~2 , FETCH_inst1|PC_4[3]~2, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[4]~4 , FETCH_inst1|PC_4[4]~4, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[5]~6 , FETCH_inst1|PC_4[5]~6, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[6]~8 , FETCH_inst1|PC_4[6]~8, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[7]~10 , FETCH_inst1|PC_4[7]~10, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[8]~12 , FETCH_inst1|PC_4[8]~12, MIPS, 1
instance = comp, \FETCH_inst1|PC_4[9]~14 , FETCH_inst1|PC_4[9]~14, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a7, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[7] , IF_ID_inst1|Instrucao_out[7], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[7] , ID_EX_inst1|Immediate_out[7], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a6, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[6] , IF_ID_inst1|Instrucao_out[6], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[6] , ID_EX_inst1|Immediate_out[6], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a4, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[4] , IF_ID_inst1|Instrucao_out[4], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[4] , ID_EX_inst1|Immediate_out[4], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a2, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[2] , IF_ID_inst1|Instrucao_out[2], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[2] , ID_EX_inst1|Immediate_out[2], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[1] , ID_EX_inst1|Immediate_out[1], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a0, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[0] , IF_ID_inst1|Instrucao_out[0], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[0] , ID_EX_inst1|Immediate_out[0], MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[2]~30 , EX_MEM_inst1|BranchAddr_out[2]~30, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[3]~32 , EX_MEM_inst1|BranchAddr_out[3]~32, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[4]~34 , EX_MEM_inst1|BranchAddr_out[4]~34, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[5]~36 , EX_MEM_inst1|BranchAddr_out[5]~36, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[6]~38 , EX_MEM_inst1|BranchAddr_out[6]~38, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[7]~40 , EX_MEM_inst1|BranchAddr_out[7]~40, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[8]~42 , EX_MEM_inst1|BranchAddr_out[8]~42, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[9]~44 , EX_MEM_inst1|BranchAddr_out[9]~44, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[9] , EX_MEM_inst1|BranchAddr_out[9], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[9]~17 , FETCH_inst1|wire_Mux_to_PC[9]~17, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[9]~18 , FETCH_inst1|wire_Mux_to_PC[9]~18, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[9] , FETCH_inst1|PC_inst1|q[9], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a13, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[13] , IF_ID_inst1|Instrucao_out[13], MIPS, 1
instance = comp, \ID_EX_inst1|rd_out[2] , ID_EX_inst1|rd_out[2], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a18, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[6] , DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[6], MIPS, 1
instance = comp, \ID_EX_inst1|rt_out[2] , ID_EX_inst1|rt_out[2], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a26, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[26] , IF_ID_inst1|Instrucao_out[26], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a29, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[29] , IF_ID_inst1|Instrucao_out[29], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux14~0 , DECODE_inst1|Controle_inst1|Mux14~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux4~2 , DECODE_inst1|Controle_inst1|Mux4~2, MIPS, 1
instance = comp, \ID_EX_inst1|RegDst_EX[0] , ID_EX_inst1|RegDst_EX[0], MIPS, 1
instance = comp, \EXECUTE_inst1|Mux2~0 , EXECUTE_inst1|Mux2~0, MIPS, 1
instance = comp, \EX_MEM_inst1|rdOut_out[2] , EX_MEM_inst1|rdOut_out[2], MIPS, 1
instance = comp, \MEM_WB_inst1|rdOut_out[2] , MEM_WB_inst1|rdOut_out[2], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a14, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[14] , IF_ID_inst1|Instrucao_out[14], MIPS, 1
instance = comp, \ID_EX_inst1|rd_out[3] , ID_EX_inst1|rd_out[3], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a19, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[8] , DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[8], MIPS, 1
instance = comp, \ID_EX_inst1|rt_out[3] , ID_EX_inst1|rt_out[3], MIPS, 1
instance = comp, \EXECUTE_inst1|Mux1~0 , EXECUTE_inst1|Mux1~0, MIPS, 1
instance = comp, \EX_MEM_inst1|rdOut_out[3] , EX_MEM_inst1|rdOut_out[3], MIPS, 1
instance = comp, \MEM_WB_inst1|rdOut_out[3] , MEM_WB_inst1|rdOut_out[3], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a15, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[15] , IF_ID_inst1|Instrucao_out[15], MIPS, 1
instance = comp, \ID_EX_inst1|rd_out[4] , ID_EX_inst1|rd_out[4], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a20, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[10] , DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[10], MIPS, 1
instance = comp, \ID_EX_inst1|rt_out[4] , ID_EX_inst1|rt_out[4], MIPS, 1
instance = comp, \EXECUTE_inst1|Mux0~0 , EXECUTE_inst1|Mux0~0, MIPS, 1
instance = comp, \EX_MEM_inst1|rdOut_out[4] , EX_MEM_inst1|rdOut_out[4], MIPS, 1
instance = comp, \MEM_WB_inst1|rdOut_out[4] , MEM_WB_inst1|rdOut_out[4], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a16, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a17, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a8, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[7] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[7], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~43 , DECODE_inst1|Breg_inst1|registrador~43, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[9] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[9], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~44 , DECODE_inst1|Breg_inst1|registrador~44, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~45 , DECODE_inst1|Breg_inst1|registrador~45, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|Equal1~1 , DECODE_inst1|Breg_inst1|Equal1~1, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[8]~8 , DECODE_inst1|Breg_inst1|r2[8]~8, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[8] , ID_EX_inst1|reg2_out[8], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[8] , EX_MEM_inst1|reg2_out[8], MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~4, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a31, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[31] , IF_ID_inst1|Instrucao_out[31], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux2~0 , DECODE_inst1|Controle_inst1|Mux2~0, MIPS, 1
instance = comp, \ID_EX_inst1|OpALU_EX[0] , ID_EX_inst1|OpALU_EX[0], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux1~0 , DECODE_inst1|Controle_inst1|Mux1~0, MIPS, 1
instance = comp, \ID_EX_inst1|OpALU_EX[1] , ID_EX_inst1|OpALU_EX[1], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux0~0 , DECODE_inst1|Controle_inst1|Mux0~0, MIPS, 1
instance = comp, \ID_EX_inst1|OpALU_EX[2] , ID_EX_inst1|OpALU_EX[2], MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0] , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0], MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[0]~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3]~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3] , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[3], MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1]~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1] , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[1], MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[4] , ID_EX_inst1|reg1_out[4], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a30, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[30] , IF_ID_inst1|Instrucao_out[30], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux5~0 , DECODE_inst1|Controle_inst1|Mux5~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux5~1 , DECODE_inst1|Controle_inst1|Mux5~1, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux5~2 , DECODE_inst1|Controle_inst1|Mux5~2, MIPS, 1
instance = comp, \ID_EX_inst1|OrigAluA_EX , ID_EX_inst1|OrigAluA_EX, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[29]~1 , EXECUTE_inst1|wire_MUXA_to_ULA[29]~1, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[30]~2 , EXECUTE_inst1|wire_MUXA_to_ULA[30]~2, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a21, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[21]~21 , DECODE_inst1|Breg_inst1|r2[21]~21, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[21] , ID_EX_inst1|reg2_out[21], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[21] , EX_MEM_inst1|reg2_out[21], MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8 , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2]~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2] , EXECUTE_inst1|ControleULA_inst1|ALUctrl_out[2], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~5 , EXECUTE_inst1|ULA_inst1|Mux28~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~6 , EXECUTE_inst1|ULA_inst1|Mux28~6, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a3, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[3]~3 , DECODE_inst1|Breg_inst1|r2[3]~3, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[3] , ID_EX_inst1|reg2_out[3], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[3] , EX_MEM_inst1|reg2_out[3], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~30 , EXECUTE_inst1|ULA_inst1|Mux26~30, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[23] , EX_MEM_inst1|reg2_out[23], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[31] , EX_MEM_inst1|reg2_out[31], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~18 , EXECUTE_inst1|ULA_inst1|Mux26~18, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a2, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[2]~2 , DECODE_inst1|Breg_inst1|r2[2]~2, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[2] , ID_EX_inst1|reg2_out[2], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[2] , EX_MEM_inst1|reg2_out[2], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux6~0 , DECODE_inst1|Controle_inst1|Mux6~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux6~1 , DECODE_inst1|Controle_inst1|Mux6~1, MIPS, 1
instance = comp, \ID_EX_inst1|OrigAluB_EX , ID_EX_inst1|OrigAluB_EX, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~4 , EXECUTE_inst1|ULA_inst1|Mux22~4, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[31]~33 , EXECUTE_inst1|wire_MUXB_to_ULA[31]~33, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[15]~16 , EXECUTE_inst1|wire_MUXB_to_ULA[15]~16, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~141 , EXECUTE_inst1|ULA_inst1|ShiftRight1~141, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~117 , EXECUTE_inst1|ULA_inst1|ShiftRight1~117, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[7] , EX_MEM_inst1|reg2_out[7], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[8]~13 , EXECUTE_inst1|wire_MUXB_to_ULA[8]~13, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[0]~3 , EXECUTE_inst1|wire_MUXA_to_ULA[0]~3, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[1]~4 , EXECUTE_inst1|wire_MUXA_to_ULA[1]~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~95 , EXECUTE_inst1|ULA_inst1|ShiftRight0~95, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[11] , EX_MEM_inst1|reg2_out[11], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~17 , EXECUTE_inst1|ULA_inst1|Mux23~17, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~119 , EXECUTE_inst1|ULA_inst1|ShiftRight1~119, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[0] , EX_MEM_inst1|reg2_out[0], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a0, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[0] , MEM_WB_inst1|rdata_out[0], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux12~0 , DECODE_inst1|Controle_inst1|Mux12~0, MIPS, 1
instance = comp, \ID_EX_inst1|MemparaReg_WB[0]~0 , ID_EX_inst1|MemparaReg_WB[0]~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Equal1~1 , DECODE_inst1|Controle_inst1|Equal1~1, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux12~1 , DECODE_inst1|Controle_inst1|Mux12~1, MIPS, 1
instance = comp, \ID_EX_inst1|MemparaReg_WB[0] , ID_EX_inst1|MemparaReg_WB[0], MIPS, 1
instance = comp, \EX_MEM_inst1|MemparaReg_WB[0] , EX_MEM_inst1|MemparaReg_WB[0], MIPS, 1
instance = comp, \MEM_WB_inst1|MemparaReg_WB[0] , MEM_WB_inst1|MemparaReg_WB[0], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux13~0 , DECODE_inst1|Controle_inst1|Mux13~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux11~0 , DECODE_inst1|Controle_inst1|Mux11~0, MIPS, 1
instance = comp, \ID_EX_inst1|MemparaReg_WB[1] , ID_EX_inst1|MemparaReg_WB[1], MIPS, 1
instance = comp, \EX_MEM_inst1|MemparaReg_WB[1] , EX_MEM_inst1|MemparaReg_WB[1], MIPS, 1
instance = comp, \MEM_WB_inst1|MemparaReg_WB[1] , MEM_WB_inst1|MemparaReg_WB[1], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux31~0 , WRITEBACK_inst1|Mux31~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[0]~0 , DECODE_inst1|Breg_inst1|r2[0]~0, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[0] , ID_EX_inst1|reg2_out[0], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[0]~0 , EXECUTE_inst1|wire_MUXB_to_ULA[0]~0, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[1] , EX_MEM_inst1|reg2_out[1], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a1, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[1] , MEM_WB_inst1|rdata_out[1], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux30~0 , WRITEBACK_inst1|Mux30~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a1, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[1]~1 , DECODE_inst1|Breg_inst1|r2[1]~1, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[1] , ID_EX_inst1|reg2_out[1], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[1]~1 , EXECUTE_inst1|wire_MUXB_to_ULA[1]~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~163 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~163, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~80 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~80, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[6]~5 , EXECUTE_inst1|wire_MUXB_to_ULA[6]~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~89 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~89, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[2]~3 , EXECUTE_inst1|wire_MUXB_to_ULA[2]~3, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[4]~7 , EXECUTE_inst1|wire_MUXB_to_ULA[4]~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~76 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~76, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[5] , EX_MEM_inst1|reg2_out[5], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a5, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[5] , MEM_WB_inst1|rdata_out[5], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux26~0 , WRITEBACK_inst1|Mux26~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a5, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[5]~5 , DECODE_inst1|Breg_inst1|r2[5]~5, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[5] , ID_EX_inst1|reg2_out[5], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[5]~6 , EXECUTE_inst1|wire_MUXB_to_ULA[5]~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~77 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~77, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[9] , EX_MEM_inst1|reg2_out[9], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a9, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[9] , MEM_WB_inst1|rdata_out[9], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux22~0 , WRITEBACK_inst1|Mux22~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a9, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[9]~9 , DECODE_inst1|Breg_inst1|r2[9]~9, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[9] , ID_EX_inst1|reg2_out[9], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[9]~12 , EXECUTE_inst1|wire_MUXB_to_ULA[9]~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~90 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~90, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~91 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~91, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~171 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~171, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~92 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~92, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~14 , EXECUTE_inst1|ULA_inst1|Mux22~14, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~8 , EXECUTE_inst1|ULA_inst1|Mux28~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~8 , EXECUTE_inst1|ULA_inst1|Mux22~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~9 , EXECUTE_inst1|ULA_inst1|Mux22~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~10 , EXECUTE_inst1|ULA_inst1|Mux22~10, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[31]~17 , EXECUTE_inst1|wire_MUXB_to_ULA[31]~17, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~11 , EXECUTE_inst1|ULA_inst1|Mux22~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~12 , EXECUTE_inst1|ULA_inst1|Mux22~12, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[9] , EX_MEM_inst1|ALUresultado_out[9], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a11, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[11] , MEM_WB_inst1|rdata_out[11], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux20~0 , WRITEBACK_inst1|Mux20~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a11, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[11]~11 , DECODE_inst1|Breg_inst1|r2[11]~11, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[11] , ID_EX_inst1|reg2_out[11], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[11]~14 , EXECUTE_inst1|wire_MUXB_to_ULA[11]~14, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[10] , EX_MEM_inst1|reg2_out[10], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a10, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[10] , MEM_WB_inst1|rdata_out[10], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux21~0 , WRITEBACK_inst1|Mux21~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a10, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[10]~10 , DECODE_inst1|Breg_inst1|r2[10]~10, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[10] , ID_EX_inst1|reg2_out[10], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[10]~15 , EXECUTE_inst1|wire_MUXB_to_ULA[10]~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~96 , EXECUTE_inst1|ULA_inst1|ShiftRight0~96, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[2]~5 , EXECUTE_inst1|wire_MUXA_to_ULA[2]~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~97 , EXECUTE_inst1|ULA_inst1|ShiftRight0~97, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a21, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a22, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a23, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a24, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a25, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a1, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[8] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[8], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[6] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[6], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~39 , DECODE_inst1|Breg_inst1|registrador~39, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[10] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[10], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~40 , DECODE_inst1|Breg_inst1|registrador~40, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador~41 , DECODE_inst1|Breg_inst1|registrador~41, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|Equal0~1 , DECODE_inst1|Breg_inst1|Equal0~1, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[1]~1 , DECODE_inst1|Breg_inst1|r1[1]~1, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[1] , ID_EX_inst1|reg1_out[1], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~81 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~81, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~88 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~88, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[3]~2 , EXECUTE_inst1|wire_MUXB_to_ULA[3]~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~73 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~73, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~74 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~74, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~170 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~170, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~9 , EXECUTE_inst1|ULA_inst1|Mux23~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~10 , EXECUTE_inst1|ULA_inst1|Mux23~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~11 , EXECUTE_inst1|ULA_inst1|Mux23~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~12 , EXECUTE_inst1|ULA_inst1|Mux23~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~13 , EXECUTE_inst1|ULA_inst1|Mux23~13, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~14 , EXECUTE_inst1|ULA_inst1|Mux23~14, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[8] , EX_MEM_inst1|ALUresultado_out[8], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a7, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[7] , MEM_WB_inst1|rdata_out[7], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux24~0 , WRITEBACK_inst1|Mux24~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a7, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[7]~7 , DECODE_inst1|Breg_inst1|r2[7]~7, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[7] , ID_EX_inst1|reg2_out[7], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[7]~4 , EXECUTE_inst1|wire_MUXB_to_ULA[7]~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~23 , EXECUTE_inst1|ULA_inst1|Add2~23, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~20 , EXECUTE_inst1|ULA_inst1|Add2~20, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~17 , EXECUTE_inst1|ULA_inst1|Add2~17, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~14 , EXECUTE_inst1|ULA_inst1|Add2~14, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~11 , EXECUTE_inst1|ULA_inst1|Add2~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~8 , EXECUTE_inst1|ULA_inst1|Add2~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~5 , EXECUTE_inst1|ULA_inst1|Add2~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~0 , EXECUTE_inst1|ULA_inst1|Add2~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~2 , EXECUTE_inst1|ULA_inst1|Add2~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~3 , EXECUTE_inst1|ULA_inst1|Add2~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~9 , EXECUTE_inst1|ULA_inst1|Add2~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~12 , EXECUTE_inst1|ULA_inst1|Add2~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~15 , EXECUTE_inst1|ULA_inst1|Add2~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~18 , EXECUTE_inst1|ULA_inst1|Add2~18, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~21 , EXECUTE_inst1|ULA_inst1|Add2~21, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~24 , EXECUTE_inst1|ULA_inst1|Add2~24, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~9 , EXECUTE_inst1|ULA_inst1|Mux28~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~10 , EXECUTE_inst1|ULA_inst1|Mux28~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~8 , EXECUTE_inst1|ULA_inst1|Mux24~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~13 , EXECUTE_inst1|ULA_inst1|Mux0~13, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~9 , EXECUTE_inst1|ULA_inst1|Mux24~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~10 , EXECUTE_inst1|ULA_inst1|Mux24~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~11 , EXECUTE_inst1|ULA_inst1|Mux24~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux24~13 , EXECUTE_inst1|ULA_inst1|Mux24~13, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[7] , EX_MEM_inst1|ALUresultado_out[7], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a2, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[2] , MEM_WB_inst1|rdata_out[2], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux29~0 , WRITEBACK_inst1|Mux29~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a2, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[2]~2 , DECODE_inst1|Breg_inst1|r1[2]~2, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[2] , ID_EX_inst1|reg1_out[2], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~32 , EXECUTE_inst1|ULA_inst1|Mux26~32, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[0]~0 , DECODE_inst1|Breg_inst1|r1[0]~0, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[0] , ID_EX_inst1|reg1_out[0], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~146 , EXECUTE_inst1|ULA_inst1|ShiftRight1~146, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~93 , EXECUTE_inst1|ULA_inst1|ShiftRight0~93, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~86 , EXECUTE_inst1|ULA_inst1|ShiftRight1~86, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~29 , EXECUTE_inst1|ULA_inst1|Mux26~29, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~71 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~71, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~82 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~82, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~83 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~83, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~167 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~167, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~11 , EXECUTE_inst1|ULA_inst1|Mux25~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~2 , EXECUTE_inst1|ULA_inst1|Mux25~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~3 , EXECUTE_inst1|ULA_inst1|Mux25~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~4 , EXECUTE_inst1|ULA_inst1|Mux25~4, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[12] , EX_MEM_inst1|reg2_out[12], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a12, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[12] , MEM_WB_inst1|rdata_out[12], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux19~0 , WRITEBACK_inst1|Mux19~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a12, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[12]~12 , DECODE_inst1|Breg_inst1|r2[12]~12, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[12] , ID_EX_inst1|reg2_out[12], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[12]~10 , EXECUTE_inst1|wire_MUXB_to_ULA[12]~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~90 , EXECUTE_inst1|ULA_inst1|ShiftRight1~90, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~91 , EXECUTE_inst1|ULA_inst1|ShiftRight1~91, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~5 , EXECUTE_inst1|ULA_inst1|Mux25~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~6 , EXECUTE_inst1|ULA_inst1|Mux25~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~7 , EXECUTE_inst1|ULA_inst1|Mux25~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~8 , EXECUTE_inst1|ULA_inst1|Mux25~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~9 , EXECUTE_inst1|ULA_inst1|Mux25~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux25~10 , EXECUTE_inst1|ULA_inst1|Mux25~10, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[6] , EX_MEM_inst1|ALUresultado_out[6], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a31, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[31] , MEM_WB_inst1|rdata_out[31], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux0~0 , WRITEBACK_inst1|Mux0~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a31, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[31]~31 , DECODE_inst1|Breg_inst1|r2[31]~31, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[31] , ID_EX_inst1|reg2_out[31], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[30] , EX_MEM_inst1|reg2_out[30], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a30, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[30] , MEM_WB_inst1|rdata_out[30], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux1~0 , WRITEBACK_inst1|Mux1~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a30, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[30]~30 , DECODE_inst1|Breg_inst1|r2[30]~30, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[30] , ID_EX_inst1|reg2_out[30], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~77 , EXECUTE_inst1|ULA_inst1|ShiftRight1~77, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~113 , EXECUTE_inst1|ULA_inst1|ShiftRight1~113, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[24] , EX_MEM_inst1|reg2_out[24], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a24, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[24] , MEM_WB_inst1|rdata_out[24], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux7~0 , WRITEBACK_inst1|Mux7~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a24, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[24]~24 , DECODE_inst1|Breg_inst1|r2[24]~24, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[24] , ID_EX_inst1|reg2_out[24], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~106 , EXECUTE_inst1|ULA_inst1|ShiftRight0~106, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~165 , EXECUTE_inst1|ULA_inst1|ShiftRight0~165, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~114 , EXECUTE_inst1|ULA_inst1|ShiftRight1~114, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~138 , EXECUTE_inst1|ULA_inst1|ShiftRight1~138, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~23 , EXECUTE_inst1|ULA_inst1|Mux26~23, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~24 , EXECUTE_inst1|ULA_inst1|Mux26~24, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~25 , EXECUTE_inst1|ULA_inst1|Mux26~25, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~26 , EXECUTE_inst1|ULA_inst1|Mux26~26, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~27 , EXECUTE_inst1|ULA_inst1|Mux26~27, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[5] , EX_MEM_inst1|ALUresultado_out[5], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a23, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[23] , MEM_WB_inst1|rdata_out[23], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux8~0 , WRITEBACK_inst1|Mux8~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a23, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[23]~23 , DECODE_inst1|Breg_inst1|r2[23]~23, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[23] , ID_EX_inst1|reg2_out[23], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~102 , EXECUTE_inst1|ULA_inst1|ShiftRight0~102, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[22] , EX_MEM_inst1|reg2_out[22], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a22, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[22] , MEM_WB_inst1|rdata_out[22], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux9~0 , WRITEBACK_inst1|Mux9~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a22, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[22]~22 , DECODE_inst1|Breg_inst1|r2[22]~22, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[22] , ID_EX_inst1|reg2_out[22], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~103 , EXECUTE_inst1|ULA_inst1|ShiftRight0~103, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~159 , EXECUTE_inst1|ULA_inst1|ShiftRight0~159, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~111 , EXECUTE_inst1|ULA_inst1|ShiftRight1~111, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[29] , EX_MEM_inst1|reg2_out[29], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a29, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[29] , MEM_WB_inst1|rdata_out[29], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux2~0 , WRITEBACK_inst1|Mux2~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a29, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[29]~29 , DECODE_inst1|Breg_inst1|r2[29]~29, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[29] , ID_EX_inst1|reg2_out[29], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~99 , EXECUTE_inst1|ULA_inst1|ShiftRight0~99, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~100 , EXECUTE_inst1|ULA_inst1|ShiftRight0~100, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~156 , EXECUTE_inst1|ULA_inst1|ShiftRight0~156, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~112 , EXECUTE_inst1|ULA_inst1|ShiftRight1~112, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~137 , EXECUTE_inst1|ULA_inst1|ShiftRight1~137, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~5 , EXECUTE_inst1|ULA_inst1|Mux27~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~6 , EXECUTE_inst1|ULA_inst1|Mux27~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~7 , EXECUTE_inst1|ULA_inst1|Mux27~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~8 , EXECUTE_inst1|ULA_inst1|Mux27~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux27~9 , EXECUTE_inst1|ULA_inst1|Mux27~9, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[4] , EX_MEM_inst1|ALUresultado_out[4], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a3, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[3] , MEM_WB_inst1|rdata_out[3], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux28~0 , WRITEBACK_inst1|Mux28~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a3, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[3]~3 , DECODE_inst1|Breg_inst1|r1[3]~3, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[3] , ID_EX_inst1|reg1_out[3], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~83 , EXECUTE_inst1|ULA_inst1|ShiftRight1~83, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~96 , EXECUTE_inst1|ULA_inst1|ShiftRight1~96, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~135 , EXECUTE_inst1|ULA_inst1|ShiftRight1~135, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[26] , EX_MEM_inst1|reg2_out[26], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a26, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[26] , MEM_WB_inst1|rdata_out[26], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux5~0 , WRITEBACK_inst1|Mux5~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a26, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[26]~26 , DECODE_inst1|Breg_inst1|r2[26]~26, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[26] , ID_EX_inst1|reg2_out[26], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~74 , EXECUTE_inst1|ULA_inst1|ShiftRight1~74, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[25] , EX_MEM_inst1|reg2_out[25], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a25, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[25] , MEM_WB_inst1|rdata_out[25], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux6~0 , WRITEBACK_inst1|Mux6~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a25, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[25]~25 , DECODE_inst1|Breg_inst1|r2[25]~25, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[25] , ID_EX_inst1|reg2_out[25], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~92 , EXECUTE_inst1|ULA_inst1|ShiftRight1~92, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~136 , EXECUTE_inst1|ULA_inst1|ShiftRight1~136, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~107 , EXECUTE_inst1|ULA_inst1|ShiftRight1~107, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[28] , EX_MEM_inst1|reg2_out[28], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a28, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[28] , MEM_WB_inst1|rdata_out[28], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux3~0 , WRITEBACK_inst1|Mux3~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a28, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[28]~28 , DECODE_inst1|Breg_inst1|r2[28]~28, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[28] , ID_EX_inst1|reg2_out[28], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~108 , EXECUTE_inst1|ULA_inst1|ShiftRight1~108, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~109 , EXECUTE_inst1|ULA_inst1|ShiftRight1~109, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~110 , EXECUTE_inst1|ULA_inst1|ShiftRight1~110, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~72 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~72, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~165 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~165, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~68 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~68, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~13 , EXECUTE_inst1|ULA_inst1|Mux28~13, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~14 , EXECUTE_inst1|ULA_inst1|Mux28~14, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~15 , EXECUTE_inst1|ULA_inst1|Mux28~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~16 , EXECUTE_inst1|ULA_inst1|Mux28~16, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~17 , EXECUTE_inst1|ULA_inst1|Mux28~17, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~18 , EXECUTE_inst1|ULA_inst1|Mux28~18, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~19 , EXECUTE_inst1|ULA_inst1|Mux28~19, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~20 , EXECUTE_inst1|ULA_inst1|Mux28~20, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[3] , EX_MEM_inst1|ALUresultado_out[3], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a21, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[21] , MEM_WB_inst1|rdata_out[21], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux10~0 , WRITEBACK_inst1|Mux10~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a21, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[21]~21 , DECODE_inst1|Breg_inst1|r1[21]~21, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[21] , ID_EX_inst1|reg1_out[21], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a22, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[22]~22 , DECODE_inst1|Breg_inst1|r1[22]~22, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[22] , ID_EX_inst1|reg1_out[22], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~60 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~60, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a24, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[24]~24 , DECODE_inst1|Breg_inst1|r1[24]~24, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[24] , ID_EX_inst1|reg1_out[24], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a25, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[25]~25 , DECODE_inst1|Breg_inst1|r1[25]~25, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[25] , ID_EX_inst1|reg1_out[25], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~61 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~61, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a27, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[27]~27 , DECODE_inst1|Breg_inst1|r2[27]~27, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[27] , ID_EX_inst1|reg2_out[27], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[27] , EX_MEM_inst1|reg2_out[27], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a27, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[27] , MEM_WB_inst1|rdata_out[27], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux4~0 , WRITEBACK_inst1|Mux4~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a27, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[27]~27 , DECODE_inst1|Breg_inst1|r1[27]~27, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[27] , ID_EX_inst1|reg1_out[27], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a28, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[28]~28 , DECODE_inst1|Breg_inst1|r1[28]~28, MIPS, 1
instance = comp, \ID_EX_inst1|reg1_out[28] , ID_EX_inst1|reg1_out[28], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~62 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~62, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~63 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~63, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~64 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~64, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~164 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~164, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~7 , EXECUTE_inst1|ULA_inst1|Mux28~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~21 , EXECUTE_inst1|ULA_inst1|Mux28~21, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~7 , EXECUTE_inst1|ULA_inst1|Mux29~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~8 , EXECUTE_inst1|ULA_inst1|Mux29~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux29~9 , EXECUTE_inst1|ULA_inst1|Mux29~9, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUresultado_out[2] , EX_MEM_inst1|ALUresultado_out[2], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a8, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[8] , MEM_WB_inst1|rdata_out[8], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux23~0 , WRITEBACK_inst1|Mux23~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a8, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[8]~8 , DECODE_inst1|Breg_inst1|r1[8]~8, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[8] , EX_MEM_inst1|BranchAddr_out[8], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[8]~15 , FETCH_inst1|wire_Mux_to_PC[8]~15, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[8]~16 , FETCH_inst1|wire_Mux_to_PC[8]~16, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[8] , FETCH_inst1|PC_inst1|q[8], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a5, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[5] , IF_ID_inst1|Instrucao_out[5], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[5] , ID_EX_inst1|Immediate_out[5], MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[7] , EX_MEM_inst1|BranchAddr_out[7], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[7]~13 , FETCH_inst1|wire_Mux_to_PC[7]~13, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[7]~14 , FETCH_inst1|wire_Mux_to_PC[7]~14, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[7] , FETCH_inst1|PC_inst1|q[7], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a12, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[12] , IF_ID_inst1|Instrucao_out[12], MIPS, 1
instance = comp, \ID_EX_inst1|rd_out[1] , ID_EX_inst1|rd_out[1], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[4] , DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[4], MIPS, 1
instance = comp, \ID_EX_inst1|rt_out[1] , ID_EX_inst1|rt_out[1], MIPS, 1
instance = comp, \EXECUTE_inst1|Mux3~0 , EXECUTE_inst1|Mux3~0, MIPS, 1
instance = comp, \EX_MEM_inst1|rdOut_out[1] , EX_MEM_inst1|rdOut_out[1], MIPS, 1
instance = comp, \MEM_WB_inst1|rdOut_out[1] , MEM_WB_inst1|rdOut_out[1], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a6, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[6]~6 , DECODE_inst1|Breg_inst1|r2[6]~6, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[6] , ID_EX_inst1|reg2_out[6], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[6] , EX_MEM_inst1|reg2_out[6], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a6, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[6] , MEM_WB_inst1|rdata_out[6], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux25~0 , WRITEBACK_inst1|Mux25~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a6, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[6]~6 , DECODE_inst1|Breg_inst1|r1[6]~6, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[6] , EX_MEM_inst1|BranchAddr_out[6], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[6]~11 , FETCH_inst1|wire_Mux_to_PC[6]~11, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[6]~12 , FETCH_inst1|wire_Mux_to_PC[6]~12, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[6] , FETCH_inst1|PC_inst1|q[6], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a3, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[3] , IF_ID_inst1|Instrucao_out[3], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[3] , ID_EX_inst1|Immediate_out[3], MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[5] , EX_MEM_inst1|BranchAddr_out[5], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[5]~9 , FETCH_inst1|wire_Mux_to_PC[5]~9, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[5]~10 , FETCH_inst1|wire_Mux_to_PC[5]~10, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[5] , FETCH_inst1|PC_inst1|q[5], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a11, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[11] , IF_ID_inst1|Instrucao_out[11], MIPS, 1
instance = comp, \ID_EX_inst1|rd_out[0] , ID_EX_inst1|rd_out[0], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[2] , DECODE_inst1|Breg_inst1|registrador_rtl_1_bypass[2], MIPS, 1
instance = comp, \ID_EX_inst1|rt_out[0] , ID_EX_inst1|rt_out[0], MIPS, 1
instance = comp, \EXECUTE_inst1|Mux4~0 , EXECUTE_inst1|Mux4~0, MIPS, 1
instance = comp, \EX_MEM_inst1|rdOut_out[0] , EX_MEM_inst1|rdOut_out[0], MIPS, 1
instance = comp, \MEM_WB_inst1|rdOut_out[0] , MEM_WB_inst1|rdOut_out[0], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a4, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[4]~4 , DECODE_inst1|Breg_inst1|r2[4]~4, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[4] , ID_EX_inst1|reg2_out[4], MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[4] , EX_MEM_inst1|reg2_out[4], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a4, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[4] , MEM_WB_inst1|rdata_out[4], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux27~0 , WRITEBACK_inst1|Mux27~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a4, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[4]~4 , DECODE_inst1|Breg_inst1|r1[4]~4, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[4] , EX_MEM_inst1|BranchAddr_out[4], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[4]~7 , FETCH_inst1|wire_Mux_to_PC[4]~7, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[4]~8 , FETCH_inst1|wire_Mux_to_PC[4]~8, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[4] , FETCH_inst1|PC_inst1|q[4], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a27, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[27] , IF_ID_inst1|Instrucao_out[27], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux13~1 , DECODE_inst1|Controle_inst1|Mux13~1, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[3] , EX_MEM_inst1|BranchAddr_out[3], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[3]~5 , FETCH_inst1|wire_Mux_to_PC[3]~5, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[3]~6 , FETCH_inst1|wire_Mux_to_PC[3]~6, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[3] , FETCH_inst1|PC_inst1|q[3], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a1, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[1] , IF_ID_inst1|Instrucao_out[1], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Equal1~0 , DECODE_inst1|Controle_inst1|Equal1~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Jump~0 , DECODE_inst1|Controle_inst1|Jump~0, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux8~0 , DECODE_inst1|Controle_inst1|Mux8~0, MIPS, 1
instance = comp, \ID_EX_inst1|BranchNot_MEM , ID_EX_inst1|BranchNot_MEM, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchNot_MEM , EX_MEM_inst1|BranchNot_MEM, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~66 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~66, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~123 , EXECUTE_inst1|ULA_inst1|ShiftRight1~123, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~144 , EXECUTE_inst1|ULA_inst1|ShiftRight1~144, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~79 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~79, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~106 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~106, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~3 , EXECUTE_inst1|ULA_inst1|Mux18~3, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[13] , EX_MEM_inst1|reg2_out[13], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a13, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[13] , MEM_WB_inst1|rdata_out[13], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux18~0 , WRITEBACK_inst1|Mux18~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a13, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[13]~13 , DECODE_inst1|Breg_inst1|r2[13]~13, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[13] , ID_EX_inst1|reg2_out[13], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[13]~9 , EXECUTE_inst1|wire_MUXB_to_ULA[13]~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~4 , EXECUTE_inst1|ULA_inst1|Mux18~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~5 , EXECUTE_inst1|ULA_inst1|Mux18~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~6 , EXECUTE_inst1|ULA_inst1|Mux18~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~7 , EXECUTE_inst1|ULA_inst1|Mux18~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux18~8 , EXECUTE_inst1|ULA_inst1|Mux18~8, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[20] , EX_MEM_inst1|reg2_out[20], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a20, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[20] , MEM_WB_inst1|rdata_out[20], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux11~0 , WRITEBACK_inst1|Mux11~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a20, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[20]~20 , DECODE_inst1|Breg_inst1|r2[20]~20, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[20] , ID_EX_inst1|reg2_out[20], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~76 , EXECUTE_inst1|ULA_inst1|ShiftRight1~76, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~132 , EXECUTE_inst1|ULA_inst1|ShiftRight1~132, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~182 , EXECUTE_inst1|ULA_inst1|ShiftRight0~182, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[16] , EX_MEM_inst1|reg2_out[16], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a16, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[16] , MEM_WB_inst1|rdata_out[16], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux15~0 , WRITEBACK_inst1|Mux15~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a16, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[16]~16 , DECODE_inst1|Breg_inst1|r2[16]~16, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[16] , ID_EX_inst1|reg2_out[16], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~88 , EXECUTE_inst1|ULA_inst1|ShiftRight1~88, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~89 , EXECUTE_inst1|ULA_inst1|ShiftRight1~89, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~183 , EXECUTE_inst1|ULA_inst1|ShiftRight0~183, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~93 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~93, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~94 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~94, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~110 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~110, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~3 , EXECUTE_inst1|ULA_inst1|Mux17~3, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[14] , EX_MEM_inst1|reg2_out[14], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a14, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[14] , MEM_WB_inst1|rdata_out[14], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux17~0 , WRITEBACK_inst1|Mux17~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a14, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[14]~14 , DECODE_inst1|Breg_inst1|r2[14]~14, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[14] , ID_EX_inst1|reg2_out[14], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[14]~11 , EXECUTE_inst1|wire_MUXB_to_ULA[14]~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~4 , EXECUTE_inst1|ULA_inst1|Mux17~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~5 , EXECUTE_inst1|ULA_inst1|Mux17~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~6 , EXECUTE_inst1|ULA_inst1|Mux17~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~7 , EXECUTE_inst1|ULA_inst1|Mux17~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux17~8 , EXECUTE_inst1|ULA_inst1|Mux17~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~12 , EXECUTE_inst1|ULA_inst1|Mux0~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~22 , EXECUTE_inst1|ULA_inst1|Mux0~22, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~84 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~84, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~85 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~85, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~168 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~168, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[4]~0 , EXECUTE_inst1|wire_MUXA_to_ULA[4]~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~23 , EXECUTE_inst1|ULA_inst1|Mux0~23, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~128 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~128, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[17] , EX_MEM_inst1|reg2_out[17], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a17, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[17] , MEM_WB_inst1|rdata_out[17], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux14~0 , WRITEBACK_inst1|Mux14~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a17, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[17]~17 , DECODE_inst1|Breg_inst1|r2[17]~17, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[17] , ID_EX_inst1|reg2_out[17], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~130 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~130, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~179 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~179, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~141 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~141, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~143 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~143, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~177 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~177, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~24 , EXECUTE_inst1|ULA_inst1|Mux0~24, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~25 , EXECUTE_inst1|ULA_inst1|Mux0~25, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~26 , EXECUTE_inst1|ULA_inst1|Mux0~26, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~27 , EXECUTE_inst1|ULA_inst1|Mux0~27, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~31 , EXECUTE_inst1|ULA_inst1|Mux0~31, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~28 , EXECUTE_inst1|ULA_inst1|Mux0~28, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux0~29 , EXECUTE_inst1|ULA_inst1|Mux0~29, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~1 , EXECUTE_inst1|ULA_inst1|Equal0~1, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[17]~31 , EXECUTE_inst1|wire_MUXB_to_ULA[17]~31, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~99 , EXECUTE_inst1|ULA_inst1|ShiftRight1~99, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~169 , EXECUTE_inst1|ULA_inst1|ShiftRight0~169, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~123 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~123, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[15] , EX_MEM_inst1|reg2_out[15], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a15, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[15] , MEM_WB_inst1|rdata_out[15], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux16~0 , WRITEBACK_inst1|Mux16~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a15, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[15]~15 , DECODE_inst1|Breg_inst1|r2[15]~15, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[15] , ID_EX_inst1|reg2_out[15], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[15]~8 , EXECUTE_inst1|wire_MUXB_to_ULA[15]~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~124 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~124, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~125 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~125, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux28~22 , EXECUTE_inst1|ULA_inst1|Mux28~22, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~5 , EXECUTE_inst1|ULA_inst1|Mux14~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~17 , EXECUTE_inst1|ULA_inst1|Mux11~17, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~6 , EXECUTE_inst1|ULA_inst1|Mux11~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~6 , EXECUTE_inst1|ULA_inst1|Mux14~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~7 , EXECUTE_inst1|ULA_inst1|Mux14~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~7 , EXECUTE_inst1|ULA_inst1|Mux11~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~8 , EXECUTE_inst1|ULA_inst1|Mux11~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~8 , EXECUTE_inst1|ULA_inst1|Mux14~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~9 , EXECUTE_inst1|ULA_inst1|Mux14~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~9 , EXECUTE_inst1|ULA_inst1|Mux31~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~10 , EXECUTE_inst1|ULA_inst1|Mux14~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux14~11 , EXECUTE_inst1|ULA_inst1|Mux14~11, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[18] , EX_MEM_inst1|reg2_out[18], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a18, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[18] , MEM_WB_inst1|rdata_out[18], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux13~0 , WRITEBACK_inst1|Mux13~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a18, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[18]~18 , DECODE_inst1|Breg_inst1|r2[18]~18, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[18] , ID_EX_inst1|reg2_out[18], MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[18]~30 , EXECUTE_inst1|wire_MUXB_to_ULA[18]~30, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~107 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~107, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~108 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~108, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~126 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~126, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~124 , EXECUTE_inst1|ULA_inst1|ShiftRight0~124, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~127 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~127, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~174 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~174, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~129 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~129, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~3 , EXECUTE_inst1|ULA_inst1|Mux13~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~4 , EXECUTE_inst1|ULA_inst1|Mux13~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~5 , EXECUTE_inst1|ULA_inst1|Mux13~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~6 , EXECUTE_inst1|ULA_inst1|Mux13~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~7 , EXECUTE_inst1|ULA_inst1|Mux13~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux13~8 , EXECUTE_inst1|ULA_inst1|Mux13~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~2 , EXECUTE_inst1|ULA_inst1|Equal0~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~2 , EXECUTE_inst1|ULA_inst1|Mux7~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux26~28 , EXECUTE_inst1|ULA_inst1|Mux26~28, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~4 , EXECUTE_inst1|ULA_inst1|Equal0~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~17 , EXECUTE_inst1|ULA_inst1|Mux7~17, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[25]~23 , EXECUTE_inst1|wire_MUXB_to_ULA[25]~23, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~77 , EXECUTE_inst1|ULA_inst1|Add2~77, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~74 , EXECUTE_inst1|ULA_inst1|Add2~74, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~71 , EXECUTE_inst1|ULA_inst1|Add2~71, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~68 , EXECUTE_inst1|ULA_inst1|Add2~68, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~65 , EXECUTE_inst1|ULA_inst1|Add2~65, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~62 , EXECUTE_inst1|ULA_inst1|Add2~62, MIPS, 1
instance = comp, \EX_MEM_inst1|reg2_out[19] , EX_MEM_inst1|reg2_out[19], MIPS, 1
instance = comp, \MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19 , MEMORY_inst1|MemD_inst1|altsyncram_component|auto_generated|ram_block1a19, MIPS, 1
instance = comp, \MEM_WB_inst1|rdata_out[19] , MEM_WB_inst1|rdata_out[19], MIPS, 1
instance = comp, \WRITEBACK_inst1|Mux12~0 , WRITEBACK_inst1|Mux12~0, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19 , DECODE_inst1|Breg_inst1|registrador_rtl_1|auto_generated|ram_block1a19, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r2[19]~19 , DECODE_inst1|Breg_inst1|r2[19]~19, MIPS, 1
instance = comp, \ID_EX_inst1|reg2_out[19] , ID_EX_inst1|reg2_out[19], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~59 , EXECUTE_inst1|ULA_inst1|Add2~59, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~56 , EXECUTE_inst1|ULA_inst1|Add2~56, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~53 , EXECUTE_inst1|ULA_inst1|Add2~53, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~50 , EXECUTE_inst1|ULA_inst1|Add2~50, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~47 , EXECUTE_inst1|ULA_inst1|Add2~47, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~44 , EXECUTE_inst1|ULA_inst1|Add2~44, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~41 , EXECUTE_inst1|ULA_inst1|Add2~41, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~38 , EXECUTE_inst1|ULA_inst1|Add2~38, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~35 , EXECUTE_inst1|ULA_inst1|Add2~35, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a10, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[10] , IF_ID_inst1|Instrucao_out[10], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[10] , ID_EX_inst1|Immediate_out[10], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~32 , EXECUTE_inst1|ULA_inst1|Add2~32, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a9, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[9] , IF_ID_inst1|Instrucao_out[9], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[9] , ID_EX_inst1|Immediate_out[9], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~29 , EXECUTE_inst1|ULA_inst1|Add2~29, MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a8, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[8] , IF_ID_inst1|Instrucao_out[8], MIPS, 1
instance = comp, \ID_EX_inst1|Immediate_out[8] , ID_EX_inst1|Immediate_out[8], MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~26 , EXECUTE_inst1|ULA_inst1|Add2~26, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~33 , EXECUTE_inst1|ULA_inst1|Add2~33, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~36 , EXECUTE_inst1|ULA_inst1|Add2~36, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~39 , EXECUTE_inst1|ULA_inst1|Add2~39, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~60 , EXECUTE_inst1|ULA_inst1|Add2~60, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~63 , EXECUTE_inst1|ULA_inst1|Add2~63, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~66 , EXECUTE_inst1|ULA_inst1|Add2~66, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~69 , EXECUTE_inst1|ULA_inst1|Add2~69, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~75 , EXECUTE_inst1|ULA_inst1|Add2~75, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~78 , EXECUTE_inst1|ULA_inst1|Add2~78, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~5 , EXECUTE_inst1|ULA_inst1|Mux6~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~6 , EXECUTE_inst1|ULA_inst1|Mux6~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~7 , EXECUTE_inst1|ULA_inst1|Mux6~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~8 , EXECUTE_inst1|ULA_inst1|Mux6~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~5 , EXECUTE_inst1|ULA_inst1|Mux7~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~137 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~137, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~176 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~176, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~4 , EXECUTE_inst1|ULA_inst1|Mux7~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~2 , EXECUTE_inst1|ULA_inst1|Mux5~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~12 , EXECUTE_inst1|ULA_inst1|Mux5~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~3 , EXECUTE_inst1|ULA_inst1|Mux5~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~4 , EXECUTE_inst1|ULA_inst1|Mux5~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~9 , EXECUTE_inst1|ULA_inst1|Mux7~9, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[26]~22 , EXECUTE_inst1|wire_MUXB_to_ULA[26]~22, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~5 , EXECUTE_inst1|ULA_inst1|Mux5~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~6 , EXECUTE_inst1|ULA_inst1|Mux5~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~80 , EXECUTE_inst1|ULA_inst1|Add2~80, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~81 , EXECUTE_inst1|ULA_inst1|Add2~81, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~7 , EXECUTE_inst1|ULA_inst1|Mux5~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~8 , EXECUTE_inst1|ULA_inst1|Mux5~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~9 , EXECUTE_inst1|ULA_inst1|Mux5~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~10 , EXECUTE_inst1|ULA_inst1|Mux5~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~3 , EXECUTE_inst1|ULA_inst1|Mux7~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~7 , EXECUTE_inst1|ULA_inst1|Equal0~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~140 , EXECUTE_inst1|ULA_inst1|ShiftRight1~140, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~121 , EXECUTE_inst1|ULA_inst1|ShiftRight1~121, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[27]~21 , EXECUTE_inst1|wire_MUXB_to_ULA[27]~21, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~83 , EXECUTE_inst1|ULA_inst1|Add2~83, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~84 , EXECUTE_inst1|ULA_inst1|Add2~84, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~6 , EXECUTE_inst1|ULA_inst1|Mux4~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~7 , EXECUTE_inst1|ULA_inst1|Mux4~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~8 , EXECUTE_inst1|ULA_inst1|Mux4~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~9 , EXECUTE_inst1|ULA_inst1|Mux4~9, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[29]~19 , EXECUTE_inst1|wire_MUXB_to_ULA[29]~19, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~144 , EXECUTE_inst1|ULA_inst1|aux_OUT~144, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~7 , EXECUTE_inst1|ULA_inst1|Mux3~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~6 , EXECUTE_inst1|ULA_inst1|Mux3~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~4 , EXECUTE_inst1|ULA_inst1|Mux2~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~5 , EXECUTE_inst1|ULA_inst1|Mux2~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~89 , EXECUTE_inst1|ULA_inst1|Add2~89, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~86 , EXECUTE_inst1|ULA_inst1|Add2~86, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Add2~87 , EXECUTE_inst1|ULA_inst1|Add2~87, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~6 , EXECUTE_inst1|ULA_inst1|Mux2~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~7 , EXECUTE_inst1|ULA_inst1|Mux2~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux2~8 , EXECUTE_inst1|ULA_inst1|Mux2~8, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[30]~18 , EXECUTE_inst1|wire_MUXB_to_ULA[30]~18, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux1~4 , EXECUTE_inst1|ULA_inst1|Mux1~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~5 , EXECUTE_inst1|ULA_inst1|Mux30~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux1~5 , EXECUTE_inst1|ULA_inst1|Mux1~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~53 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~53, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux1~6 , EXECUTE_inst1|ULA_inst1|Mux1~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux1~8 , EXECUTE_inst1|ULA_inst1|Mux1~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux1~7 , EXECUTE_inst1|ULA_inst1|Mux1~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~8 , EXECUTE_inst1|ULA_inst1|Equal0~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~9 , EXECUTE_inst1|ULA_inst1|Equal0~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~4 , EXECUTE_inst1|ULA_inst1|Mux8~4, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[23]~25 , EXECUTE_inst1|wire_MUXB_to_ULA[23]~25, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~144 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~144, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~10 , EXECUTE_inst1|ULA_inst1|Mux8~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~5 , EXECUTE_inst1|ULA_inst1|Mux8~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~6 , EXECUTE_inst1|ULA_inst1|Mux8~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~7 , EXECUTE_inst1|ULA_inst1|Mux8~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~8 , EXECUTE_inst1|ULA_inst1|Mux8~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux8~9 , EXECUTE_inst1|ULA_inst1|Mux8~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~10 , EXECUTE_inst1|ULA_inst1|Equal0~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Equal0~11 , EXECUTE_inst1|ULA_inst1|Equal0~11, MIPS, 1
instance = comp, \EX_MEM_inst1|ALUzero_out , EX_MEM_inst1|ALUzero_out, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[1]~0 , FETCH_inst1|PC_inst1|q[1]~0, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[3]~2 , FETCH_inst1|PC_inst1|q[3]~2, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[2] , EX_MEM_inst1|BranchAddr_out[2], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[2]~3 , FETCH_inst1|wire_Mux_to_PC[2]~3, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[2]~4 , FETCH_inst1|wire_Mux_to_PC[2]~4, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[2] , FETCH_inst1|PC_inst1|q[2], MIPS, 1
instance = comp, \FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28 , FETCH_inst1|MemI_inst1|altsyncram_component|auto_generated|ram_block1a28, MIPS, 1
instance = comp, \IF_ID_inst1|Instrucao_out[28] , IF_ID_inst1|Instrucao_out[28], MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux14~1 , DECODE_inst1|Controle_inst1|Mux14~1, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[1]~0 , FETCH_inst1|wire_Mux_to_PC[1]~0, MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[0] , IF_ID_inst1|PC_4_out[0], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[0] , ID_EX_inst1|PC_4_out[0], MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[0] , EX_MEM_inst1|BranchAddr_out[0], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[0]~1 , FETCH_inst1|wire_Mux_to_PC[0]~1, MIPS, 1
instance = comp, \DECODE_inst1|Controle_inst1|Mux13~2 , DECODE_inst1|Controle_inst1|Mux13~2, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[1]~1 , FETCH_inst1|PC_inst1|q[1]~1, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[0] , FETCH_inst1|PC_inst1|q[0], MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[1] , IF_ID_inst1|PC_4_out[1], MIPS, 1
instance = comp, \ID_EX_inst1|PC_4_out[1] , ID_EX_inst1|PC_4_out[1], MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[1] , EX_MEM_inst1|BranchAddr_out[1], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[1]~2 , FETCH_inst1|wire_Mux_to_PC[1]~2, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[1] , FETCH_inst1|PC_inst1|q[1], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a10, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[10]~10 , DECODE_inst1|Breg_inst1|r1[10]~10, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[10]~46 , EX_MEM_inst1|BranchAddr_out[10]~46, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[10] , EX_MEM_inst1|BranchAddr_out[10], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[10]~19 , FETCH_inst1|wire_Mux_to_PC[10]~19, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[10]~20 , FETCH_inst1|wire_Mux_to_PC[10]~20, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[10] , FETCH_inst1|PC_inst1|q[10], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[10]~16 , FETCH_inst1|PC_4[10]~16, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[11]~48 , EX_MEM_inst1|BranchAddr_out[11]~48, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[11] , EX_MEM_inst1|BranchAddr_out[11], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[11]~21 , FETCH_inst1|wire_Mux_to_PC[11]~21, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[11]~22 , FETCH_inst1|wire_Mux_to_PC[11]~22, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[11] , FETCH_inst1|PC_inst1|q[11], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[11]~18 , FETCH_inst1|PC_4[11]~18, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a12, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[12]~12 , DECODE_inst1|Breg_inst1|r1[12]~12, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[12]~50 , EX_MEM_inst1|BranchAddr_out[12]~50, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[12] , EX_MEM_inst1|BranchAddr_out[12], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[12]~23 , FETCH_inst1|wire_Mux_to_PC[12]~23, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[12]~24 , FETCH_inst1|wire_Mux_to_PC[12]~24, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[12] , FETCH_inst1|PC_inst1|q[12], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[12]~20 , FETCH_inst1|PC_4[12]~20, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[13]~52 , EX_MEM_inst1|BranchAddr_out[13]~52, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[13] , EX_MEM_inst1|BranchAddr_out[13], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[13]~25 , FETCH_inst1|wire_Mux_to_PC[13]~25, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[13]~26 , FETCH_inst1|wire_Mux_to_PC[13]~26, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[13] , FETCH_inst1|PC_inst1|q[13], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[13]~22 , FETCH_inst1|PC_4[13]~22, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a14, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[14]~14 , DECODE_inst1|Breg_inst1|r1[14]~14, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[14]~54 , EX_MEM_inst1|BranchAddr_out[14]~54, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[14] , EX_MEM_inst1|BranchAddr_out[14], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[14]~27 , FETCH_inst1|wire_Mux_to_PC[14]~27, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[14]~28 , FETCH_inst1|wire_Mux_to_PC[14]~28, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[14] , FETCH_inst1|PC_inst1|q[14], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[14]~24 , FETCH_inst1|PC_4[14]~24, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[15]~56 , EX_MEM_inst1|BranchAddr_out[15]~56, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[15] , EX_MEM_inst1|BranchAddr_out[15], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[15]~29 , FETCH_inst1|wire_Mux_to_PC[15]~29, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[15]~30 , FETCH_inst1|wire_Mux_to_PC[15]~30, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[15] , FETCH_inst1|PC_inst1|q[15], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[15]~26 , FETCH_inst1|PC_4[15]~26, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a16, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[16]~16 , DECODE_inst1|Breg_inst1|r1[16]~16, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[16]~58 , EX_MEM_inst1|BranchAddr_out[16]~58, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[16] , EX_MEM_inst1|BranchAddr_out[16], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[16]~31 , FETCH_inst1|wire_Mux_to_PC[16]~31, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[16]~32 , FETCH_inst1|wire_Mux_to_PC[16]~32, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[16] , FETCH_inst1|PC_inst1|q[16], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[16]~28 , FETCH_inst1|PC_4[16]~28, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[17]~60 , EX_MEM_inst1|BranchAddr_out[17]~60, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[17] , EX_MEM_inst1|BranchAddr_out[17], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[17]~33 , FETCH_inst1|wire_Mux_to_PC[17]~33, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[17]~34 , FETCH_inst1|wire_Mux_to_PC[17]~34, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[17] , FETCH_inst1|PC_inst1|q[17], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[17]~30 , FETCH_inst1|PC_4[17]~30, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a18, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[18]~18 , DECODE_inst1|Breg_inst1|r1[18]~18, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[18]~62 , EX_MEM_inst1|BranchAddr_out[18]~62, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[18] , EX_MEM_inst1|BranchAddr_out[18], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[18]~35 , FETCH_inst1|wire_Mux_to_PC[18]~35, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[18]~36 , FETCH_inst1|wire_Mux_to_PC[18]~36, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[18] , FETCH_inst1|PC_inst1|q[18], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[18]~32 , FETCH_inst1|PC_4[18]~32, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[19]~64 , EX_MEM_inst1|BranchAddr_out[19]~64, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[19] , EX_MEM_inst1|BranchAddr_out[19], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[19]~37 , FETCH_inst1|wire_Mux_to_PC[19]~37, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[19]~38 , FETCH_inst1|wire_Mux_to_PC[19]~38, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[19] , FETCH_inst1|PC_inst1|q[19], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[19]~34 , FETCH_inst1|PC_4[19]~34, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a20, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[20]~20 , DECODE_inst1|Breg_inst1|r1[20]~20, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[20]~66 , EX_MEM_inst1|BranchAddr_out[20]~66, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[20] , EX_MEM_inst1|BranchAddr_out[20], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[20]~39 , FETCH_inst1|wire_Mux_to_PC[20]~39, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[20]~40 , FETCH_inst1|wire_Mux_to_PC[20]~40, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[20] , FETCH_inst1|PC_inst1|q[20], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[20]~36 , FETCH_inst1|PC_4[20]~36, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[21]~68 , EX_MEM_inst1|BranchAddr_out[21]~68, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[21] , EX_MEM_inst1|BranchAddr_out[21], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[21]~41 , FETCH_inst1|wire_Mux_to_PC[21]~41, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[21]~42 , FETCH_inst1|wire_Mux_to_PC[21]~42, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[21] , FETCH_inst1|PC_inst1|q[21], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[21]~38 , FETCH_inst1|PC_4[21]~38, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[22]~70 , EX_MEM_inst1|BranchAddr_out[22]~70, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[22] , EX_MEM_inst1|BranchAddr_out[22], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[22]~43 , FETCH_inst1|wire_Mux_to_PC[22]~43, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[22]~44 , FETCH_inst1|wire_Mux_to_PC[22]~44, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[22] , FETCH_inst1|PC_inst1|q[22], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[22]~40 , FETCH_inst1|PC_4[22]~40, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[23]~72 , EX_MEM_inst1|BranchAddr_out[23]~72, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[23] , EX_MEM_inst1|BranchAddr_out[23], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[23]~45 , FETCH_inst1|wire_Mux_to_PC[23]~45, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[2] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[2], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[23]~46 , FETCH_inst1|wire_Mux_to_PC[23]~46, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[23] , FETCH_inst1|PC_inst1|q[23], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[23]~42 , FETCH_inst1|PC_4[23]~42, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[24]~74 , EX_MEM_inst1|BranchAddr_out[24]~74, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[24] , EX_MEM_inst1|BranchAddr_out[24], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[24]~47 , FETCH_inst1|wire_Mux_to_PC[24]~47, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[4] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[4], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[24]~48 , FETCH_inst1|wire_Mux_to_PC[24]~48, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[24] , FETCH_inst1|PC_inst1|q[24], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[24]~44 , FETCH_inst1|PC_4[24]~44, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[25]~76 , EX_MEM_inst1|BranchAddr_out[25]~76, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[25] , EX_MEM_inst1|BranchAddr_out[25], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[25]~49 , FETCH_inst1|wire_Mux_to_PC[25]~49, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[25]~50 , FETCH_inst1|wire_Mux_to_PC[25]~50, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[25] , FETCH_inst1|PC_inst1|q[25], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[25]~46 , FETCH_inst1|PC_4[25]~46, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a26, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[26]~26 , DECODE_inst1|Breg_inst1|r1[26]~26, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[26]~78 , EX_MEM_inst1|BranchAddr_out[26]~78, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[26] , EX_MEM_inst1|BranchAddr_out[26], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[26]~51 , FETCH_inst1|wire_Mux_to_PC[26]~51, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[26]~52 , FETCH_inst1|wire_Mux_to_PC[26]~52, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[26] , FETCH_inst1|PC_inst1|q[26], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[26]~48 , FETCH_inst1|PC_4[26]~48, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[27]~80 , EX_MEM_inst1|BranchAddr_out[27]~80, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[27] , EX_MEM_inst1|BranchAddr_out[27], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[27]~53 , FETCH_inst1|wire_Mux_to_PC[27]~53, MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[27]~54 , FETCH_inst1|wire_Mux_to_PC[27]~54, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[27] , FETCH_inst1|PC_inst1|q[27], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[27]~50 , FETCH_inst1|PC_4[27]~50, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[28]~82 , EX_MEM_inst1|BranchAddr_out[28]~82, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[28] , EX_MEM_inst1|BranchAddr_out[28], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[28]~55 , FETCH_inst1|wire_Mux_to_PC[28]~55, MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[28] , IF_ID_inst1|PC_4_out[28], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[28]~56 , FETCH_inst1|wire_Mux_to_PC[28]~56, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[28] , FETCH_inst1|PC_inst1|q[28], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[28]~52 , FETCH_inst1|PC_4[28]~52, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a29, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[29]~29 , DECODE_inst1|Breg_inst1|r1[29]~29, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[29]~84 , EX_MEM_inst1|BranchAddr_out[29]~84, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[29] , EX_MEM_inst1|BranchAddr_out[29], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[29]~57 , FETCH_inst1|wire_Mux_to_PC[29]~57, MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[29] , IF_ID_inst1|PC_4_out[29], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[29]~58 , FETCH_inst1|wire_Mux_to_PC[29]~58, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[29] , FETCH_inst1|PC_inst1|q[29], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[29]~54 , FETCH_inst1|PC_4[29]~54, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a30, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[30]~30 , DECODE_inst1|Breg_inst1|r1[30]~30, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[30]~86 , EX_MEM_inst1|BranchAddr_out[30]~86, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[30] , EX_MEM_inst1|BranchAddr_out[30], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[30]~59 , FETCH_inst1|wire_Mux_to_PC[30]~59, MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[30] , IF_ID_inst1|PC_4_out[30], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[30]~60 , FETCH_inst1|wire_Mux_to_PC[30]~60, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[30] , FETCH_inst1|PC_inst1|q[30], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[30]~56 , FETCH_inst1|PC_4[30]~56, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a31, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[31]~31 , DECODE_inst1|Breg_inst1|r1[31]~31, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[31]~88 , EX_MEM_inst1|BranchAddr_out[31]~88, MIPS, 1
instance = comp, \EX_MEM_inst1|BranchAddr_out[31] , EX_MEM_inst1|BranchAddr_out[31], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[31]~61 , FETCH_inst1|wire_Mux_to_PC[31]~61, MIPS, 1
instance = comp, \IF_ID_inst1|PC_4_out[31] , IF_ID_inst1|PC_4_out[31], MIPS, 1
instance = comp, \FETCH_inst1|wire_Mux_to_PC[31]~62 , FETCH_inst1|wire_Mux_to_PC[31]~62, MIPS, 1
instance = comp, \FETCH_inst1|PC_inst1|q[31] , FETCH_inst1|PC_inst1|q[31], MIPS, 1
instance = comp, \FETCH_inst1|PC_4[31]~58 , FETCH_inst1|PC_4[31]~58, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~4 , EXECUTE_inst1|ULA_inst1|Mux31~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~101 , EXECUTE_inst1|ULA_inst1|ShiftRight0~101, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~157 , EXECUTE_inst1|ULA_inst1|ShiftRight0~157, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~158 , EXECUTE_inst1|ULA_inst1|ShiftRight0~158, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~104 , EXECUTE_inst1|ULA_inst1|ShiftRight0~104, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~75 , EXECUTE_inst1|ULA_inst1|ShiftRight1~75, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~160 , EXECUTE_inst1|ULA_inst1|ShiftRight0~160, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux23~15 , EXECUTE_inst1|ULA_inst1|Mux23~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~161 , EXECUTE_inst1|ULA_inst1|ShiftRight0~161, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~162 , EXECUTE_inst1|ULA_inst1|ShiftRight0~162, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~105 , EXECUTE_inst1|ULA_inst1|ShiftRight0~105, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~5 , EXECUTE_inst1|ULA_inst1|Mux31~5, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[31]~6 , EXECUTE_inst1|wire_MUXA_to_ULA[31]~6, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[28]~20 , EXECUTE_inst1|wire_MUXB_to_ULA[28]~20, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[24]~24 , EXECUTE_inst1|wire_MUXB_to_ULA[24]~24, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[22]~26 , EXECUTE_inst1|wire_MUXB_to_ULA[22]~26, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[21]~27 , EXECUTE_inst1|wire_MUXB_to_ULA[21]~27, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[20]~28 , EXECUTE_inst1|wire_MUXB_to_ULA[20]~28, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[19]~29 , EXECUTE_inst1|wire_MUXB_to_ULA[19]~29, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXB_to_ULA[16]~32 , EXECUTE_inst1|wire_MUXB_to_ULA[16]~32, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~1 , EXECUTE_inst1|ULA_inst1|LessThan8~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~3 , EXECUTE_inst1|ULA_inst1|LessThan8~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~5 , EXECUTE_inst1|ULA_inst1|LessThan8~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~7 , EXECUTE_inst1|ULA_inst1|LessThan8~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~9 , EXECUTE_inst1|ULA_inst1|LessThan8~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~11 , EXECUTE_inst1|ULA_inst1|LessThan8~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~13 , EXECUTE_inst1|ULA_inst1|LessThan8~13, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~15 , EXECUTE_inst1|ULA_inst1|LessThan8~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~17 , EXECUTE_inst1|ULA_inst1|LessThan8~17, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~19 , EXECUTE_inst1|ULA_inst1|LessThan8~19, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~21 , EXECUTE_inst1|ULA_inst1|LessThan8~21, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~23 , EXECUTE_inst1|ULA_inst1|LessThan8~23, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~25 , EXECUTE_inst1|ULA_inst1|LessThan8~25, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~27 , EXECUTE_inst1|ULA_inst1|LessThan8~27, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~29 , EXECUTE_inst1|ULA_inst1|LessThan8~29, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~31 , EXECUTE_inst1|ULA_inst1|LessThan8~31, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~33 , EXECUTE_inst1|ULA_inst1|LessThan8~33, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~35 , EXECUTE_inst1|ULA_inst1|LessThan8~35, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~37 , EXECUTE_inst1|ULA_inst1|LessThan8~37, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~39 , EXECUTE_inst1|ULA_inst1|LessThan8~39, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~41 , EXECUTE_inst1|ULA_inst1|LessThan8~41, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~43 , EXECUTE_inst1|ULA_inst1|LessThan8~43, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~45 , EXECUTE_inst1|ULA_inst1|LessThan8~45, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~47 , EXECUTE_inst1|ULA_inst1|LessThan8~47, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~49 , EXECUTE_inst1|ULA_inst1|LessThan8~49, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~51 , EXECUTE_inst1|ULA_inst1|LessThan8~51, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~53 , EXECUTE_inst1|ULA_inst1|LessThan8~53, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~55 , EXECUTE_inst1|ULA_inst1|LessThan8~55, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~57 , EXECUTE_inst1|ULA_inst1|LessThan8~57, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~59 , EXECUTE_inst1|ULA_inst1|LessThan8~59, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~61 , EXECUTE_inst1|ULA_inst1|LessThan8~61, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|LessThan8~62 , EXECUTE_inst1|ULA_inst1|LessThan8~62, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~11 , EXECUTE_inst1|ULA_inst1|Mux31~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~6 , EXECUTE_inst1|ULA_inst1|Mux31~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~7 , EXECUTE_inst1|ULA_inst1|Mux31~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~8 , EXECUTE_inst1|ULA_inst1|Mux31~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~10 , EXECUTE_inst1|ULA_inst1|Mux30~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~12 , EXECUTE_inst1|ULA_inst1|Mux31~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux31~10 , EXECUTE_inst1|ULA_inst1|Mux31~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~2 , EXECUTE_inst1|ULA_inst1|Mux30~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~168 , EXECUTE_inst1|ULA_inst1|ShiftRight0~168, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~115 , EXECUTE_inst1|ULA_inst1|ShiftRight0~115, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~116 , EXECUTE_inst1|ULA_inst1|ShiftRight0~116, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~117 , EXECUTE_inst1|ULA_inst1|ShiftRight0~117, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~119 , EXECUTE_inst1|ULA_inst1|ShiftRight0~119, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~120 , EXECUTE_inst1|ULA_inst1|ShiftRight0~120, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~121 , EXECUTE_inst1|ULA_inst1|ShiftRight0~121, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~122 , EXECUTE_inst1|ULA_inst1|ShiftRight0~122, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~123 , EXECUTE_inst1|ULA_inst1|ShiftRight0~123, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~3 , EXECUTE_inst1|ULA_inst1|Mux30~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~4 , EXECUTE_inst1|ULA_inst1|Mux30~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~6 , EXECUTE_inst1|ULA_inst1|Mux30~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~8 , EXECUTE_inst1|ULA_inst1|Mux30~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux30~9 , EXECUTE_inst1|ULA_inst1|Mux30~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux22~13 , EXECUTE_inst1|ULA_inst1|Mux22~13, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~2 , EXECUTE_inst1|ULA_inst1|Mux21~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~3 , EXECUTE_inst1|ULA_inst1|Mux21~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~4 , EXECUTE_inst1|ULA_inst1|Mux21~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~171 , EXECUTE_inst1|ULA_inst1|ShiftRight0~171, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~96 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~96, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~10 , EXECUTE_inst1|ULA_inst1|Mux21~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~5 , EXECUTE_inst1|ULA_inst1|Mux21~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~6 , EXECUTE_inst1|ULA_inst1|Mux21~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~7 , EXECUTE_inst1|ULA_inst1|Mux21~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~8 , EXECUTE_inst1|ULA_inst1|Mux21~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux21~9 , EXECUTE_inst1|ULA_inst1|Mux21~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~2 , EXECUTE_inst1|ULA_inst1|Mux20~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~3 , EXECUTE_inst1|ULA_inst1|Mux20~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~4 , EXECUTE_inst1|ULA_inst1|Mux20~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~100 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~100, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~10 , EXECUTE_inst1|ULA_inst1|Mux20~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~5 , EXECUTE_inst1|ULA_inst1|Mux20~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~6 , EXECUTE_inst1|ULA_inst1|Mux20~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~7 , EXECUTE_inst1|ULA_inst1|Mux20~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~8 , EXECUTE_inst1|ULA_inst1|Mux20~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux20~9 , EXECUTE_inst1|ULA_inst1|Mux20~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~0 , EXECUTE_inst1|ULA_inst1|Mux19~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~1 , EXECUTE_inst1|ULA_inst1|Mux19~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~2 , EXECUTE_inst1|ULA_inst1|Mux19~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~132 , EXECUTE_inst1|ULA_inst1|ShiftRight0~132, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~177 , EXECUTE_inst1|ULA_inst1|ShiftRight0~177, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~75 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~75, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~86 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~86, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~87 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~87, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~103 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~103, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~3 , EXECUTE_inst1|ULA_inst1|Mux19~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~4 , EXECUTE_inst1|ULA_inst1|Mux19~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~5 , EXECUTE_inst1|ULA_inst1|Mux19~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~6 , EXECUTE_inst1|ULA_inst1|Mux19~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~7 , EXECUTE_inst1|ULA_inst1|Mux19~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux19~8 , EXECUTE_inst1|ULA_inst1|Mux19~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux16~0 , EXECUTE_inst1|ULA_inst1|Mux16~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~150 , EXECUTE_inst1|ULA_inst1|ShiftRight0~150, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~105 , EXECUTE_inst1|ULA_inst1|ShiftRight1~105, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~134 , EXECUTE_inst1|ULA_inst1|ShiftRight1~134, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~151 , EXECUTE_inst1|ULA_inst1|ShiftRight0~151, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~186 , EXECUTE_inst1|ULA_inst1|ShiftRight0~186, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~190 , EXECUTE_inst1|ULA_inst1|ShiftRight0~190, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~191 , EXECUTE_inst1|ULA_inst1|ShiftRight0~191, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~152 , EXECUTE_inst1|ULA_inst1|ShiftRight0~152, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux16~1 , EXECUTE_inst1|ULA_inst1|Mux16~1, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[15]~20 , EXECUTE_inst1|wire_MUXA_to_ULA[15]~20, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux16~2 , EXECUTE_inst1|ULA_inst1|Mux16~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux16~3 , EXECUTE_inst1|ULA_inst1|Mux16~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux16~4 , EXECUTE_inst1|ULA_inst1|Mux16~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux16~5 , EXECUTE_inst1|ULA_inst1|Mux16~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux16~6 , EXECUTE_inst1|ULA_inst1|Mux16~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux15~0 , EXECUTE_inst1|ULA_inst1|Mux15~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight0~153 , EXECUTE_inst1|ULA_inst1|ShiftRight0~153, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux15~1 , EXECUTE_inst1|ULA_inst1|Mux15~1, MIPS, 1
instance = comp, \EXECUTE_inst1|wire_MUXA_to_ULA[16]~19 , EXECUTE_inst1|wire_MUXA_to_ULA[16]~19, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux15~2 , EXECUTE_inst1|ULA_inst1|Mux15~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux15~3 , EXECUTE_inst1|ULA_inst1|Mux15~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux15~4 , EXECUTE_inst1|ULA_inst1|Mux15~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux15~5 , EXECUTE_inst1|ULA_inst1|Mux15~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~0 , EXECUTE_inst1|ULA_inst1|Mux12~0, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~1 , EXECUTE_inst1|ULA_inst1|Mux12~1, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~2 , EXECUTE_inst1|ULA_inst1|Mux12~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~131 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~131, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~111 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~111, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~112 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~112, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~132 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~132, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~3 , EXECUTE_inst1|ULA_inst1|Mux12~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~4 , EXECUTE_inst1|ULA_inst1|Mux12~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~5 , EXECUTE_inst1|ULA_inst1|Mux12~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~6 , EXECUTE_inst1|ULA_inst1|Mux12~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~7 , EXECUTE_inst1|ULA_inst1|Mux12~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux12~8 , EXECUTE_inst1|ULA_inst1|Mux12~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~9 , EXECUTE_inst1|ULA_inst1|Mux11~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~10 , EXECUTE_inst1|ULA_inst1|Mux11~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~11 , EXECUTE_inst1|ULA_inst1|Mux11~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~118 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~118, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~119 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~119, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~120 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~120, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~133 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~133, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~134 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~134, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~135 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~135, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~175 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~175, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~18 , EXECUTE_inst1|ULA_inst1|Mux11~18, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~12 , EXECUTE_inst1|ULA_inst1|Mux11~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~13 , EXECUTE_inst1|ULA_inst1|Mux11~13, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~14 , EXECUTE_inst1|ULA_inst1|Mux11~14, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~15 , EXECUTE_inst1|ULA_inst1|Mux11~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux11~16 , EXECUTE_inst1|ULA_inst1|Mux11~16, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~2 , EXECUTE_inst1|ULA_inst1|Mux10~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~3 , EXECUTE_inst1|ULA_inst1|Mux10~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~4 , EXECUTE_inst1|ULA_inst1|Mux10~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~139 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~139, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~10 , EXECUTE_inst1|ULA_inst1|Mux10~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~5 , EXECUTE_inst1|ULA_inst1|Mux10~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~6 , EXECUTE_inst1|ULA_inst1|Mux10~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~7 , EXECUTE_inst1|ULA_inst1|Mux10~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~8 , EXECUTE_inst1|ULA_inst1|Mux10~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux10~9 , EXECUTE_inst1|ULA_inst1|Mux10~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~2 , EXECUTE_inst1|ULA_inst1|Mux9~2, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~3 , EXECUTE_inst1|ULA_inst1|Mux9~3, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~4 , EXECUTE_inst1|ULA_inst1|Mux9~4, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~140 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~140, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftLeft0~142 , EXECUTE_inst1|ULA_inst1|ShiftLeft0~142, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~10 , EXECUTE_inst1|ULA_inst1|Mux9~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~5 , EXECUTE_inst1|ULA_inst1|Mux9~5, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~6 , EXECUTE_inst1|ULA_inst1|Mux9~6, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~7 , EXECUTE_inst1|ULA_inst1|Mux9~7, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~8 , EXECUTE_inst1|ULA_inst1|Mux9~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux9~9 , EXECUTE_inst1|ULA_inst1|Mux9~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|ShiftRight1~118 , EXECUTE_inst1|ULA_inst1|ShiftRight1~118, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~12 , EXECUTE_inst1|ULA_inst1|Mux7~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~13 , EXECUTE_inst1|ULA_inst1|Mux7~13, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~14 , EXECUTE_inst1|ULA_inst1|Mux7~14, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~15 , EXECUTE_inst1|ULA_inst1|Mux7~15, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux7~16 , EXECUTE_inst1|ULA_inst1|Mux7~16, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux6~9 , EXECUTE_inst1|ULA_inst1|Mux6~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux5~11 , EXECUTE_inst1|ULA_inst1|Mux5~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux4~10 , EXECUTE_inst1|ULA_inst1|Mux4~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|aux_OUT~141 , EXECUTE_inst1|ULA_inst1|aux_OUT~141, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~8 , EXECUTE_inst1|ULA_inst1|Mux3~8, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~9 , EXECUTE_inst1|ULA_inst1|Mux3~9, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~10 , EXECUTE_inst1|ULA_inst1|Mux3~10, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~11 , EXECUTE_inst1|ULA_inst1|Mux3~11, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~12 , EXECUTE_inst1|ULA_inst1|Mux3~12, MIPS, 1
instance = comp, \EXECUTE_inst1|ULA_inst1|Mux3~13 , EXECUTE_inst1|ULA_inst1|Mux3~13, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[16] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[16], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a5, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[5]~5 , DECODE_inst1|Breg_inst1|r1[5]~5, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[18] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[18], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a7, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[7]~7 , DECODE_inst1|Breg_inst1|r1[7]~7, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[20] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[20], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a9, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[9]~9 , DECODE_inst1|Breg_inst1|r1[9]~9, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[22] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[22], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a11, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[11]~11 , DECODE_inst1|Breg_inst1|r1[11]~11, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[24] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[24], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a13, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[13]~13 , DECODE_inst1|Breg_inst1|r1[13]~13, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[26] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[26], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a15, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[15]~15 , DECODE_inst1|Breg_inst1|r1[15]~15, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[28] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[28], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a17, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[17]~17 , DECODE_inst1|Breg_inst1|r1[17]~17, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[30] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[30], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a19, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[19]~19 , DECODE_inst1|Breg_inst1|r1[19]~19, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[34] , DECODE_inst1|Breg_inst1|registrador_rtl_0_bypass[34], MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23 , DECODE_inst1|Breg_inst1|registrador_rtl_0|auto_generated|ram_block1a23, MIPS, 1
instance = comp, \DECODE_inst1|Breg_inst1|r1[23]~23 , DECODE_inst1|Breg_inst1|r1[23]~23, MIPS, 1
instance = comp, \PC_4[0]~I , PC_4[0], MIPS, 1
instance = comp, \PC_4[1]~I , PC_4[1], MIPS, 1
instance = comp, \PC_4[2]~I , PC_4[2], MIPS, 1
instance = comp, \PC_4[3]~I , PC_4[3], MIPS, 1
instance = comp, \PC_4[4]~I , PC_4[4], MIPS, 1
instance = comp, \PC_4[5]~I , PC_4[5], MIPS, 1
instance = comp, \PC_4[6]~I , PC_4[6], MIPS, 1
instance = comp, \PC_4[7]~I , PC_4[7], MIPS, 1
instance = comp, \PC_4[8]~I , PC_4[8], MIPS, 1
instance = comp, \PC_4[9]~I , PC_4[9], MIPS, 1
instance = comp, \PC_4[10]~I , PC_4[10], MIPS, 1
instance = comp, \PC_4[11]~I , PC_4[11], MIPS, 1
instance = comp, \PC_4[12]~I , PC_4[12], MIPS, 1
instance = comp, \PC_4[13]~I , PC_4[13], MIPS, 1
instance = comp, \PC_4[14]~I , PC_4[14], MIPS, 1
instance = comp, \PC_4[15]~I , PC_4[15], MIPS, 1
instance = comp, \PC_4[16]~I , PC_4[16], MIPS, 1
instance = comp, \PC_4[17]~I , PC_4[17], MIPS, 1
instance = comp, \PC_4[18]~I , PC_4[18], MIPS, 1
instance = comp, \PC_4[19]~I , PC_4[19], MIPS, 1
instance = comp, \PC_4[20]~I , PC_4[20], MIPS, 1
instance = comp, \PC_4[21]~I , PC_4[21], MIPS, 1
instance = comp, \PC_4[22]~I , PC_4[22], MIPS, 1
instance = comp, \PC_4[23]~I , PC_4[23], MIPS, 1
instance = comp, \PC_4[24]~I , PC_4[24], MIPS, 1
instance = comp, \PC_4[25]~I , PC_4[25], MIPS, 1
instance = comp, \PC_4[26]~I , PC_4[26], MIPS, 1
instance = comp, \PC_4[27]~I , PC_4[27], MIPS, 1
instance = comp, \PC_4[28]~I , PC_4[28], MIPS, 1
instance = comp, \PC_4[29]~I , PC_4[29], MIPS, 1
instance = comp, \PC_4[30]~I , PC_4[30], MIPS, 1
instance = comp, \PC_4[31]~I , PC_4[31], MIPS, 1
instance = comp, \instrucao[0]~I , instrucao[0], MIPS, 1
instance = comp, \instrucao[1]~I , instrucao[1], MIPS, 1
instance = comp, \instrucao[2]~I , instrucao[2], MIPS, 1
instance = comp, \instrucao[3]~I , instrucao[3], MIPS, 1
instance = comp, \instrucao[4]~I , instrucao[4], MIPS, 1
instance = comp, \instrucao[5]~I , instrucao[5], MIPS, 1
instance = comp, \instrucao[6]~I , instrucao[6], MIPS, 1
instance = comp, \instrucao[7]~I , instrucao[7], MIPS, 1
instance = comp, \instrucao[8]~I , instrucao[8], MIPS, 1
instance = comp, \instrucao[9]~I , instrucao[9], MIPS, 1
instance = comp, \instrucao[10]~I , instrucao[10], MIPS, 1
instance = comp, \instrucao[11]~I , instrucao[11], MIPS, 1
instance = comp, \instrucao[12]~I , instrucao[12], MIPS, 1
instance = comp, \instrucao[13]~I , instrucao[13], MIPS, 1
instance = comp, \instrucao[14]~I , instrucao[14], MIPS, 1
instance = comp, \instrucao[15]~I , instrucao[15], MIPS, 1
instance = comp, \instrucao[16]~I , instrucao[16], MIPS, 1
instance = comp, \instrucao[17]~I , instrucao[17], MIPS, 1
instance = comp, \instrucao[18]~I , instrucao[18], MIPS, 1
instance = comp, \instrucao[19]~I , instrucao[19], MIPS, 1
instance = comp, \instrucao[20]~I , instrucao[20], MIPS, 1
instance = comp, \instrucao[21]~I , instrucao[21], MIPS, 1
instance = comp, \instrucao[22]~I , instrucao[22], MIPS, 1
instance = comp, \instrucao[23]~I , instrucao[23], MIPS, 1
instance = comp, \instrucao[24]~I , instrucao[24], MIPS, 1
instance = comp, \instrucao[25]~I , instrucao[25], MIPS, 1
instance = comp, \instrucao[26]~I , instrucao[26], MIPS, 1
instance = comp, \instrucao[27]~I , instrucao[27], MIPS, 1
instance = comp, \instrucao[28]~I , instrucao[28], MIPS, 1
instance = comp, \instrucao[29]~I , instrucao[29], MIPS, 1
instance = comp, \instrucao[30]~I , instrucao[30], MIPS, 1
instance = comp, \instrucao[31]~I , instrucao[31], MIPS, 1
instance = comp, \resultadoULA[0]~I , resultadoULA[0], MIPS, 1
instance = comp, \resultadoULA[1]~I , resultadoULA[1], MIPS, 1
instance = comp, \resultadoULA[2]~I , resultadoULA[2], MIPS, 1
instance = comp, \resultadoULA[3]~I , resultadoULA[3], MIPS, 1
instance = comp, \resultadoULA[4]~I , resultadoULA[4], MIPS, 1
instance = comp, \resultadoULA[5]~I , resultadoULA[5], MIPS, 1
instance = comp, \resultadoULA[6]~I , resultadoULA[6], MIPS, 1
instance = comp, \resultadoULA[7]~I , resultadoULA[7], MIPS, 1
instance = comp, \resultadoULA[8]~I , resultadoULA[8], MIPS, 1
instance = comp, \resultadoULA[9]~I , resultadoULA[9], MIPS, 1
instance = comp, \resultadoULA[10]~I , resultadoULA[10], MIPS, 1
instance = comp, \resultadoULA[11]~I , resultadoULA[11], MIPS, 1
instance = comp, \resultadoULA[12]~I , resultadoULA[12], MIPS, 1
instance = comp, \resultadoULA[13]~I , resultadoULA[13], MIPS, 1
instance = comp, \resultadoULA[14]~I , resultadoULA[14], MIPS, 1
instance = comp, \resultadoULA[15]~I , resultadoULA[15], MIPS, 1
instance = comp, \resultadoULA[16]~I , resultadoULA[16], MIPS, 1
instance = comp, \resultadoULA[17]~I , resultadoULA[17], MIPS, 1
instance = comp, \resultadoULA[18]~I , resultadoULA[18], MIPS, 1
instance = comp, \resultadoULA[19]~I , resultadoULA[19], MIPS, 1
instance = comp, \resultadoULA[20]~I , resultadoULA[20], MIPS, 1
instance = comp, \resultadoULA[21]~I , resultadoULA[21], MIPS, 1
instance = comp, \resultadoULA[22]~I , resultadoULA[22], MIPS, 1
instance = comp, \resultadoULA[23]~I , resultadoULA[23], MIPS, 1
instance = comp, \resultadoULA[24]~I , resultadoULA[24], MIPS, 1
instance = comp, \resultadoULA[25]~I , resultadoULA[25], MIPS, 1
instance = comp, \resultadoULA[26]~I , resultadoULA[26], MIPS, 1
instance = comp, \resultadoULA[27]~I , resultadoULA[27], MIPS, 1
instance = comp, \resultadoULA[28]~I , resultadoULA[28], MIPS, 1
instance = comp, \resultadoULA[29]~I , resultadoULA[29], MIPS, 1
instance = comp, \resultadoULA[30]~I , resultadoULA[30], MIPS, 1
instance = comp, \resultadoULA[31]~I , resultadoULA[31], MIPS, 1
instance = comp, \MemOut[0]~I , MemOut[0], MIPS, 1
instance = comp, \MemOut[1]~I , MemOut[1], MIPS, 1
instance = comp, \MemOut[2]~I , MemOut[2], MIPS, 1
instance = comp, \MemOut[3]~I , MemOut[3], MIPS, 1
instance = comp, \MemOut[4]~I , MemOut[4], MIPS, 1
instance = comp, \MemOut[5]~I , MemOut[5], MIPS, 1
instance = comp, \MemOut[6]~I , MemOut[6], MIPS, 1
instance = comp, \MemOut[7]~I , MemOut[7], MIPS, 1
instance = comp, \MemOut[8]~I , MemOut[8], MIPS, 1
instance = comp, \MemOut[9]~I , MemOut[9], MIPS, 1
instance = comp, \MemOut[10]~I , MemOut[10], MIPS, 1
instance = comp, \MemOut[11]~I , MemOut[11], MIPS, 1
instance = comp, \MemOut[12]~I , MemOut[12], MIPS, 1
instance = comp, \MemOut[13]~I , MemOut[13], MIPS, 1
instance = comp, \MemOut[14]~I , MemOut[14], MIPS, 1
instance = comp, \MemOut[15]~I , MemOut[15], MIPS, 1
instance = comp, \MemOut[16]~I , MemOut[16], MIPS, 1
instance = comp, \MemOut[17]~I , MemOut[17], MIPS, 1
instance = comp, \MemOut[18]~I , MemOut[18], MIPS, 1
instance = comp, \MemOut[19]~I , MemOut[19], MIPS, 1
instance = comp, \MemOut[20]~I , MemOut[20], MIPS, 1
instance = comp, \MemOut[21]~I , MemOut[21], MIPS, 1
instance = comp, \MemOut[22]~I , MemOut[22], MIPS, 1
instance = comp, \MemOut[23]~I , MemOut[23], MIPS, 1
instance = comp, \MemOut[24]~I , MemOut[24], MIPS, 1
instance = comp, \MemOut[25]~I , MemOut[25], MIPS, 1
instance = comp, \MemOut[26]~I , MemOut[26], MIPS, 1
instance = comp, \MemOut[27]~I , MemOut[27], MIPS, 1
instance = comp, \MemOut[28]~I , MemOut[28], MIPS, 1
instance = comp, \MemOut[29]~I , MemOut[29], MIPS, 1
instance = comp, \MemOut[30]~I , MemOut[30], MIPS, 1
instance = comp, \MemOut[31]~I , MemOut[31], MIPS, 1
instance = comp, \reg1Out[0]~I , reg1Out[0], MIPS, 1
instance = comp, \reg1Out[1]~I , reg1Out[1], MIPS, 1
instance = comp, \reg1Out[2]~I , reg1Out[2], MIPS, 1
instance = comp, \reg1Out[3]~I , reg1Out[3], MIPS, 1
instance = comp, \reg1Out[4]~I , reg1Out[4], MIPS, 1
instance = comp, \reg1Out[5]~I , reg1Out[5], MIPS, 1
instance = comp, \reg1Out[6]~I , reg1Out[6], MIPS, 1
instance = comp, \reg1Out[7]~I , reg1Out[7], MIPS, 1
instance = comp, \reg1Out[8]~I , reg1Out[8], MIPS, 1
instance = comp, \reg1Out[9]~I , reg1Out[9], MIPS, 1
instance = comp, \reg1Out[10]~I , reg1Out[10], MIPS, 1
instance = comp, \reg1Out[11]~I , reg1Out[11], MIPS, 1
instance = comp, \reg1Out[12]~I , reg1Out[12], MIPS, 1
instance = comp, \reg1Out[13]~I , reg1Out[13], MIPS, 1
instance = comp, \reg1Out[14]~I , reg1Out[14], MIPS, 1
instance = comp, \reg1Out[15]~I , reg1Out[15], MIPS, 1
instance = comp, \reg1Out[16]~I , reg1Out[16], MIPS, 1
instance = comp, \reg1Out[17]~I , reg1Out[17], MIPS, 1
instance = comp, \reg1Out[18]~I , reg1Out[18], MIPS, 1
instance = comp, \reg1Out[19]~I , reg1Out[19], MIPS, 1
instance = comp, \reg1Out[20]~I , reg1Out[20], MIPS, 1
instance = comp, \reg1Out[21]~I , reg1Out[21], MIPS, 1
instance = comp, \reg1Out[22]~I , reg1Out[22], MIPS, 1
instance = comp, \reg1Out[23]~I , reg1Out[23], MIPS, 1
instance = comp, \reg1Out[24]~I , reg1Out[24], MIPS, 1
instance = comp, \reg1Out[25]~I , reg1Out[25], MIPS, 1
instance = comp, \reg1Out[26]~I , reg1Out[26], MIPS, 1
instance = comp, \reg1Out[27]~I , reg1Out[27], MIPS, 1
instance = comp, \reg1Out[28]~I , reg1Out[28], MIPS, 1
instance = comp, \reg1Out[29]~I , reg1Out[29], MIPS, 1
instance = comp, \reg1Out[30]~I , reg1Out[30], MIPS, 1
instance = comp, \reg1Out[31]~I , reg1Out[31], MIPS, 1
instance = comp, \reg2Out[0]~I , reg2Out[0], MIPS, 1
instance = comp, \reg2Out[1]~I , reg2Out[1], MIPS, 1
instance = comp, \reg2Out[2]~I , reg2Out[2], MIPS, 1
instance = comp, \reg2Out[3]~I , reg2Out[3], MIPS, 1
instance = comp, \reg2Out[4]~I , reg2Out[4], MIPS, 1
instance = comp, \reg2Out[5]~I , reg2Out[5], MIPS, 1
instance = comp, \reg2Out[6]~I , reg2Out[6], MIPS, 1
instance = comp, \reg2Out[7]~I , reg2Out[7], MIPS, 1
instance = comp, \reg2Out[8]~I , reg2Out[8], MIPS, 1
instance = comp, \reg2Out[9]~I , reg2Out[9], MIPS, 1
instance = comp, \reg2Out[10]~I , reg2Out[10], MIPS, 1
instance = comp, \reg2Out[11]~I , reg2Out[11], MIPS, 1
instance = comp, \reg2Out[12]~I , reg2Out[12], MIPS, 1
instance = comp, \reg2Out[13]~I , reg2Out[13], MIPS, 1
instance = comp, \reg2Out[14]~I , reg2Out[14], MIPS, 1
instance = comp, \reg2Out[15]~I , reg2Out[15], MIPS, 1
instance = comp, \reg2Out[16]~I , reg2Out[16], MIPS, 1
instance = comp, \reg2Out[17]~I , reg2Out[17], MIPS, 1
instance = comp, \reg2Out[18]~I , reg2Out[18], MIPS, 1
instance = comp, \reg2Out[19]~I , reg2Out[19], MIPS, 1
instance = comp, \reg2Out[20]~I , reg2Out[20], MIPS, 1
instance = comp, \reg2Out[21]~I , reg2Out[21], MIPS, 1
instance = comp, \reg2Out[22]~I , reg2Out[22], MIPS, 1
instance = comp, \reg2Out[23]~I , reg2Out[23], MIPS, 1
instance = comp, \reg2Out[24]~I , reg2Out[24], MIPS, 1
instance = comp, \reg2Out[25]~I , reg2Out[25], MIPS, 1
instance = comp, \reg2Out[26]~I , reg2Out[26], MIPS, 1
instance = comp, \reg2Out[27]~I , reg2Out[27], MIPS, 1
instance = comp, \reg2Out[28]~I , reg2Out[28], MIPS, 1
instance = comp, \reg2Out[29]~I , reg2Out[29], MIPS, 1
instance = comp, \reg2Out[30]~I , reg2Out[30], MIPS, 1
instance = comp, \reg2Out[31]~I , reg2Out[31], MIPS, 1
