// Seed: 1403353535
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4
);
  wire id_6, id_7, id_8;
  wire id_9;
  id_10(
      -1 * id_1, -1
  );
  integer id_11 = -1;
  wire id_12, id_13, id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    id_22,
    output wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    input uwire id_13,
    output supply1 id_14,
    input tri id_15,
    input supply1 id_16,
    output wand id_17,
    input wire id_18,
    input wire id_19,
    output tri0 id_20
);
  wire id_23;
  assign id_2 = id_9 ? (-1 + id_10) : 1;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_19,
      id_10,
      id_4
  );
  assign modCall_1.type_3 = 0;
endmodule
