INFO-FLOW: Workspace /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1 opened at Tue Apr 06 01:17:56 CEST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.3 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.42 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.56 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted firmware/myproject_axi.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command       clang done; 1.5 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.54 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.91 sec.
INFO-FLOW: Done: GCC PP time: 4 seconds per iteration
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.52 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.49 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command       ap_eval done; 0.57 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.9 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.46 sec.
Command       tidy_31 done; 1.37 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.9 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command       clang done; 1.87 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.56 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.39 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.41 sec.
INFO-FLOW: Done: GCC PP time: 5.4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.35 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.36 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 1.5 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:65
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:73:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:73:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:93:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:93:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute       send_msg_by_id WARNING @200-471@%s%s 13 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.24 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.19 sec.
Command       tidy_31 done; 3.45 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.51 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 2.64 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject_axi -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.03 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 955.824 ; gain = 523.035 ; free physical = 2018 ; free virtual = 7581
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 955.824 ; gain = 523.035 ; free physical = 2018 ; free virtual = 7581
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.03 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:45).
Command         transform done; 1.41 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 957.254 ; gain = 524.465 ; free physical = 1965 ; free virtual = 7533
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command         transform done; 0.86 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 957.254 ; gain = 524.465 ; free physical = 1948 ; free virtual = 7517
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data_stream.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:1) on argument 'fc1_input.V.data.V' (firmware/myproject.cpp:25). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:96) on argument 'layer13_out.V.data.V' (firmware/myproject.cpp:26). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:4).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 448-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 224-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:30) into a 256-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 5.
INFO: [XFORM 203-131] Reshaping array 'w8.V'  in dimension 1 with a block factor of 16.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 16.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:75) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:80) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:85) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:22) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:22) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'myproject_Block__proc'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>'
	 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>'
	 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'
	 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>'.
Command         transform done; 12.13 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:4:17) to (firmware/myproject_axi.cpp:32:41) in function 'myproject_axi'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:44:106) to (firmware/myproject_axi.cpp:43:49) in function 'myproject_axi'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)...4 expression(s) balanced.
Command         transform done; 11.76 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 957.488 ; gain = 524.699 ; free physical = 2067 ; free virtual = 7592
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' to 'softmax_latency<array,array,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' to 'softmax<array,array<ap_fixed,5u>,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' to 'relu<array,array<ap_fixed,64u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' to 'relu<array,array<ap_fixed,32u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:60:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' to 'relu<array,array<ap_fixed,32u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:60:36)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_dense_resource.h:24:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>' (firmware/nnet_utils/nnet_dense_resource.h:24:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' (firmware/nnet_utils/nnet_dense_resource.h:24:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>'.
Command         transform done; 15.5 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1211.824 ; gain = 779.035 ; free physical = 1821 ; free virtual = 7351
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 42.91 sec.
Command     elaborate done; 72.48 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute       ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>' to 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,64u>,relu_config4>' to 'relu_array_array_ap_fixed_64u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>' to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config7>' to 'relu_array_array_ap_fixed_32u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config10>' to 'relu_array_array_ap_fixed_32u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>' to 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config13>' to 'softmax_latency_array_array_softmax_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,5u>,softmax_config13>' to 'softmax_array_array_ap_fixed_5u_softmax_config13_s'.
Execute       get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject_axi 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model softmax<array,array<ap_fixed,5u>,softmax_config13> 
Execute       preproc_iomode -model softmax_latency<array,array,softmax_config13> 
Execute       preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
Execute       preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute       preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute       preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute       preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute       preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config7> 
Execute       preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute       preproc_iomode -model relu<array,array<ap_fixed,64u>,relu_config4> 
Execute       preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
Execute       preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute       apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
Execute       apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,64u>,relu_config4> ...
Execute       set_default_model relu<array,array<ap_fixed,64u>,relu_config4> 
Execute       apply_spec_resource_limit relu<array,array<ap_fixed,64u>,relu_config4> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute       apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config7> ...
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config7> 
Execute       apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute       apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute       apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config10> ...
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute       apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config10> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute       apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
Execute       apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
INFO-FLOW: Configuring Module : softmax_latency<array,array,softmax_config13> ...
Execute       set_default_model softmax_latency<array,array,softmax_config13> 
Execute       apply_spec_resource_limit softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed,5u>,softmax_config13> ...
Execute       set_default_model softmax<array,array<ap_fixed,5u>,softmax_config13> 
Execute       apply_spec_resource_limit softmax<array,array<ap_fixed,5u>,softmax_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute       cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
Execute       cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,64u>,relu_config4> ...
Execute       set_default_model relu<array,array<ap_fixed,64u>,relu_config4> 
Execute       cdfg_preprocess -model relu<array,array<ap_fixed,64u>,relu_config4> 
Execute       rtl_gen_preprocess relu<array,array<ap_fixed,64u>,relu_config4> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute       cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config7> ...
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config7> 
Execute       cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config7> 
Execute       rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute       cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute       cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config10> ...
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute       cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute       rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config10> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> ...
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute       cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
Execute       cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
INFO-FLOW: Preprocessing Module: softmax_latency<array,array,softmax_config13> ...
Execute       set_default_model softmax_latency<array,array,softmax_config13> 
Execute       cdfg_preprocess -model softmax_latency<array,array,softmax_config13> 
Execute       rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed,5u>,softmax_config13> ...
Execute       set_default_model softmax<array,array<ap_fixed,5u>,softmax_config13> 
Execute       cdfg_preprocess -model softmax<array,array<ap_fixed,5u>,softmax_config13> 
Execute       rtl_gen_preprocess softmax<array,array<ap_fixed,5u>,softmax_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       cdfg_preprocess -model myproject_axi 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute       schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.17 sec.
INFO: [HLS 200-111]  Elapsed time: 75.68 seconds; current allocated memory: 409.358 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute       bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 412.570 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
Execute       schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 413.190 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>.
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
Execute       bind -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 414.627 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_64u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<array,array<ap_fixed,64u>,relu_config4> 
Execute       schedule -model relu<array,array<ap_fixed,64u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,64u>,relu_config4>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 419.560 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.verbose.sched.rpt 
Command       syn_report done; 0.87 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.sched.adb -f 
Command       db_write done; 0.68 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,64u>,relu_config4>.
Execute       set_default_model relu<array,array<ap_fixed,64u>,relu_config4> 
Execute       bind -model relu<array,array<ap_fixed,64u>,relu_config4> 
BIND OPTION: model=relu<array,array<ap_fixed,64u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 427.016 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.verbose.bind.rpt 
Command       syn_report done; 1.52 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.bind.adb -f 
Command       db_write done; 0.79 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,64u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute       schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 429.559 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.verbose.sched.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>.
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute       bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 432.049 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.verbose.bind.rpt 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 432.644 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>.
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       bind -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 434.396 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.bind.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config7> 
Execute       schedule -model relu<array,array<ap_fixed,32u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,32u>,relu_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 436.974 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.verbose.sched.rpt 
Command       syn_report done; 0.42 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.sched.adb -f 
Command       db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config7>.
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config7> 
Execute       bind -model relu<array,array<ap_fixed,32u>,relu_config7> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 440.688 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.verbose.bind.rpt 
Command       syn_report done; 0.82 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.bind.adb -f 
Command       db_write done; 0.37 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute       schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 442.283 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.sched.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute       bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 444.030 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.bind.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute       schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 444.502 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>.
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute       bind -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 445.677 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.verbose.bind.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute       schedule -model relu<array,array<ap_fixed,32u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,32u>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 448.324 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.sched.rpt 
Command       syn_report done; 0.42 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.sched.adb -f 
Command       db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config10>.
Execute       set_default_model relu<array,array<ap_fixed,32u>,relu_config10> 
Execute       bind -model relu<array,array<ap_fixed,32u>,relu_config10> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 452.040 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.bind.rpt 
Command       syn_report done; 0.78 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.bind.adb -f 
Command       db_write done; 0.36 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute       schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 453.048 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>.
Execute       set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute       bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 453.954 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
Execute       schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 454.188 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>.
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
Execute       bind -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 454.888 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.verbose.bind.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_latency<array,array,softmax_config13> 
Execute       schedule -model softmax_latency<array,array,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.179 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_latency<array,array,softmax_config13>.
Execute       set_default_model softmax_latency<array,array,softmax_config13> 
Execute       bind -model softmax_latency<array,array,softmax_config13> 
BIND OPTION: model=softmax_latency<array,array,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 455.582 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.bind.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_latency<array,array,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_5u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<array,array<ap_fixed,5u>,softmax_config13> 
Execute       schedule -model softmax<array,array<ap_fixed,5u>,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 455.687 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed,5u>,softmax_config13>.
Execute       set_default_model softmax<array,array<ap_fixed,5u>,softmax_config13> 
Execute       bind -model softmax<array,array<ap_fixed,5u>,softmax_config13> 
BIND OPTION: model=softmax<array,array<ap_fixed,5u>,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 455.874 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.verbose.bind.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed,5u>,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 457.294 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command       db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 467.201 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 2.17 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command       db_write done; 0.35 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject_axi 
Execute       schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 469.647 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling myproject_axi.
Execute       set_default_model myproject_axi 
Execute       bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 471.563 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command       syn_report done; 1.99 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding myproject_axi.
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> 
Execute       rtl_gen_preprocess relu<array,array<ap_fixed,64u>,relu_config4> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config7> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> 
Execute       rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config10> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> 
Execute       rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
Execute       rtl_gen_preprocess softmax<array,array<ap_fixed,5u>,softmax_config13> 
Execute       rtl_gen_preprocess myproject 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outidx9' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb' due to the length limit 60
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_7s_22_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_646_16_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 488.882 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute       syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute       syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Command       syn_report done; 0.34 sec.
Execute       db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.adb 
Command       db_write done; 0.3 sec.
Execute       gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 505.867 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s 
Execute       syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s_csynth.rpt 
Execute       syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s_csynth.xml 
Execute       syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.adb 
Execute       gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_64u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu<array,array<ap_fixed,64u>,relu_config4> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_64u_relu_config4_s'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 523.123 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<array,array<ap_fixed,64u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_64u_relu_config4_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl relu<array,array<ap_fixed,64u>,relu_config4> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_64u_relu_config4_s 
Execute       gen_rtl relu<array,array<ap_fixed,64u>,relu_config4> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_64u_relu_config4_s 
Execute       syn_report -csynth -model relu<array,array<ap_fixed,64u>,relu_config4> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_64u_relu_config4_s_csynth.rpt 
Command       syn_report done; 0.54 sec.
Execute       syn_report -rtlxml -model relu<array,array<ap_fixed,64u>,relu_config4> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_64u_relu_config4_s_csynth.xml 
Command       syn_report done; 0.25 sec.
Execute       syn_report -verbosereport -model relu<array,array<ap_fixed,64u>,relu_config4> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.verbose.rpt 
Command       syn_report done; 1.78 sec.
Execute       db_write -model relu<array,array<ap_fixed,64u>,relu_config4> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.adb 
Command       db_write done; 1.52 sec.
Execute       gen_tb_info relu<array,array<ap_fixed,64u>,relu_config4> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_646_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 4.49 seconds; current allocated memory: 553.236 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s 
Execute       syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_csynth.rpt 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_csynth.xml 
Execute       syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.verbose.rpt 
Command       syn_report done; 0.39 sec.
Execute       db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.adb 
Command       db_write done; 0.71 sec.
Execute       gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 571.110 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s 
Execute       syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_csynth.rpt 
Execute       syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_csynth.xml 
Execute       syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.adb 
Command       db_write done; 0.56 sec.
Execute       gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu<array,array<ap_fixed,32u>,relu_config7> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config7_s'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 580.218 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<array,array<ap_fixed,32u>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config7_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl relu<array,array<ap_fixed,32u>,relu_config7> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config7_s 
Execute       gen_rtl relu<array,array<ap_fixed,32u>,relu_config7> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config7_s 
Execute       syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config7> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config7_s_csynth.rpt 
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config7> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config7_s_csynth.xml 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config7> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.verbose.rpt 
Command       syn_report done; 0.89 sec.
Execute       db_write -model relu<array,array<ap_fixed,32u>,relu_config7> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.adb 
Command       db_write done; 1.26 sec.
Execute       gen_tb_info relu<array,array<ap_fixed,32u>,relu_config7> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 597.286 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute       syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.rpt 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.xml 
Execute       syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.rpt 
Command       syn_report done; 0.34 sec.
Execute       db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.adb 
Command       db_write done; 0.96 sec.
Execute       gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 608.167 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s 
Execute       syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_csynth.rpt 
Execute       syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_csynth.xml 
Execute       syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.verbose.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.adb 
Command       db_write done; 0.72 sec.
Execute       gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu<array,array<ap_fixed,32u>,relu_config10> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config10_s'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 616.536 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config10_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config10_s 
Execute       gen_rtl relu<array,array<ap_fixed,32u>,relu_config10> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config10_s 
Execute       syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config10> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config10_s_csynth.rpt 
Command       syn_report done; 0.28 sec.
Execute       syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config10> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config10_s_csynth.xml 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config10> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.verbose.rpt 
Command       syn_report done; 0.95 sec.
Execute       db_write -model relu<array,array<ap_fixed,32u>,relu_config10> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.adb 
Command       db_write done; 1.39 sec.
Execute       gen_tb_info relu<array,array<ap_fixed,32u>,relu_config10> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 630.023 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
Execute       gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
Execute       syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Execute       syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Execute       syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.adb 
Command       db_write done; 1 sec.
Execute       gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 635.662 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s 
Execute       syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s_csynth.rpt 
Execute       syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s_csynth.xml 
Execute       syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.verbose.rpt 
Execute       db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.adb 
Command       db_write done; 0.88 sec.
Execute       gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_latency<array,array,softmax_config13> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config13_s_invert_table8' to 'softmax_latency_array_array_softmax_config13_s_invert_tabcud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 637.438 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/softmax_latency_array_array_softmax_config13_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/softmax_latency_array_array_softmax_config13_s 
Execute       gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/softmax_latency_array_array_softmax_config13_s 
Execute       syn_report -csynth -model softmax_latency<array,array,softmax_config13> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.rpt 
Execute       syn_report -rtlxml -model softmax_latency<array,array,softmax_config13> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.xml 
Execute       syn_report -verbosereport -model softmax_latency<array,array,softmax_config13> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.rpt 
Execute       db_write -model softmax_latency<array,array,softmax_config13> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.adb 
Command       db_write done; 0.9 sec.
Execute       gen_tb_info softmax_latency<array,array,softmax_config13> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_5u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax<array,array<ap_fixed,5u>,softmax_config13> -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_5u_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 638.908 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<array,array<ap_fixed,5u>,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_5u_softmax_config13_s -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl softmax<array,array<ap_fixed,5u>,softmax_config13> -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_5u_softmax_config13_s 
Execute       gen_rtl softmax<array,array<ap_fixed,5u>,softmax_config13> -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_5u_softmax_config13_s 
Execute       syn_report -csynth -model softmax<array,array<ap_fixed,5u>,softmax_config13> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_5u_softmax_config13_s_csynth.rpt 
Execute       syn_report -rtlxml -model softmax<array,array<ap_fixed,5u>,softmax_config13> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_5u_softmax_config13_s_csynth.xml 
Execute       syn_report -verbosereport -model softmax<array,array<ap_fixed,5u>,softmax_config13> -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.verbose.rpt 
Execute       db_write -model softmax<array,array<ap_fixed,5u>,softmax_config13> -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.adb 
Command       db_write done; 0.9 sec.
Execute       gen_tb_info softmax<array,array<ap_fixed,5u>,softmax_config13> -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_5u_softmax_config13_U0' to 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command       create_rtl_model done; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 649.805 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl myproject -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command       syn_report done; 0.59 sec.
Execute       syn_report -rtlxml -model myproject -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command       syn_report done; 0.29 sec.
Execute       syn_report -verbosereport -model myproject -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 2.46 sec.
Execute       db_write -model myproject -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 1.52 sec.
Execute       gen_tb_info myproject -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject_axi -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/vector_rows' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'row_count' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'vector_rows' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_53_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 661.533 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi 
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/vhdl/myproject_axi 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute       syn_report -csynth -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute       syn_report -rtlxml -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute       syn_report -verbosereport -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command       syn_report done; 2.07 sec.
Execute       db_write -model myproject_axi -f -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command       db_write done; 1.09 sec.
Execute       gen_tb_info myproject_axi -p /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute       export_constraint_db -f -tool general -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       syn_report -designview -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command       syn_report done; 2.3 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject_axi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2> relu<array,array<ap_fixed,64u>,relu_config4> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8> relu<array,array<ap_fixed,32u>,relu_config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11> dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,5u>,softmax_config13> myproject myproject_axi
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_164_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_164_16_1_1
INFO-FLOW: Found component myproject_axi_mux_42_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_16_1_1
INFO-FLOW: Found component myproject_axi_mux_646_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_646_16_1_1
INFO-FLOW: Found component myproject_axi_mul_mul_16s_7s_22_1_1.
INFO-FLOW: Append model myproject_axi_mul_mul_16s_7s_22_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_64u_relu_config4_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_646_7_1_1.
INFO-FLOW: Append model myproject_axi_mux_646_7_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config7_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_325_7_1_1.
INFO-FLOW: Append model myproject_axi_mux_325_7_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config10_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_latency_array_array_softmax_config13_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_exp_table7.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_exp_table7
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_invert_tabcud.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_invert_tabcud
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_5u_softmax_config13_s] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w7_d1_A.
INFO-FLOW: Append model fifo_w7_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_64u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_64u_relu_config4_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config7_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config7_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config10_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config10_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_2_1
INFO-FLOW: Found component myproject_axi_mux_53_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_53_16_1_1
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d5_A.
INFO-FLOW: Append model fifo_w16_d5_A
INFO-FLOW: Found component fifo_w16_d5_A.
INFO-FLOW: Append model fifo_w16_d5_A
INFO-FLOW: Found component fifo_w16_d5_A.
INFO-FLOW: Append model fifo_w16_d5_A
INFO-FLOW: Found component fifo_w16_d5_A.
INFO-FLOW: Append model fifo_w16_d5_A
INFO-FLOW: Found component fifo_w16_d5_A.
INFO-FLOW: Append model fifo_w16_d5_A
INFO-FLOW: Found component myproject_axi_AXILiteS_s_axi.
INFO-FLOW: Append model myproject_axi_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_64u_relu_config4_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config10_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_5u_softmax_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_mux_164_16_1_1 myproject_axi_mux_42_16_1_1 myproject_axi_mux_646_16_1_1 myproject_axi_mul_mul_16s_7s_22_1_1 dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V myproject_axi_mux_646_7_1_1 dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V myproject_axi_mux_325_7_1_1 dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V softmax_latency_array_array_softmax_config13_s_exp_table7 softmax_latency_array_array_softmax_config13_s_invert_tabcud fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w7_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_64u_relu_config4_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe start_for_relu_array_array_ap_fixed_32u_relu_config7_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg start_for_relu_array_array_ap_fixed_32u_relu_config10_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j myproject_axi_fpext_32ns_64_2_1 myproject_axi_mux_53_16_1_1 fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d5_A fifo_w16_d5_A fifo_w16_d5_A fifo_w16_d5_A fifo_w16_d5_A myproject_axi_AXILiteS_s_axi regslice_core dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s relu_array_array_ap_fixed_64u_relu_config4_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s relu_array_array_ap_fixed_32u_relu_config7_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s relu_array_array_ap_fixed_32u_relu_config10_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s softmax_latency_array_array_softmax_config13_s softmax_array_array_ap_fixed_5u_softmax_config13_s myproject myproject_axi
INFO-FLOW: To file: write model myproject_axi_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_axi_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_axi_mux_646_16_1_1
INFO-FLOW: To file: write model myproject_axi_mul_mul_16s_7s_22_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V
INFO-FLOW: To file: write model myproject_axi_mux_646_7_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V
INFO-FLOW: To file: write model myproject_axi_mux_325_7_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_exp_table7
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_invert_tabcud
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w7_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_64u_relu_config4_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config7_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config10_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_2_1
INFO-FLOW: To file: write model myproject_axi_mux_53_16_1_1
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d5_A
INFO-FLOW: To file: write model fifo_w16_d5_A
INFO-FLOW: To file: write model fifo_w16_d5_A
INFO-FLOW: To file: write model fifo_w16_d5_A
INFO-FLOW: To file: write model fifo_w16_d5_A
INFO-FLOW: To file: write model myproject_axi_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_64u_relu_config4_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config10_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_5u_softmax_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_exp_table7_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.21 sec.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_64u_relu_config4_U0_U(start_for_relu_array_array_ap_fixed_64u_relu_config4_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config7_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config7_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config10_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j_U(start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j)' using Shift Registers.
Command       ap_source done; 5.99 sec.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_0_V_U(fifo_w16_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_1_V_U(fifo_w16_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_2_V_U(fifo_w16_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_3_V_U(fifo_w16_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_4_V_U(fifo_w16_d5_A)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.77 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=322 #gSsdmPorts=8
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       sc_get_clocks myproject_axi 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:15 ; elapsed = 00:02:23 . Memory (MB): peak = 1473.840 ; gain = 1041.051 ; free physical = 1414 ; free virtual = 7049
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command     autosyn done; 69.14 sec.
Command   csynth_design done; 141.62 sec.
Command ap_source done; 143.3 sec.
Execute cleanup_all 
Command cleanup_all done; 0.13 sec.
INFO-FLOW: Workspace /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1 opened at Tue Apr 06 01:20:30 CEST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.47 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.59 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.78 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip/pack.sh
Command   export_design done; 17.97 sec.
Command ap_source done; 19.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1 opened at Tue Apr 06 01:55:17 CEST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.22 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.46 sec.
Execute   export_design -rtl verilog -format ip_catalog -vendor CERN -library hls4ml 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -library=hls4ml -rtl=verilog -vendor=CERN 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor CERN -library hls4ml
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=322 #gSsdmPorts=8
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     sc_get_clocks myproject_axi 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_0_no_dsp_32_ip.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip/pack.sh
Command   export_design done; 16.03 sec.
Command ap_source done; 17.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1 opened at Tue Apr 06 02:01:40 CEST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.38 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.49 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     config_compile -no_signed_zeros=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_array_partition -include_extern_globals=false 
INFO: [XFORM 203-102] Do not partition external global variables.
Execute     config_array_partition -include_ports=false 
INFO: [XFORM 203-102] Do not partition I/O variables.
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_array_partition -scalarize_all=false 
Execute     config_array_partition -throughput_driven=false 
INFO: [XFORM 203-102] Enabled automatic array partitioning for throughput optimization.
Execute     config_export -format=ip_catalog 
Execute     config_export -library=hls4ml 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=CERN 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.65 sec.
Execute   export_design -rtl verilog -format ip_catalog -description NN -vendor CERN -library hls4ml -display_name hls4ml-nn 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -description=NN -display_name=hls4ml-nn -format=ip_catalog -library=hls4ml -rtl=verilog -vendor=CERN 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor CERN -library hls4ml -description NN -display_name hls4ml-nn
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=322 #gSsdmPorts=8
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     sc_get_clocks myproject_axi 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_0_no_dsp_32_ip.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config4_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config7_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config10_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_5u_softmax_config13_s.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip/pack.sh
Command   export_design done; 17.52 sec.
Command ap_source done; 19.17 sec.
Execute cleanup_all 
