

================================================================
== Vivado HLS Report for 'dense_resource_1_0'
================================================================
* Date:           Mon Aug 22 13:44:23 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_7_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:240]   --->   Operation 3 'read' 'data_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_6_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:240]   --->   Operation 4 'read' 'data_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_5_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:240]   --->   Operation 5 'read' 'data_5_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:240]   --->   Operation 6 'read' 'data_4_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:240]   --->   Operation 7 'read' 'data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:240]   --->   Operation 8 'read' 'data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:240]   --->   Operation 9 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:240]   --->   Operation 10 'read' 'data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %data_3_V_read_4, i32 1, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 11 'partselect' 'trunc_ln708_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i14 %data_4_V_read_4 to i21" [./example.h:142->./example.h:267]   --->   Operation 12 'sext' 'sext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln1118_30 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_4_V_read_4, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 13 'bitconcatenate' 'shl_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i18 %shl_ln1118_30 to i19" [./example.h:142->./example.h:267]   --->   Operation 14 'sext' 'sext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1118_31 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_4_V_read_4, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 15 'bitconcatenate' 'shl_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i16 %shl_ln1118_31 to i20" [./example.h:142->./example.h:267]   --->   Operation 16 'sext' 'sext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i16 %shl_ln1118_31 to i19" [./example.h:142->./example.h:267]   --->   Operation 17 'sext' 'sext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.58ns)   --->   "%sub_ln1118_29 = sub i19 %sext_ln1118_64, %sext_ln1118_66" [./example.h:142->./example.h:267]   --->   Operation 18 'sub' 'sub_ln1118_29' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_29, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 19 'partselect' 'trunc_ln708_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i14 %data_5_V_read_4 to i20" [./example.h:142->./example.h:267]   --->   Operation 20 'sext' 'sext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i14 %data_5_V_read_4 to i18" [./example.h:142->./example.h:267]   --->   Operation 21 'sext' 'sext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln1118_32 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_5_V_read_4, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 22 'bitconcatenate' 'shl_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i20 %shl_ln1118_32 to i21" [./example.h:142->./example.h:267]   --->   Operation 23 'sext' 'sext_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1118_33 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_5_V_read_4, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 24 'bitconcatenate' 'shl_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i16 %shl_ln1118_33 to i19" [./example.h:142->./example.h:267]   --->   Operation 25 'sext' 'sext_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i16 %shl_ln1118_33 to i21" [./example.h:142->./example.h:267]   --->   Operation 26 'sext' 'sext_ln1118_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.55ns)   --->   "%sub_ln1118_30 = sub i21 %sext_ln1118_72, %sext_ln1118_70" [./example.h:142->./example.h:267]   --->   Operation 27 'sub' 'sub_ln1118_30' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_30, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 28 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i14 %data_6_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 29 'sext' 'sext_ln1118_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i14 %data_6_V_read_3 to i20" [./example.h:142->./example.h:267]   --->   Operation 30 'sext' 'sext_ln1118_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i14 %data_6_V_read_3 to i15" [./example.h:142->./example.h:267]   --->   Operation 31 'sext' 'sext_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1118_34 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_6_V_read_3, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 32 'bitconcatenate' 'shl_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i17 %shl_ln1118_34 to i18" [./example.h:142->./example.h:267]   --->   Operation 33 'sext' 'sext_ln1118_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_35 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_6_V_read_3, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i15 %shl_ln1118_35 to i18" [./example.h:142->./example.h:267]   --->   Operation 35 'sext' 'sext_ln1118_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.59ns)   --->   "%add_ln1118 = add i18 %sext_ln1118_77, %sext_ln1118_76" [./example.h:142->./example.h:267]   --->   Operation 36 'add' 'add_ln1118' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %add_ln1118, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 37 'partselect' 'trunc_ln708_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln708_46 = sext i11 %trunc_ln708_67 to i14" [./example.h:142->./example.h:267]   --->   Operation 38 'sext' 'sext_ln708_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i14 %data_7_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 39 'sext' 'sext_ln1118_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i14 %data_7_V_read_3 to i19" [./example.h:142->./example.h:267]   --->   Operation 40 'sext' 'sext_ln1118_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i14 %data_7_V_read_3 to i20" [./example.h:142->./example.h:267]   --->   Operation 41 'sext' 'sext_ln1118_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i20 -26, %sext_ln1118_80" [./example.h:142->./example.h:267]   --->   Operation 42 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_7, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 43 'partselect' 'trunc_ln708_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln708_47 = sext i13 %trunc_ln708_68 to i14" [./example.h:142->./example.h:267]   --->   Operation 44 'sext' 'sext_ln708_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_67 = add i14 -50, %sext_ln708_47" [./example.h:267]   --->   Operation 45 'add' 'add_ln703_67' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_68 = add i14 %add_ln703_67, %sext_ln708_46" [./example.h:267]   --->   Operation 46 'add' 'add_ln703_68' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1118_36 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_4_V_read_4, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 47 'bitconcatenate' 'shl_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i19 %shl_ln1118_36 to i20" [./example.h:142->./example.h:267]   --->   Operation 48 'sext' 'sext_ln1118_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.56ns)   --->   "%add_ln1118_6 = add i20 %sext_ln1118_65, %sext_ln1118_81" [./example.h:142->./example.h:267]   --->   Operation 49 'add' 'add_ln1118_6' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_72 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118_6, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 50 'partselect' 'trunc_ln708_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_73 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %data_5_V_read_4, i32 3, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 51 'partselect' 'trunc_ln708_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i21 -38, %sext_ln1118_73" [./example.h:142->./example.h:267]   --->   Operation 52 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_14, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 53 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i21 -69, %sext_ln1118_78" [./example.h:142->./example.h:267]   --->   Operation 54 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_15, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 55 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_75 = add i14 -34, %trunc_ln708_15" [./example.h:267]   --->   Operation 56 'add' 'add_ln703_75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_76 = add i14 %add_ln703_75, %trunc_ln708_14" [./example.h:267]   --->   Operation 57 'add' 'add_ln703_76' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i21 -38, %sext_ln1118_63" [./example.h:142->./example.h:267]   --->   Operation 58 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_20, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 59 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i20 25, %sext_ln1118_67" [./example.h:142->./example.h:267]   --->   Operation 60 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_78 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_21, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 61 'partselect' 'trunc_ln708_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln708_57 = sext i13 %trunc_ln708_78 to i14" [./example.h:142->./example.h:267]   --->   Operation 62 'sext' 'sext_ln708_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i20 23, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 63 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_22, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 64 'partselect' 'trunc_ln708_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln708_58 = sext i13 %trunc_ln708_79 to i14" [./example.h:142->./example.h:267]   --->   Operation 65 'sext' 'sext_ln708_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.90ns)   --->   "%mul_ln1118_23 = mul i19 -11, %sext_ln1118_79" [./example.h:142->./example.h:267]   --->   Operation 66 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_20 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_23, i32 7, i32 18)" [./example.h:267]   --->   Operation 67 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %tmp_20 to i13" [./example.h:267]   --->   Operation 68 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_82 = add i14 %trunc_ln708_20, %sext_ln708_57" [./example.h:267]   --->   Operation 69 'add' 'add_ln703_82' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.52ns)   --->   "%add_ln703_83 = add i13 -62, %sext_ln703" [./example.h:267]   --->   Operation 70 'add' 'add_ln703_83' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i13 %add_ln703_83 to i14" [./example.h:267]   --->   Operation 71 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.54ns)   --->   "%add_ln703_84 = add i14 %sext_ln703_18, %sext_ln708_58" [./example.h:267]   --->   Operation 72 'add' 'add_ln703_84' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_85 = add i14 %add_ln703_84, %add_ln703_82" [./example.h:267]   --->   Operation 73 'add' 'add_ln703_85' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1118_42 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_4_V_read_4, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 74 'bitconcatenate' 'shl_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i15 %shl_ln1118_42 to i18" [./example.h:142->./example.h:267]   --->   Operation 75 'sext' 'sext_ln1118_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i15 %shl_ln1118_42 to i19" [./example.h:142->./example.h:267]   --->   Operation 76 'sext' 'sext_ln1118_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.58ns)   --->   "%sub_ln1118_36 = sub i19 %sext_ln1118_89, %sext_ln1118_64" [./example.h:142->./example.h:267]   --->   Operation 77 'sub' 'sub_ln1118_36' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_21 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_36, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 78 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln708_74 = sext i12 %tmp_21 to i13" [./example.h:142->./example.h:267]   --->   Operation 79 'sext' 'sext_ln708_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_5_V_read_4, i32 6, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 80 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i8 %tmp_22 to i13" [./example.h:142->./example.h:267]   --->   Operation 81 'sext' 'sext_ln1118_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.55ns)   --->   "%sub_ln1118_37 = sub i15 0, %sext_ln1118_75" [./example.h:142->./example.h:267]   --->   Operation 82 'sub' 'sub_ln1118_37' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %sub_ln1118_37, i32 7, i32 14)" [./example.h:142->./example.h:267]   --->   Operation 83 'partselect' 'trunc_ln708_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln708_63 = sext i8 %trunc_ln708_84 to i14" [./example.h:142->./example.h:267]   --->   Operation 84 'sext' 'sext_ln708_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul i20 -19, %sext_ln1118_80" [./example.h:142->./example.h:267]   --->   Operation 85 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_29, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 86 'partselect' 'trunc_ln708_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln708_64 = sext i13 %trunc_ln708_85 to i14" [./example.h:142->./example.h:267]   --->   Operation 87 'sext' 'sext_ln708_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.52ns)   --->   "%add_ln703_90 = add i13 %sext_ln708_74, %sext_ln1118_118" [./example.h:267]   --->   Operation 88 'add' 'add_ln703_90' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i13 %add_ln703_90 to i14" [./example.h:267]   --->   Operation 89 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.54ns)   --->   "%add_ln703_91 = add i14 -18, %sext_ln708_64" [./example.h:267]   --->   Operation 90 'add' 'add_ln703_91' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_92 = add i14 %add_ln703_91, %sext_ln708_63" [./example.h:267]   --->   Operation 91 'add' 'add_ln703_92' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_93 = add i14 %add_ln703_92, %sext_ln703_19" [./example.h:267]   --->   Operation 92 'add' 'add_ln703_93' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_88 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_2_V_read_4, i32 6, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 93 'partselect' 'trunc_ln708_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_38 = sub i19 0, %sext_ln1118_64" [./example.h:142->./example.h:267]   --->   Operation 94 'sub' 'sub_ln1118_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_39 = sub i19 %sub_ln1118_38, %sext_ln1118_66" [./example.h:142->./example.h:267]   --->   Operation 95 'sub' 'sub_ln1118_39' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_25 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_39, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 96 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i12 %tmp_25 to i13" [./example.h:142->./example.h:267]   --->   Operation 97 'sext' 'sext_ln1118_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1118_45 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_5_V_read_4, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 98 'bitconcatenate' 'shl_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i17 %shl_ln1118_45 to i18" [./example.h:142->./example.h:267]   --->   Operation 99 'sext' 'sext_ln1118_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.59ns)   --->   "%sub_ln1118_40 = sub i18 0, %sext_ln1118_92" [./example.h:142->./example.h:267]   --->   Operation 100 'sub' 'sub_ln1118_40' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_40, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 101 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i11 %tmp_26 to i13" [./example.h:142->./example.h:267]   --->   Operation 102 'sext' 'sext_ln1118_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i20 -26, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 103 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_92 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_31, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 104 'partselect' 'trunc_ln708_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln708_71 = sext i13 %trunc_ln708_92 to i14" [./example.h:142->./example.h:267]   --->   Operation 105 'sext' 'sext_ln708_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.52ns)   --->   "%add_ln703_98 = add i13 %sext_ln1118_120, %sext_ln1118_121" [./example.h:267]   --->   Operation 106 'add' 'add_ln703_98' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i13 %add_ln703_98 to i14" [./example.h:267]   --->   Operation 107 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.54ns)   --->   "%add_ln703_99 = add i14 -41, %sext_ln708_47" [./example.h:267]   --->   Operation 108 'add' 'add_ln703_99' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_100 = add i14 %add_ln703_99, %sext_ln708_71" [./example.h:267]   --->   Operation 109 'add' 'add_ln703_100' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_101 = add i14 %add_ln703_100, %sext_ln703_21" [./example.h:267]   --->   Operation 110 'add' 'add_ln703_101' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_4_V_read_4, i32 6, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 111 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i8 %tmp_27 to i13" [./example.h:142->./example.h:267]   --->   Operation 112 'sext' 'sext_ln1118_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1118_48 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_5_V_read_4, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 113 'bitconcatenate' 'shl_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i18 %shl_ln1118_48 to i19" [./example.h:142->./example.h:267]   --->   Operation 114 'sext' 'sext_ln1118_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.58ns)   --->   "%sub_ln1118_42 = sub i19 %sext_ln1118_95, %sext_ln1118_71" [./example.h:142->./example.h:267]   --->   Operation 115 'sub' 'sub_ln1118_42' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_28 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_42, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 116 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i12 %tmp_28 to i13" [./example.h:142->./example.h:267]   --->   Operation 117 'sext' 'sext_ln1118_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_34 = mul i21 -49, %sext_ln1118_73" [./example.h:142->./example.h:267]   --->   Operation 118 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_34, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 119 'partselect' 'trunc_ln708_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul i21 90, %sext_ln1118_78" [./example.h:142->./example.h:267]   --->   Operation 120 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_35, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 121 'partselect' 'trunc_ln708_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.52ns)   --->   "%add_ln703_106 = add i13 %sext_ln1118_122, %sext_ln1118_123" [./example.h:267]   --->   Operation 122 'add' 'add_ln703_106' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i13 %add_ln703_106 to i14" [./example.h:267]   --->   Operation 123 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.55ns)   --->   "%add_ln703_107 = add i14 -34, %trunc_ln708_47" [./example.h:267]   --->   Operation 124 'add' 'add_ln703_107' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_108 = add i14 %add_ln703_107, %trunc_ln708_46" [./example.h:267]   --->   Operation 125 'add' 'add_ln703_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_109 = add i14 %add_ln703_108, %sext_ln703_22" [./example.h:267]   --->   Operation 126 'add' 'add_ln703_109' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1118_51 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_4, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 127 'bitconcatenate' 'shl_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i17 %shl_ln1118_51 to i18" [./example.h:142->./example.h:267]   --->   Operation 128 'sext' 'sext_ln1118_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.59ns)   --->   "%sub_ln1118_45 = sub i18 %sext_ln1118_88, %sext_ln1118_98" [./example.h:142->./example.h:267]   --->   Operation 129 'sub' 'sub_ln1118_45' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_45, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 130 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i11 %tmp_29 to i12" [./example.h:142->./example.h:267]   --->   Operation 131 'sext' 'sext_ln1118_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.59ns)   --->   "%add_ln1118_10 = add i18 %sext_ln1118_92, %sext_ln1118_69" [./example.h:142->./example.h:267]   --->   Operation 132 'add' 'add_ln1118_10' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %add_ln1118_10, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 133 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i11 %tmp_30 to i12" [./example.h:142->./example.h:267]   --->   Operation 134 'sext' 'sext_ln1118_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i21 67, %sext_ln1118_73" [./example.h:142->./example.h:267]   --->   Operation 135 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_38, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 136 'partselect' 'trunc_ln708_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i14 %data_7_V_read_3 to i13" [./example.h:142->./example.h:267]   --->   Operation 137 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1118_52 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %trunc_ln1118, i8 0)" [./example.h:142->./example.h:267]   --->   Operation 138 'bitconcatenate' 'shl_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_7_V_read_3, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 139 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i20 %shl_ln1118_s to i21" [./example.h:142->./example.h:267]   --->   Operation 140 'sext' 'sext_ln1118_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.57ns)   --->   "%sub_ln1118_46 = sub i21 %sext_ln1118_99, %shl_ln1118_52" [./example.h:142->./example.h:267]   --->   Operation 141 'sub' 'sub_ln1118_46' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_46, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 142 'partselect' 'trunc_ln708_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.53ns)   --->   "%add_ln703_114 = add i12 %sext_ln1118_124, %sext_ln1118_125" [./example.h:267]   --->   Operation 143 'add' 'add_ln703_114' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i12 %add_ln703_114 to i14" [./example.h:267]   --->   Operation 144 'sext' 'sext_ln703_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.55ns)   --->   "%add_ln703_115 = add i14 39, %trunc_ln708_55" [./example.h:267]   --->   Operation 145 'add' 'add_ln703_115' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_116 = add i14 %add_ln703_115, %trunc_ln708_54" [./example.h:267]   --->   Operation 146 'add' 'add_ln703_116' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 147 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_117 = add i14 %add_ln703_116, %sext_ln703_23" [./example.h:267]   --->   Operation 147 'add' 'add_ln703_117' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln708_101 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %data_0_V_read_4, i32 5, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 148 'partselect' 'trunc_ln708_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i20 21, %sext_ln1118_67" [./example.h:142->./example.h:267]   --->   Operation 149 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln708_104 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_40, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 150 'partselect' 'trunc_ln708_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln708_81 = sext i13 %trunc_ln708_104 to i14" [./example.h:142->./example.h:267]   --->   Operation 151 'sext' 'sext_ln708_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul i21 99, %sext_ln1118_73" [./example.h:142->./example.h:267]   --->   Operation 152 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_41, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 153 'partselect' 'trunc_ln708_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_42 = mul i20 -22, %sext_ln1118_80" [./example.h:142->./example.h:267]   --->   Operation 154 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln708_105 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_42, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 155 'partselect' 'trunc_ln708_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln708_82 = sext i13 %trunc_ln708_105 to i14" [./example.h:142->./example.h:267]   --->   Operation 156 'sext' 'sext_ln708_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_122 = add i14 %sext_ln708_81, %trunc_ln708_62" [./example.h:267]   --->   Operation 157 'add' 'add_ln703_122' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 158 [1/1] (0.54ns)   --->   "%add_ln703_123 = add i14 82, %sext_ln708_82" [./example.h:267]   --->   Operation 158 'add' 'add_ln703_123' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_124 = add i14 %add_ln703_123, %add_ln703_122" [./example.h:267]   --->   Operation 159 'add' 'add_ln703_124' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data_0_V_read_4 to i21" [./example.h:142->./example.h:267]   --->   Operation 160 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i14 %data_0_V_read_4 to i19" [./example.h:142->./example.h:267]   --->   Operation 161 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i14 %data_0_V_read_4 to i20" [./example.h:142->./example.h:267]   --->   Operation 162 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 42, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 163 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 164 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i14 %data_1_V_read_4 to i21" [./example.h:142->./example.h:267]   --->   Operation 165 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i14 %data_1_V_read_4 to i19" [./example.h:142->./example.h:267]   --->   Operation 166 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i14 %data_1_V_read_4 to i18" [./example.h:142->./example.h:267]   --->   Operation 167 'sext' 'sext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_4, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 168 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i17 %shl_ln to i18" [./example.h:142->./example.h:267]   --->   Operation 169 'sext' 'sext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.59ns)   --->   "%sub_ln1118 = sub i18 %sext_ln1118_59, %sext_ln1118_58" [./example.h:142->./example.h:267]   --->   Operation 170 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 171 'partselect' 'trunc_ln708_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %trunc_ln708_63 to i14" [./example.h:142->./example.h:267]   --->   Operation 172 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i14 %data_2_V_read_4 to i20" [./example.h:142->./example.h:267]   --->   Operation 173 'sext' 'sext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i14 %data_2_V_read_4 to i17" [./example.h:142->./example.h:267]   --->   Operation 174 'sext' 'sext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i20 -25, %sext_ln1118_60" [./example.h:142->./example.h:267]   --->   Operation 175 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_2, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 176 'partselect' 'trunc_ln708_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln708_40 = sext i13 %trunc_ln708_64 to i14" [./example.h:142->./example.h:267]   --->   Operation 177 'sext' 'sext_ln708_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i14 %data_3_V_read_4 to i21" [./example.h:142->./example.h:267]   --->   Operation 178 'sext' 'sext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln708_41 = sext i14 %data_3_V_read_4 to i19" [./example.h:142->./example.h:267]   --->   Operation 179 'sext' 'sext_ln708_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln708_42 = sext i14 %data_3_V_read_4 to i17" [./example.h:142->./example.h:267]   --->   Operation 180 'sext' 'sext_ln708_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln708_43 = sext i14 %data_3_V_read_4 to i20" [./example.h:142->./example.h:267]   --->   Operation 181 'sext' 'sext_ln708_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln708_44 = sext i13 %trunc_ln708_65 to i14" [./example.h:142->./example.h:267]   --->   Operation 182 'sext' 'sext_ln708_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln708_45 = sext i12 %trunc_ln708_66 to i14" [./example.h:142->./example.h:267]   --->   Operation 183 'sext' 'sext_ln708_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.55ns)   --->   "%add_ln703 = add i14 %trunc_ln, %sext_ln708" [./example.h:267]   --->   Operation 184 'add' 'add_ln703' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.54ns)   --->   "%add_ln703_64 = add i14 %sext_ln708_40, %sext_ln708_44" [./example.h:267]   --->   Operation 185 'add' 'add_ln703_64' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_65 = add i14 %add_ln703_64, %add_ln703" [./example.h:267]   --->   Operation 186 'add' 'add_ln703_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_66 = add i14 %sext_ln708_45, %trunc_ln708_5" [./example.h:267]   --->   Operation 187 'add' 'add_ln703_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 188 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_69 = add i14 %add_ln703_68, %add_ln703_66" [./example.h:267]   --->   Operation 188 'add' 'add_ln703_69' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_143 = add i14 %add_ln703_69, %add_ln703_65" [./example.h:267]   --->   Operation 189 'add' 'add_ln703_143' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 190 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i20 19, %sext_ln1118_55" [./example.h:142->./example.h:267]   --->   Operation 190 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_8, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 191 'partselect' 'trunc_ln708_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln708_48 = sext i13 %trunc_ln708_69 to i14" [./example.h:142->./example.h:267]   --->   Operation 192 'sext' 'sext_ln708_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i21 -44, %sext_ln1118_56" [./example.h:142->./example.h:267]   --->   Operation 193 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_9, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 194 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_2_V_read_4, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 195 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i16 %tmp to i17" [./example.h:142->./example.h:267]   --->   Operation 196 'sext' 'sext_ln1118_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.60ns)   --->   "%sub_ln1118_53 = sub i17 %sext_ln1118_61, %sext_ln1118_111" [./example.h:142->./example.h:267]   --->   Operation 197 'sub' 'sub_ln1118_53' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln708_70 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_53, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 198 'partselect' 'trunc_ln708_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln708_49 = sext i10 %trunc_ln708_70 to i14" [./example.h:142->./example.h:267]   --->   Operation 199 'sext' 'sext_ln708_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i20 27, %sext_ln708_43" [./example.h:142->./example.h:267]   --->   Operation 200 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln708_71 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_11, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 201 'partselect' 'trunc_ln708_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln708_50 = sext i13 %trunc_ln708_71 to i14" [./example.h:142->./example.h:267]   --->   Operation 202 'sext' 'sext_ln708_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln708_51 = sext i13 %trunc_ln708_72 to i14" [./example.h:142->./example.h:267]   --->   Operation 203 'sext' 'sext_ln708_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln708_52 = sext i11 %trunc_ln708_73 to i14" [./example.h:142->./example.h:267]   --->   Operation 204 'sext' 'sext_ln708_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.55ns)   --->   "%add_ln703_71 = add i14 %sext_ln708_48, %trunc_ln708_9" [./example.h:267]   --->   Operation 205 'add' 'add_ln703_71' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.54ns)   --->   "%add_ln703_72 = add i14 %sext_ln708_49, %sext_ln708_50" [./example.h:267]   --->   Operation 206 'add' 'add_ln703_72' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_73 = add i14 %add_ln703_72, %add_ln703_71" [./example.h:267]   --->   Operation 207 'add' 'add_ln703_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_74 = add i14 %sext_ln708_51, %sext_ln708_52" [./example.h:267]   --->   Operation 208 'add' 'add_ln703_74' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_77 = add i14 %add_ln703_76, %add_ln703_74" [./example.h:267]   --->   Operation 209 'add' 'add_ln703_77' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_144 = add i14 %add_ln703_77, %add_ln703_73" [./example.h:267]   --->   Operation 210 'add' 'add_ln703_144' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln1118_37 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_0_V_read_4, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 211 'bitconcatenate' 'shl_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i19 %shl_ln1118_37 to i20" [./example.h:142->./example.h:267]   --->   Operation 212 'sext' 'sext_ln1118_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_31 = sub i20 0, %sext_ln1118_82" [./example.h:142->./example.h:267]   --->   Operation 213 'sub' 'sub_ln1118_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln1118_38 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_0_V_read_4, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 214 'bitconcatenate' 'shl_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i17 %shl_ln1118_38 to i20" [./example.h:142->./example.h:267]   --->   Operation 215 'sext' 'sext_ln1118_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_32 = sub i20 %sub_ln1118_31, %sext_ln1118_83" [./example.h:142->./example.h:267]   --->   Operation 216 'sub' 'sub_ln1118_32' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln708_74 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_32, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 217 'partselect' 'trunc_ln708_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln708_53 = sext i13 %trunc_ln708_74 to i14" [./example.h:142->./example.h:267]   --->   Operation 218 'sext' 'sext_ln708_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln1118_39 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_1_V_read_4, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 219 'bitconcatenate' 'shl_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i15 %shl_ln1118_39 to i18" [./example.h:142->./example.h:267]   --->   Operation 220 'sext' 'sext_ln1118_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.59ns)   --->   "%sub_ln1118_33 = sub i18 %sext_ln1118_84, %sext_ln1118_59" [./example.h:142->./example.h:267]   --->   Operation 221 'sub' 'sub_ln1118_33' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln708_75 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_33, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 222 'partselect' 'trunc_ln708_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln708_54 = sext i11 %trunc_ln708_75 to i14" [./example.h:142->./example.h:267]   --->   Operation 223 'sext' 'sext_ln708_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i16 %tmp to i20" [./example.h:142->./example.h:267]   --->   Operation 224 'sext' 'sext_ln1118_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.60ns)   --->   "%sub_ln1118_34 = sub i17 0, %sext_ln1118_111" [./example.h:142->./example.h:267]   --->   Operation 225 'sub' 'sub_ln1118_34' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_34, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 226 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i10 %tmp_18 to i13" [./example.h:142->./example.h:267]   --->   Operation 227 'sext' 'sext_ln1118_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.90ns)   --->   "%mul_ln1118_19 = mul i19 -13, %sext_ln708_41" [./example.h:142->./example.h:267]   --->   Operation 228 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_19 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_19, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 229 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i12 %tmp_19 to i13" [./example.h:142->./example.h:267]   --->   Operation 230 'sext' 'sext_ln1118_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.54ns)   --->   "%add_ln703_79 = add i14 %sext_ln708_53, %sext_ln708_54" [./example.h:267]   --->   Operation 231 'add' 'add_ln703_79' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.52ns)   --->   "%add_ln703_80 = add i13 %sext_ln1118_116, %sext_ln1118_117" [./example.h:267]   --->   Operation 232 'add' 'add_ln703_80' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i13 %add_ln703_80 to i14" [./example.h:267]   --->   Operation 233 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_81 = add i14 %sext_ln703_17, %add_ln703_79" [./example.h:267]   --->   Operation 234 'add' 'add_ln703_81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_145 = add i14 %add_ln703_85, %add_ln703_81" [./example.h:267]   --->   Operation 235 'add' 'add_ln703_145' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i21 -45, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 236 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_24, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 237 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln1118_41 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_1_V_read_4, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 238 'bitconcatenate' 'shl_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i20 %shl_ln1118_41 to i21" [./example.h:142->./example.h:267]   --->   Operation 239 'sext' 'sext_ln1118_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.55ns)   --->   "%sub_ln1118_35 = sub i21 0, %sext_ln1118_87" [./example.h:142->./example.h:267]   --->   Operation 240 'sub' 'sub_ln1118_35' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_35, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 241 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul i20 -23, %sext_ln1118_60" [./example.h:142->./example.h:267]   --->   Operation 242 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_26, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 243 'partselect' 'trunc_ln708_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln708_60 = sext i13 %trunc_ln708_81 to i14" [./example.h:142->./example.h:267]   --->   Operation 244 'sext' 'sext_ln708_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i21 35, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 245 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_27, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 246 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.55ns)   --->   "%add_ln703_87 = add i14 %trunc_ln708_24, %trunc_ln708_25" [./example.h:267]   --->   Operation 247 'add' 'add_ln703_87' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.55ns)   --->   "%add_ln703_88 = add i14 %sext_ln708_60, %trunc_ln708_27" [./example.h:267]   --->   Operation 248 'add' 'add_ln703_88' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_89 = add i14 %add_ln703_88, %add_ln703_87" [./example.h:267]   --->   Operation 249 'add' 'add_ln703_89' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_146 = add i14 %add_ln703_93, %add_ln703_89" [./example.h:267]   --->   Operation 250 'add' 'add_ln703_146' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1118_43 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_0_V_read_4, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 251 'bitconcatenate' 'shl_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i18 %shl_ln1118_43 to i19" [./example.h:142->./example.h:267]   --->   Operation 252 'sext' 'sext_ln1118_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.58ns)   --->   "%add_ln1118_7 = add i19 %sext_ln1118_90, %sext_ln1118_54" [./example.h:142->./example.h:267]   --->   Operation 253 'add' 'add_ln1118_7' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_23 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_7, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 254 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i12 %tmp_23 to i13" [./example.h:142->./example.h:267]   --->   Operation 255 'sext' 'sext_ln1118_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1118_44 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_1_V_read_4, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 256 'bitconcatenate' 'shl_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i18 %shl_ln1118_44 to i19" [./example.h:142->./example.h:267]   --->   Operation 257 'sext' 'sext_ln1118_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.58ns)   --->   "%add_ln1118_8 = add i19 %sext_ln1118_91, %sext_ln1118_57" [./example.h:142->./example.h:267]   --->   Operation 258 'add' 'add_ln1118_8' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_24 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_8, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 259 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln708_75 = sext i12 %tmp_24 to i13" [./example.h:142->./example.h:267]   --->   Operation 260 'sext' 'sext_ln708_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln708_67 = sext i8 %trunc_ln708_88 to i14" [./example.h:142->./example.h:267]   --->   Operation 261 'sext' 'sext_ln708_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i20 -26, %sext_ln708_43" [./example.h:142->./example.h:267]   --->   Operation 262 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln708_89 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_30, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 263 'partselect' 'trunc_ln708_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln708_68 = sext i13 %trunc_ln708_89 to i14" [./example.h:142->./example.h:267]   --->   Operation 264 'sext' 'sext_ln708_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.52ns)   --->   "%add_ln703_95 = add i13 %sext_ln1118_119, %sext_ln708_75" [./example.h:267]   --->   Operation 265 'add' 'add_ln703_95' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i13 %add_ln703_95 to i14" [./example.h:267]   --->   Operation 266 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.54ns)   --->   "%add_ln703_96 = add i14 %sext_ln708_67, %sext_ln708_68" [./example.h:267]   --->   Operation 267 'add' 'add_ln703_96' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_97 = add i14 %add_ln703_96, %sext_ln703_20" [./example.h:267]   --->   Operation 268 'add' 'add_ln703_97' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 269 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_147 = add i14 %add_ln703_101, %add_ln703_97" [./example.h:267]   --->   Operation 269 'add' 'add_ln703_147' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln1118_46 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_0_V_read_4, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 270 'bitconcatenate' 'shl_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i20 %shl_ln1118_46 to i21" [./example.h:142->./example.h:267]   --->   Operation 271 'sext' 'sext_ln1118_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.55ns)   --->   "%add_ln1118_9 = add i21 %sext_ln1118_93, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 272 'add' 'add_ln1118_9' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118_9, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 273 'partselect' 'trunc_ln708_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul i21 -42, %sext_ln1118_56" [./example.h:142->./example.h:267]   --->   Operation 274 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_32, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 275 'partselect' 'trunc_ln708_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1118_47 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_2_V_read_4, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 276 'bitconcatenate' 'shl_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i19 %shl_ln1118_47 to i20" [./example.h:142->./example.h:267]   --->   Operation 277 'sext' 'sext_ln1118_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.56ns)   --->   "%sub_ln1118_41 = sub i20 %sext_ln1118_94, %sext_ln1118_85" [./example.h:142->./example.h:267]   --->   Operation 278 'sub' 'sub_ln1118_41' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln708_93 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_41, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 279 'partselect' 'trunc_ln708_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln708_72 = sext i13 %trunc_ln708_93 to i14" [./example.h:142->./example.h:267]   --->   Operation 280 'sext' 'sext_ln708_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i20 29, %sext_ln708_43" [./example.h:142->./example.h:267]   --->   Operation 281 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_94 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_33, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 282 'partselect' 'trunc_ln708_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln708_73 = sext i13 %trunc_ln708_94 to i14" [./example.h:142->./example.h:267]   --->   Operation 283 'sext' 'sext_ln708_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.55ns)   --->   "%add_ln703_103 = add i14 %trunc_ln708_40, %trunc_ln708_41" [./example.h:267]   --->   Operation 284 'add' 'add_ln703_103' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.54ns)   --->   "%add_ln703_104 = add i14 %sext_ln708_72, %sext_ln708_73" [./example.h:267]   --->   Operation 285 'add' 'add_ln703_104' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_105 = add i14 %add_ln703_104, %add_ln703_103" [./example.h:267]   --->   Operation 286 'add' 'add_ln703_105' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 287 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_148 = add i14 %add_ln703_109, %add_ln703_105" [./example.h:267]   --->   Operation 287 'add' 'add_ln703_148' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 288 [1/1] (0.56ns)   --->   "%sub_ln1118_43 = sub i20 %sext_ln1118_82, %sext_ln1118_83" [./example.h:142->./example.h:267]   --->   Operation 288 'sub' 'sub_ln1118_43' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln708_97 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_43, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 289 'partselect' 'trunc_ln708_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln708_76 = sext i13 %trunc_ln708_97 to i14" [./example.h:142->./example.h:267]   --->   Operation 290 'sext' 'sext_ln708_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i21 67, %sext_ln1118_56" [./example.h:142->./example.h:267]   --->   Operation 291 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_36, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 292 'partselect' 'trunc_ln708_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul i20 -21, %sext_ln1118_60" [./example.h:142->./example.h:267]   --->   Operation 293 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln708_98 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_37, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 294 'partselect' 'trunc_ln708_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln708_77 = sext i13 %trunc_ln708_98 to i14" [./example.h:142->./example.h:267]   --->   Operation 295 'sext' 'sext_ln708_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln1118_49 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_3_V_read_4, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 296 'bitconcatenate' 'shl_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i20 %shl_ln1118_49 to i21" [./example.h:142->./example.h:267]   --->   Operation 297 'sext' 'sext_ln1118_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln1118_50 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_3_V_read_4, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 298 'bitconcatenate' 'shl_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i17 %shl_ln1118_50 to i21" [./example.h:142->./example.h:267]   --->   Operation 299 'sext' 'sext_ln1118_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.55ns)   --->   "%sub_ln1118_44 = sub i21 %sext_ln1118_96, %sext_ln1118_97" [./example.h:142->./example.h:267]   --->   Operation 300 'sub' 'sub_ln1118_44' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_44, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 301 'partselect' 'trunc_ln708_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.55ns)   --->   "%add_ln703_111 = add i14 %sext_ln708_76, %trunc_ln708_49" [./example.h:267]   --->   Operation 302 'add' 'add_ln703_111' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.55ns)   --->   "%add_ln703_112 = add i14 %sext_ln708_77, %trunc_ln708_51" [./example.h:267]   --->   Operation 303 'add' 'add_ln703_112' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_113 = add i14 %add_ln703_112, %add_ln703_111" [./example.h:267]   --->   Operation 304 'add' 'add_ln703_113' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 305 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_149 = add i14 %add_ln703_117, %add_ln703_113" [./example.h:267]   --->   Operation 305 'add' 'add_ln703_149' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln708_78 = sext i9 %trunc_ln708_101 to i14" [./example.h:142->./example.h:267]   --->   Operation 306 'sext' 'sext_ln708_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul i21 93, %sext_ln1118_56" [./example.h:142->./example.h:267]   --->   Operation 307 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_39, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 308 'partselect' 'trunc_ln708_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln1118_53 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_2_V_read_4, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 309 'bitconcatenate' 'shl_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i17 %shl_ln1118_53 to i20" [./example.h:142->./example.h:267]   --->   Operation 310 'sext' 'sext_ln1118_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.56ns)   --->   "%add_ln1118_11 = add i20 %sext_ln1118_100, %sext_ln1118_94" [./example.h:142->./example.h:267]   --->   Operation 311 'add' 'add_ln1118_11' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln708_102 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118_11, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 312 'partselect' 'trunc_ln708_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln708_79 = sext i13 %trunc_ln708_102 to i14" [./example.h:142->./example.h:267]   --->   Operation 313 'sext' 'sext_ln708_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln1118_54 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_3_V_read_4, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 314 'bitconcatenate' 'shl_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i16 %shl_ln1118_54 to i17" [./example.h:142->./example.h:267]   --->   Operation 315 'sext' 'sext_ln1118_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.60ns)   --->   "%add_ln1118_12 = add i17 %sext_ln1118_101, %sext_ln708_42" [./example.h:142->./example.h:267]   --->   Operation 316 'add' 'add_ln1118_12' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln708_103 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %add_ln1118_12, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 317 'partselect' 'trunc_ln708_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln708_80 = sext i10 %trunc_ln708_103 to i14" [./example.h:142->./example.h:267]   --->   Operation 318 'sext' 'sext_ln708_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.55ns)   --->   "%add_ln703_119 = add i14 %sext_ln708_78, %trunc_ln708_57" [./example.h:267]   --->   Operation 319 'add' 'add_ln703_119' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.54ns)   --->   "%add_ln703_120 = add i14 %sext_ln708_79, %sext_ln708_80" [./example.h:267]   --->   Operation 320 'add' 'add_ln703_120' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_121 = add i14 %add_ln703_120, %add_ln703_119" [./example.h:267]   --->   Operation 321 'add' 'add_ln703_121' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 322 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_150 = add i14 %add_ln703_124, %add_ln703_121" [./example.h:267]   --->   Operation 322 'add' 'add_ln703_150' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %add_ln703_143, 0" [./example.h:287]   --->   Operation 323 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %add_ln703_144, 1" [./example.h:287]   --->   Operation 324 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_145, 2" [./example.h:287]   --->   Operation 325 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_146, 3" [./example.h:287]   --->   Operation 326 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %add_ln703_147, 4" [./example.h:287]   --->   Operation 327 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %add_ln703_148, 5" [./example.h:287]   --->   Operation 328 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %add_ln703_149, 6" [./example.h:287]   --->   Operation 329 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %add_ln703_150, 7" [./example.h:287]   --->   Operation 330 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7" [./example.h:287]   --->   Operation 331 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_7_V_read' (./example.h:240) [9]  (0 ns)
	'mul' operation of DSP[250] ('mul_ln1118_35', ./example.h:142->./example.h:267) [250]  (2.53 ns)
	'add' operation ('add_ln703_107', ./example.h:267) [257]  (0.555 ns)
	'add' operation ('add_ln703_108', ./example.h:267) [258]  (0 ns)
	'add' operation ('add_ln703_109', ./example.h:267) [259]  (0.716 ns)

 <State 2>: 3.8ns
The critical path consists of the following:
	'mul' operation of DSP[20] ('mul_ln1118', ./example.h:142->./example.h:267) [20]  (2.53 ns)
	'add' operation ('add_ln703', ./example.h:267) [75]  (0.555 ns)
	'add' operation ('add_ln703_65', ./example.h:267) [77]  (0 ns)
	'add' operation ('res[0].V', ./example.h:267) [82]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
