<?xml version="1.0" encoding="utf-8"?>
<system>
 <config>
  <boolean name="iommu_enabled" value="true"/>
 </config>
 <hardware>
  <processor cpuCores="2" speed="2900" vmxTimerRate="5"/>
  <memory>
   <memoryBlock allocatable="true" name="ram_1" physicalAddress="16#0000#" size="16#8000_0000#"/>
   <reservedMemory name="rmrr1" physicalAddress="16#da08_3000#" size="16#0001_d000#"/>
   <reservedMemory name="rmrr2" physicalAddress="16#dd00_0000#" size="16#0001_0000#"/>
  </memory>
  <devices pciConfigAddress="16#e000_0000#">
   <device name="debugconsole">
    <ioPort end="16#50b8#" name="serial" start="16#50b0#"/>
   </device>
   <device name="ioapic">
    <memory caching="UC" name="mmio_regs" physicalAddress="16#fec0_0000#" size="16#1000#"/>
   </device>
   <device name="xhci">
    <pci bus="16#00#" device="16#14#" function="0" msi="true">
     <identification classcode="16#0c03#" deviceId="16#3c31#" revisionId="16#04#" vendorId="16#8086#"/>
    </pci>
    <irq name="irq1" number="40"/>
    <irq name="irq2" number="41"/>
    <memory caching="UC" name="mmio" physicalAddress="16#d252_0000#" size="16#0001_0000#"/>
    <ioPort end="16#50c8#" name="port1" start="16#50c0#"/>
    <reservedMemory ref="rmrr2"/>
   </device>
   <device name="nic1">
    <pci bus="16#23#" device="16#19#" function="0" msi="false">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8087#"/>
    </pci>
    <irq name="irq" number="20"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d250_0000#" size="16#0002_0000#"/>
    <memory caching="UC" name="mmio2" physicalAddress="16#d253_b000#" size="16#1000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#e030_2000#" size="16#1000#"/>
    <reservedMemory ref="rmrr1"/>
   </device>
   <device name="nic2">
    <pci bus="16#23#" device="16#19#" function="1" msi="false">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8087#"/>
    </pci>
    <irq name="irq" number="21"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d260_0000#" size="16#0002_0000#"/>
    <memory caching="UC" name="mmio2" physicalAddress="16#d263_b000#" size="16#1000#"/>
   </device>
   <device name="nic3">
    <pci bus="16#20#" device="16#1a#" function="0" msi="false">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8087#"/>
    </pci>
    <irq name="irq" number="21"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d270_0000#" size="16#0002_0000#"/>
   </device>
   <device name="wlan1">
    <pci bus="16#03#" device="16#00#" function="0" msi="true">
     <identification classcode="16#0c05#" deviceId="16#3c33#" revisionId="16#02#" vendorId="16#8088#"/>
    </pci>
    <irq name="irq1" number="48"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#d1c0_0000#" size="16#2000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#e030_0000#" size="16#1000#"/>
   </device>
   <device name="wlan2">
    <pci bus="16#00#" device="16#01#" function="0" msi="true">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8088#"/>
    </pci>
    <irq name="irq1" number="62"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#f1c0_0000#" size="16#2000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#e030_1000#" size="16#1000#"/>
   </device>
   <device name="wlan3">
    <pci bus="16#00#" device="16#1c#" function="0" msi="true">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8088#"/>
    </pci>
    <irq name="irq1" number="63"/>
    <memory caching="UC" name="mmio1" physicalAddress="16#f1c0_8000#" size="16#2000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#e030_2000#" size="16#1000#"/>
   </device>
   <device name="sata_controller">
    <pci bus="16#00#" device="16#1f#" function="2" msi="true">
     <identification classcode="16#0106#" deviceId="16#1e03#" revisionId="16#04#" vendorId="16#8086#"/>
    </pci>
    <irq name="irq1" number="43"/>
    <memory caching="UC" name="mem1" physicalAddress="16#d254_8000#" size="16#4000#"/>
    <ioPort end="16#50af#" name="ioport1" start="16#50a8#"/>
    <ioPort end="16#50bf#" name="ioport2" start="16#50bc#"/>
    <ioPort end="16#50a7#" name="ioport3" start="16#50a0#"/>
    <ioPort end="16#50bb#" name="ioport4" start="16#50b9#"/>
    <ioPort end="16#507f#" name="ioport5" start="16#5060#"/>
   </device>
   <device name="iommu_1">
    <memory caching="UC" name="mmio" physicalAddress="16#fed9_0000#" size="16#1000#"/>
    <capabilities>
     <capability name="iommu"/>
    </capabilities>
   </device>
   <device name="second_iommu">
    <memory caching="UC" name="MMIO_1" physicalAddress="16#fed9_1000#" size="16#1000#"/>
    <capabilities>
     <capability name="iommu"/>
     <capability name="agaw">39</capability>
     <capability name="fr_offset">512</capability>
     <capability name="iotlb_invalidate_offset">264</capability>
    </capabilities>
   </device>
   <device name="system_board">
    <ioPort end="16#0cf9#" name="ioport1" start="16#0cf9#"/>
    <ioPort end="16#0404#" name="pm1a_cnt" start="16#0404#"/>
    <capabilities>
     <capability name="systemboard"/>
     <capability name="pm1a_cnt_slp_typ">7168</capability>
    </capabilities>
   </device>
  </devices>
 </hardware>
 <platform>
  <mappings>
   <aliases>
    <alias name="wireless" physical="wlan1">
     <resource name="interrupt" physical="irq1"/>
     <resource name="memory" physical="mmio1"/>
     <resource name="memory" physical="mmconf"/>
    </alias>
    <alias name="wifi" physical="wlan3">
     <resource name="interrupt" physical="irq1"/>
     <resource name="memory" physical="mmio1"/>
    </alias>
    <alias name="amt_console" physical="debugconsole">
     <resource name="ioports" physical="serial"/>
    </alias>
   </aliases>
   <classes>
    <class name="network_adapters">
     <device physical="nic1"/>
     <device physical="nic3"/>
    </class>
   </classes>
  </mappings>
 </platform>
 <kernelDiagnosticsDevice physical="amt_console">
  <ioPort physical="ioports"/>
 </kernelDiagnosticsDevice>
 <memory>
  <memory caching="WB" name="dummy" physicalAddress="16#1000#" size="16#1000#"/>
  <memory alignment="16#1000#" caching="UC" name="nic1|dma" physicalAddress="16#2000#" size="16#1000#"/>
  <memory alignment="16#1000#" caching="UC" name="xhci|dma" physicalAddress="16#3000#" size="16#1000#"/>
  <memory caching="WB" name="dummy_2" physicalAddress="16#4000#" size="16#2000#"/>
  <memory caching="WB" name="dummy_3" physicalAddress="16#5000#" size="16#3000#"/>
  <memory caching="WB" name="dummy_4" physicalAddress="16#6000#" size="16#3000#"/>
  <memory caching="WB" name="dummy_5" physicalAddress="16#9000#" size="16#2000#">
   <file filename="foofile" offset="none"/>
  </memory>
  <memory caching="WB" name="dummy_6" physicalAddress="16#b000#" size="16#1000#">
   <file filename="barfile" offset="none"/>
  </memory>
  <memory caching="WB" name="initramfs" physicalAddress="16#c000#" size="16#4000#">
   <file filename="initramfs.cpio.xz" offset="none"/>
  </memory>
  <memory caching="UC" name="crash_audit" physicalAddress="16#0006_0000#" size="16#1000#" type="subject_crash_audit"/>
 </memory>
 <deviceDomains>
  <domain name="nic1_domain">
   <memory>
    <memory executable="false" logical="dma1" physical="nic1|dma" virtualAddress="16#1000#" writable="true"/>
   </memory>
   <devices>
    <device logical="nic1" mapReservedMemory="true" physical="nic1"/>
    <device logical="wlan" physical="wireless"/>
   </devices>
  </domain>
  <domain name="xhci_domain">
   <memory>
    <memory executable="false" logical="dma2" physical="xhci|dma" virtualAddress="16#2000#" writable="true"/>
   </memory>
   <devices>
    <device logical="xhci" physical="xhci"/>
   </devices>
  </domain>
 </deviceDomains>
 <events>
  <event mode="asap" name="ping_subject2"/>
  <event mode="switch" name="trap_to_subject1"/>
 </events>
 <channels>
  <channel hasEvent="asap" name="data_channel" size="16#1000#"/>
  <channel hasEvent="switch" name="data_channel2" size="16#2000#"/>
  <channel name="data_channel3" size="16#1000#"/>
  <channel name="data_channel4" size="16#1000#"/>
  <channel name="data_channel5" size="16#1000#"/>
  <channel name="chan_array1" size="16#1000#"/>
  <channel name="chan_array2" size="16#1000#"/>
  <channel name="chan_array3" size="16#2000#"/>
  <channel name="chan_array4" size="16#2000#"/>
 </channels>
 <components>
  <library name="l0">
   <requires>
    <devices>
     <device logical="some_dev">
      <irq logical="irq" vector="21"/>
      <memory executable="false" logical="mmio1" size="16#0001_0000#" virtualAddress="16#2000_f000#" writable="true"/>
      <ioPort end="16#50c8#" logical="port" start="16#50c0#"/>
     </device>
    </devices>
   </requires>
  </library>
  <library name="l1">
   <depends>
    <library ref="l0"/>
   </depends>
   <requires>
    <memory>
     <memory executable="true" logical="data2" size="16#1000#" virtualAddress="16#8000#" writable="true"/>
     <array elementSize="16#3000#" executable="false" logical="memarray" virtualAddressBase="16#5000_0000#" writable="true">
      <memory logical="mem1"/>
      <memory logical="mem2"/>
     </array>
    </memory>
    <channels>
     <reader logical="chan1" size="16#1000#" virtualAddress="16#2000#"/>
     <array elementSize="16#1000#" logical="input_arr" vectorBase="32" virtualAddressBase="16#0001_0000#">
      <reader logical="input1"/>
      <reader logical="input2"/>
     </array>
     <array elementSize="16#2000#" eventBase="16" logical="output_arr" virtualAddressBase="16#0002_0000#">
      <writer logical="output1"/>
      <writer logical="output2"/>
     </array>
    </channels>
   </requires>
  </library>
  <library name="l2">
   <requires>
    <memory>
     <memory executable="true" logical="data2" size="16#1000#" virtualAddress="16#8000#" writable="true"/>
    </memory>
   </requires>
  </library>
  <component name="linux" profile="linux">
   <provides>
    <binary filename="lnx_bin" size="16#1000#" virtualAddress="16#2000#"/>
   </provides>
  </component>
  <component name="c1" profile="native">
   <depends>
    <library ref="l1"/>
   </depends>
   <requires>
    <memory>
     <memory executable="false" logical="control_data" size="16#2000#" virtualAddress="16#a000#" writable="false"/>
    </memory>
    <devices>
     <device logical="storage_device">
      <irq logical="ctrl_irq" vector="120"/>
      <memory executable="false" logical="mmio1" size="16#4000#" virtualAddress="16#1000_f000#" writable="true"/>
      <ioPort end="16#50af#" logical="port_1" start="16#50a8#"/>
      <ioPort end="16#50bf#" logical="port_2" start="16#50bc#"/>
      <ioPort end="16#50a7#" logical="port_3" start="16#50a0#"/>
     </device>
    </devices>
   </requires>
   <provides>
    <binary filename="c1_bin" size="16#1000#" virtualAddress="16#0020_0000#"/>
   </provides>
  </component>
  <component name="c2" profile="native">
   <requires>
    <vcpu>
     <vmx>
      <controls>
       <proc>
        <RDTSCExiting>0</RDTSCExiting>
       </proc>
      </controls>
     </vmx>
     <registers>
      <msrs>
       <msr end="16#00ff#" mode="rw" start="16#00f0#"/>
      </msrs>
     </registers>
    </vcpu>
    <memory>
     <array elementSize="16#2000#" executable="false" logical="memarray" virtualAddressBase="16#5000_0000#" writable="true">
      <memory logical="mem1"/>
     </array>
    </memory>
    <channels>
     <reader logical="primary_data" size="16#1000#" virtualAddress="16#3000#"/>
     <reader logical="secondary_data" size="16#1000#" virtualAddress="16#4000#"/>
     <array elementSize="16#1000#" logical="input_arr" vectorBase="32" virtualAddressBase="16#0001_0000#">
      <writer logical="output1"/>
     </array>
    </channels>
    <devices>
     <device logical="wifi">
      <irq logical="irq" vector="148"/>
      <memory executable="false" logical="mmio" size="16#2000#" virtualAddress="16#d1c0_0000#" writable="true"/>
     </device>
    </devices>
   </requires>
   <provides>
    <binary filename="c2_bin" size="16#1000#" virtualAddress="16#0020_0000#"/>
   </provides>
  </component>
 </components>
 <subjects>
  <subject name="lnx">
   <memory>
    <memory executable="false" logical="dummy" physical="dummy" virtualAddress="16#3000#" writable="true"/>
    <memory executable="false" logical="file_1" physical="dummy_5" virtualAddress="16#0002_0000#" writable="true"/>
    <memory executable="false" logical="file_2" physical="dummy_6" virtualAddress="16#0003_0000#" writable="true"/>
    <memory executable="false" logical="initramfs" physical="initramfs" virtualAddress="16#9000_0000#" writable="false"/>
   </memory>
   <devices>
    <device logical="xhci" physical="xhci">
     <irq logical="irq1" physical="irq1"/>
     <irq logical="irq2" physical="irq2"/>
     <memory executable="false" logical="mmio" physical="mmio" virtualAddress="16#d252_0000#" writable="true"/>
    </device>
    <device logical="wlan" physical="wireless">
     <irq logical="irq" physical="interrupt" vector="89"/>
     <memory executable="false" logical="mmio" physical="memory" virtualAddress="16#d1c0_0000#" writable="true"/>
    </device>
    <device logical="wlan2" physical="wlan2">
     <pci bus="16#01#" device="16#05#" function="2"/>
    </device>
    <device logical="wifi" physical="wifi">
     <pci bus="16#00#" device="16#1c#" function="0"/>
    </device>
   </devices>
   <events>
    <source>
     <group name="vmx_exit">
      <default physical="trap_to_subject1"/>
     </group>
    </source>
   </events>
   <channels>
    <reader logical="channel_1" physical="data_channel" vector="12" virtualAddress="16#6000#"/>
    <reader logical="channel_2" physical="data_channel2" virtualAddress="16#7000#"/>
    <writer logical="channel_3" physical="data_channel3" virtualAddress="16#9000#"/>
    <writer logical="channel_4" physical="data_channel4" virtualAddress="16#a000#"/>
    <writer logical="channel_5" physical="data_channel5" virtualAddress="16#b000#"/>
   </channels>
   <component ref="linux"/>
  </subject>
  <subject name="subject1">
   <memory>
    <memory executable="false" logical="dummy" physical="dummy" virtualAddress="16#1000#" writable="true"/>
   </memory>
   <devices>
    <device logical="nic1" physical="nic1">
     <pci bus="16#00#" device="16#19#" function="0"/>
     <irq logical="irq" physical="irq"/>
     <memory executable="false" logical="mmio1" physical="mmio1" virtualAddress="16#d252_0000#" writable="true"/>
     <memory executable="false" logical="mmio2" physical="mmio2" virtualAddress="16#d262_0000#" writable="true"/>
     <memory executable="false" logical="mmconf" physical="mmconf" virtualAddress="16#dead_beef#" writable="true"/>
    </device>
    <device logical="nic2" physical="nic2">
     <irq logical="irq" physical="irq"/>
     <memory executable="false" logical="mmio1" physical="mmio1" virtualAddress="16#d272_0000#" writable="true"/>
     <memory executable="false" logical="mmio2" physical="mmio2" virtualAddress="16#d282_0000#" writable="true"/>
    </device>
   </devices>
   <events>
    <source>
     <group name="vmcall">
      <event id="5" logical="ping" physical="ping_subject2"/>
     </group>
    </source>
    <target>
     <event logical="trap_to_subject1" physical="trap_to_subject1">
      <inject_interrupt vector="32"/>
     </event>
    </target>
   </events>
   <channels>
    <writer event="1" logical="primary_data" physical="data_channel" virtualAddress="16#3000#"/>
    <writer event="1" logical="secondary_data" physical="data_channel2" virtualAddress="16#5000#"/>
   </channels>
   <monitor>
    <state logical="monitor_state_lnx" subject="lnx" virtualAddress="16#0001_4000#" writable="true"/>
    <state logical="monitor_state_subject2" subject="subject2" virtualAddress="16#0002_4000#" writable="true"/>
    <timed_event logical="monitor_timed_event_lnx" subject="lnx" virtualAddress="16#0001_5000#" writable="true"/>
    <timed_event logical="monitor_timed_event_subject2" subject="subject2" virtualAddress="16#0002_5000#" writable="true"/>
    <interrupts logical="monitor_interrupts_lnx" subject="lnx" virtualAddress="16#0001_f000#" writable="true"/>
    <interrupts logical="monitor_interrupts_subject2" subject="subject2" virtualAddress="16#0002_f000#" writable="true"/>
    <loader logical="monitor_loader_lnx" subject="lnx" virtualAddress="16#0001_0000_0000#" writable="true"/>
    <loader logical="monitor_loader_subject2" subject="subject2" virtualAddress="16#0002_0000_0000#" writable="true"/>
   </monitor>
   <component ref="c1">
    <map logical="primary_data" physical="data_channel"/>
    <map logical="secondary_data" physical="data_channel2"/>
    <map logical="control_data" physical="dummy_2"/>
    <map logical="chan1" physical="data_channel5"/>
    <map logical="data2" physical="dummy"/>
    <map logical="mem1" physical="dummy_3"/>
    <map logical="mem2" physical="dummy_4"/>
    <map logical="input1" physical="chan_array1"/>
    <map logical="input2" physical="chan_array2"/>
    <map logical="output1" physical="chan_array3"/>
    <map logical="output2" physical="chan_array4"/>
    <map logical="storage_device" physical="sata_controller">
     <map logical="ctrl_irq" physical="irq1"/>
     <map logical="port_1" physical="ioport1"/>
     <map logical="port_2" physical="ioport2"/>
     <map logical="port_3" physical="ioport3"/>
     <map logical="mmio1" physical="mem1"/>
    </map>
    <map logical="some_dev" physical="xhci">
     <map logical="irq" physical="irq1"/>
     <map logical="port" physical="port1"/>
     <map logical="mmio1" physical="mmio"/>
    </map>
   </component>
  </subject>
  <subject name="subject2">
   <vcpu>
    <registers>
     <msrs>
      <msr end="16#00ce#" mode="r" start="16#00ce#"/>
     </msrs>
    </registers>
   </vcpu>
   <memory>
    <memory executable="false" logical="dummy" physical="dummy" virtualAddress="16#1000#" writable="true"/>
   </memory>
   <devices>
    <device logical="nics" physical="network_adapters"/>
   </devices>
   <events>
    <target>
     <event logical="ping_from_lnx" physical="ping_subject2">
      <inject_interrupt vector="32"/>
     </event>
    </target>
   </events>
   <channels>
    <writer logical="c2" physical="chan_array2" virtualAddress="16#0001_4000#"/>
    <reader logical="c3" physical="chan_array3" virtualAddress="16#0001_5000#"/>
    <reader logical="c4" physical="chan_array4" virtualAddress="16#0001_7000#"/>
   </channels>
   <component ref="c2">
    <map logical="primary_data" physical="data_channel3"/>
    <map logical="secondary_data" physical="data_channel4"/>
    <map logical="output1" physical="chan_array1"/>
    <map logical="mem1" physical="dummy_2"/>
    <map logical="wifi" physical="wireless">
     <map logical="irq" physical="interrupt"/>
     <map logical="mmio" physical="memory"/>
    </map>
   </component>
  </subject>
 </subjects>
 <scheduling tickRate="10000">
  <majorFrame>
   <cpu id="0">
    <minorFrame subject="lnx" ticks="60"/>
    <minorFrame subject="lnx" ticks="20"/>
   </cpu>
   <cpu id="1">
    <minorFrame subject="tau0" ticks="40"/>
    <minorFrame subject="subject2" ticks="20"/>
    <minorFrame subject="subject2" ticks="20"/>
   </cpu>
  </majorFrame>
  <majorFrame>
   <cpu id="0">
    <minorFrame subject="lnx" ticks="10"/>
    <minorFrame subject="lnx" ticks="20"/>
    <minorFrame subject="lnx" ticks="40"/>
    <minorFrame subject="lnx" ticks="20"/>
    <minorFrame subject="lnx" ticks="10"/>
    <minorFrame subject="lnx" ticks="10"/>
   </cpu>
   <cpu id="1">
    <minorFrame subject="tau0" ticks="10"/>
    <minorFrame subject="subject2" ticks="30"/>
    <minorFrame subject="tau0" ticks="30"/>
    <minorFrame subject="subject2" ticks="20"/>
    <minorFrame subject="tau0" ticks="20"/>
   </cpu>
  </majorFrame>
 </scheduling>
</system>

