============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Oct 29 2021  05:04:41 pm
  Module:                 axis_accelerator_asic
  Operating conditions:   NCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances         808  100            73.73           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops             75345   99            57.71           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops          922    1              -             
 Enable not found                   55    6              -             
 Register bank width too small      55    6              -             
 User preserved                    812   88              -             
-----------------------------------------------------------------------
 Total Flip-flops                76267  100              -             
-----------------------------------------------------------------------

