// Seed: 963088699
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_4, id_5;
  assign id_5 = 1;
  tri id_6;
  assign {id_6, id_1} = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5,
    output wor id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wor id_9,
    input tri id_10,
    output uwire id_11,
    input tri0 id_12,
    input wand id_13
);
  wire id_15;
  module_0(
      id_15, id_15, id_15
  );
endmodule
