==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7vx690tffg1761-2'
@I [HLS-10] Analyzing design file 'array_sum.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'Loop-1' (array_sum.c:4) in function 'array_sum' completely.
@I [XFORM-11] Balancing expressions in function 'array_sum' (array_sum.c:1)...63 expression(s) balanced.
@I [HLS-111] Elapsed time: 0.781214 seconds; current memory usage: 55.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'array_sum' ...
@W [SYN-107] Renaming port name 'array_sum/array' to 'array_sum/array_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'array_sum/length' to 'array_sum/length_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'array_sum' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.062746 seconds; current memory usage: 56.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'array_sum' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.031418 seconds; current memory usage: 56.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'array_sum' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'array_sum/array_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'array_sum/length_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'array_sum' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'array_sum/length_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'array_sum'.
@I [HLS-111] Elapsed time: 0.057574 seconds; current memory usage: 57.7 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'array_sum'.
@I [WVHDL-304] Generating RTL VHDL for 'array_sum'.
@I [WVLOG-307] Generating RTL Verilog for 'array_sum'.
@I [HLS-112] Total elapsed time: 2.53 seconds; peak memory usage: 57.7 MB.
