0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_1/lab5_1_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_1/lab5_1_1.srcs/sim_1/new/SR_latch_tb.v,1646731212,verilog,,,,SR_latch_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_1/lab5_1_1.srcs/sources_1/new/SR_latch_gate.v,1646731536,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_1/lab5_1_1.srcs/sim_1/new/SR_latch_tb.v,,SR_latch_gate,,,,,,,,
