#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 28 15:15:57 2023
# Process ID: 23012
# Current directory: C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.runs/synth_1
# Command line: vivado.exe -log rete_on_board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rete_on_board.tcl
# Log file: C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.runs/synth_1/rete_on_board.vds
# Journal file: C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rete_on_board.tcl -notrace
Command: synth_design -top rete_on_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 741.176 ; gain = 178.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rete_on_board' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_on_board.vhd:42]
INFO: [Synth 8-3491] module 'rete_inter_16to4' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_inter.vhd:34' bound to instance 'net' of component 'rete_inter_16to4' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_on_board.vhd:58]
INFO: [Synth 8-638] synthesizing module 'rete_inter_16to4' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_inter.vhd:41]
INFO: [Synth 8-3491] module 'mux16to1' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:34' bound to instance 'mux' of component 'mux16to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_inter.vhd:54]
INFO: [Synth 8-638] synthesizing module 'mux16to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:41]
INFO: [Synth 8-3491] module 'mux4to1' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux4to1.vhd:34' bound to instance 'm' of component 'mux4to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mux4to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux4to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4to1' (1#1) [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux4to1.vhd:40]
INFO: [Synth 8-3491] module 'mux4to1' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux4to1.vhd:34' bound to instance 'm' of component 'mux4to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:52]
INFO: [Synth 8-3491] module 'mux4to1' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux4to1.vhd:34' bound to instance 'm' of component 'mux4to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:52]
INFO: [Synth 8-3491] module 'mux4to1' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux4to1.vhd:34' bound to instance 'm' of component 'mux4to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:52]
INFO: [Synth 8-3491] module 'mux4to1' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux4to1.vhd:34' bound to instance 'm4' of component 'mux4to1' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'mux16to1' (2#1) [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/mux16to1.vhd:41]
INFO: [Synth 8-3491] module 'demux1to4' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/demux1to4.vhd:34' bound to instance 'demux' of component 'demux1to4' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_inter.vhd:58]
INFO: [Synth 8-638] synthesizing module 'demux1to4' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/demux1to4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'demux1to4' (3#1) [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/demux1to4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'rete_inter_16to4' (4#1) [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_inter.vhd:41]
INFO: [Synth 8-3491] module 'rom' declared at 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rom.vhd:35' bound to instance 'mem' of component 'rom' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_on_board.vhd:63]
INFO: [Synth 8-638] synthesizing module 'rom' [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rom.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rom' (5#1) [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rom.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rete_on_board' (6#1) [C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.srcs/sources_1/new/rete_on_board.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 804.859 ; gain = 241.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 804.859 ; gain = 241.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 804.859 ; gain = 241.691
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Donato/Desktop/vivado_projects/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Donato/Desktop/vivado_projects/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Donato/Desktop/vivado_projects/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rete_on_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rete_on_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 901.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 901.027 ; gain = 337.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 901.027 ; gain = 337.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 901.027 ; gain = 337.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 901.027 ; gain = 337.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module demux1to4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem/y_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 901.027 ; gain = 337.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 901.027 ; gain = 337.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 901.027 ; gain = 337.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 909.207 ; gain = 346.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 924.980 ; gain = 361.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 924.980 ; gain = 361.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 924.980 ; gain = 361.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 924.980 ; gain = 361.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 924.980 ; gain = 361.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 924.980 ; gain = 361.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     2|
|4     |LUT3  |     4|
|5     |LUT5  |     5|
|6     |LUT6  |     3|
|7     |MUXF7 |     2|
|8     |FDRE  |     8|
|9     |FDSE  |     7|
|10    |IBUF  |    11|
|11    |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
|2     |  mem    |rom    |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 924.980 ; gain = 361.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 924.980 ; gain = 265.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 924.980 ; gain = 361.812
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:23 . Memory (MB): peak = 942.648 ; gain = 645.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Donato/Desktop/vivado_projects/1-mux16to1/1-mux16to1.runs/synth_1/rete_on_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rete_on_board_utilization_synth.rpt -pb rete_on_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 15:17:35 2023...
