

================================================================
== Vitis HLS Report for 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'
================================================================
* Date:           Wed Nov 20 09:24:36 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.594 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |   10|   10| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i16 %input_1, i64, i64"   --->   Operation 12 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.59ns)   --->   "%input_1_load = load i5 %input_1_addr"   --->   Operation 13 'load' 'input_1_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i16 %input_1, i64, i64"   --->   Operation 14 'getelementptr' 'input_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.59ns)   --->   "%input_1_load_1 = load i5 %input_1_addr_1"   --->   Operation 15 'load' 'input_1_load_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 16 [1/2] (0.59ns)   --->   "%input_1_load = load i5 %input_1_addr"   --->   Operation 16 'load' 'input_1_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 17 [1/2] (0.59ns)   --->   "%input_1_load_1 = load i5 %input_1_addr_1"   --->   Operation 17 'load' 'input_1_load_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr i16 %input_1, i64, i64"   --->   Operation 18 'getelementptr' 'input_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.59ns)   --->   "%input_1_load_2 = load i5 %input_1_addr_2"   --->   Operation 19 'load' 'input_1_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr i16 %input_1, i64, i64"   --->   Operation 20 'getelementptr' 'input_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.59ns)   --->   "%input_1_load_3 = load i5 %input_1_addr_3"   --->   Operation 21 'load' 'input_1_load_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 0.59>
ST_3 : Operation 22 [1/2] (0.59ns)   --->   "%input_1_load_2 = load i5 %input_1_addr_2"   --->   Operation 22 'load' 'input_1_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 23 [1/2] (0.59ns)   --->   "%input_1_load_3 = load i5 %input_1_addr_3"   --->   Operation 23 'load' 'input_1_load_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr i16 %input_1, i64, i64"   --->   Operation 24 'getelementptr' 'input_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.59ns)   --->   "%input_1_load_4 = load i5 %input_1_addr_4"   --->   Operation 25 'load' 'input_1_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr i16 %input_1, i64, i64"   --->   Operation 26 'getelementptr' 'input_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.59ns)   --->   "%input_1_load_5 = load i5 %input_1_addr_5"   --->   Operation 27 'load' 'input_1_load_5' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 0.59>
ST_4 : Operation 28 [1/2] (0.59ns)   --->   "%input_1_load_4 = load i5 %input_1_addr_4"   --->   Operation 28 'load' 'input_1_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_4 : Operation 29 [1/2] (0.59ns)   --->   "%input_1_load_5 = load i5 %input_1_addr_5"   --->   Operation 29 'load' 'input_1_load_5' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%input_1_addr_6 = getelementptr i16 %input_1, i64, i64"   --->   Operation 30 'getelementptr' 'input_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (0.59ns)   --->   "%input_1_load_6 = load i5 %input_1_addr_6"   --->   Operation 31 'load' 'input_1_load_6' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%input_1_addr_7 = getelementptr i16 %input_1, i64, i64"   --->   Operation 32 'getelementptr' 'input_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (0.59ns)   --->   "%input_1_load_7 = load i5 %input_1_addr_7"   --->   Operation 33 'load' 'input_1_load_7' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 0.59>
ST_5 : Operation 34 [1/2] (0.59ns)   --->   "%input_1_load_6 = load i5 %input_1_addr_6"   --->   Operation 34 'load' 'input_1_load_6' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 35 [1/2] (0.59ns)   --->   "%input_1_load_7 = load i5 %input_1_addr_7"   --->   Operation 35 'load' 'input_1_load_7' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%input_1_addr_8 = getelementptr i16 %input_1, i64, i64"   --->   Operation 36 'getelementptr' 'input_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (0.59ns)   --->   "%input_1_load_8 = load i5 %input_1_addr_8"   --->   Operation 37 'load' 'input_1_load_8' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%input_1_addr_9 = getelementptr i16 %input_1, i64, i64"   --->   Operation 38 'getelementptr' 'input_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (0.59ns)   --->   "%input_1_load_9 = load i5 %input_1_addr_9"   --->   Operation 39 'load' 'input_1_load_9' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 6 <SV = 5> <Delay = 0.59>
ST_6 : Operation 40 [1/2] (0.59ns)   --->   "%input_1_load_8 = load i5 %input_1_addr_8"   --->   Operation 40 'load' 'input_1_load_8' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_6 : Operation 41 [1/2] (0.59ns)   --->   "%input_1_load_9 = load i5 %input_1_addr_9"   --->   Operation 41 'load' 'input_1_load_9' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%input_1_addr_10 = getelementptr i16 %input_1, i64, i64"   --->   Operation 42 'getelementptr' 'input_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (0.59ns)   --->   "%input_1_load_10 = load i5 %input_1_addr_10"   --->   Operation 43 'load' 'input_1_load_10' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%input_1_addr_11 = getelementptr i16 %input_1, i64, i64"   --->   Operation 44 'getelementptr' 'input_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (0.59ns)   --->   "%input_1_load_11 = load i5 %input_1_addr_11"   --->   Operation 45 'load' 'input_1_load_11' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 0.59>
ST_7 : Operation 46 [1/2] (0.59ns)   --->   "%input_1_load_10 = load i5 %input_1_addr_10"   --->   Operation 46 'load' 'input_1_load_10' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_7 : Operation 47 [1/2] (0.59ns)   --->   "%input_1_load_11 = load i5 %input_1_addr_11"   --->   Operation 47 'load' 'input_1_load_11' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%input_1_addr_12 = getelementptr i16 %input_1, i64, i64"   --->   Operation 48 'getelementptr' 'input_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.59ns)   --->   "%input_1_load_12 = load i5 %input_1_addr_12"   --->   Operation 49 'load' 'input_1_load_12' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%input_1_addr_13 = getelementptr i16 %input_1, i64, i64"   --->   Operation 50 'getelementptr' 'input_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (0.59ns)   --->   "%input_1_load_13 = load i5 %input_1_addr_13"   --->   Operation 51 'load' 'input_1_load_13' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 8 <SV = 7> <Delay = 0.59>
ST_8 : Operation 52 [1/2] (0.59ns)   --->   "%input_1_load_12 = load i5 %input_1_addr_12"   --->   Operation 52 'load' 'input_1_load_12' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_8 : Operation 53 [1/2] (0.59ns)   --->   "%input_1_load_13 = load i5 %input_1_addr_13"   --->   Operation 53 'load' 'input_1_load_13' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%input_1_addr_14 = getelementptr i16 %input_1, i64, i64"   --->   Operation 54 'getelementptr' 'input_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [2/2] (0.59ns)   --->   "%input_1_load_14 = load i5 %input_1_addr_14"   --->   Operation 55 'load' 'input_1_load_14' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%input_1_addr_15 = getelementptr i16 %input_1, i64, i64"   --->   Operation 56 'getelementptr' 'input_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [2/2] (0.59ns)   --->   "%input_1_load_15 = load i5 %input_1_addr_15"   --->   Operation 57 'load' 'input_1_load_15' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 9 <SV = 8> <Delay = 0.59>
ST_9 : Operation 58 [1/2] (0.59ns)   --->   "%input_1_load_14 = load i5 %input_1_addr_14"   --->   Operation 58 'load' 'input_1_load_14' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_9 : Operation 59 [1/2] (0.59ns)   --->   "%input_1_load_15 = load i5 %input_1_addr_15"   --->   Operation 59 'load' 'input_1_load_15' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%input_1_addr_16 = getelementptr i16 %input_1, i64, i64"   --->   Operation 60 'getelementptr' 'input_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [2/2] (0.59ns)   --->   "%input_1_load_16 = load i5 %input_1_addr_16"   --->   Operation 61 'load' 'input_1_load_16' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%input_1_addr_17 = getelementptr i16 %input_1, i64, i64"   --->   Operation 62 'getelementptr' 'input_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (0.59ns)   --->   "%input_1_load_17 = load i5 %input_1_addr_17"   --->   Operation 63 'load' 'input_1_load_17' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 0.59>
ST_10 : Operation 64 [1/2] (0.59ns)   --->   "%input_1_load_16 = load i5 %input_1_addr_16"   --->   Operation 64 'load' 'input_1_load_16' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_10 : Operation 65 [1/2] (0.59ns)   --->   "%input_1_load_17 = load i5 %input_1_addr_17"   --->   Operation 65 'load' 'input_1_load_17' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%input_1_addr_18 = getelementptr i16 %input_1, i64, i64"   --->   Operation 66 'getelementptr' 'input_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (0.59ns)   --->   "%input_1_load_18 = load i5 %input_1_addr_18"   --->   Operation 67 'load' 'input_1_load_18' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%input_1_addr_19 = getelementptr i16 %input_1, i64, i64"   --->   Operation 68 'getelementptr' 'input_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (0.59ns)   --->   "%input_1_load_19 = load i5 %input_1_addr_19"   --->   Operation 69 'load' 'input_1_load_19' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 0.59>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [firmware/nnet_utils/nnet_array.h:16]   --->   Operation 71 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/2] (0.59ns)   --->   "%input_1_load_18 = load i5 %input_1_addr_18"   --->   Operation 72 'load' 'input_1_load_18' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_11 : Operation 73 [1/2] (0.59ns)   --->   "%input_1_load_19 = load i5 %input_1_addr_19"   --->   Operation 73 'load' 'input_1_load_19' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%mrv = insertvalue i320, i16 %input_1_load" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 74 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i320 %mrv, i16 %input_1_load_5" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 75 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i320 %mrv_1, i16 %input_1_load_10" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 76 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i320 %mrv_2, i16 %input_1_load_15" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 77 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i320 %mrv_3, i16 %input_1_load_1" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 78 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i320 %mrv_4, i16 %input_1_load_6" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 79 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i320 %mrv_5, i16 %input_1_load_11" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 80 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i320 %mrv_6, i16 %input_1_load_16" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 81 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i320 %mrv_7, i16 %input_1_load_2" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 82 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i320 %mrv_8, i16 %input_1_load_7" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 83 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i320 %mrv_9, i16 %input_1_load_12" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 84 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i320 %mrv_10, i16 %input_1_load_17" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 85 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i320 %mrv_11, i16 %input_1_load_3" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 86 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i320 %mrv_12, i16 %input_1_load_8" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 87 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i320 %mrv_13, i16 %input_1_load_13" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 88 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i320 %mrv_14, i16 %input_1_load_18" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 89 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i320 %mrv_15, i16 %input_1_load_4" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 90 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i320 %mrv_16, i16 %input_1_load_9" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 91 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i320 %mrv_17, i16 %input_1_load_14" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 92 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i320 %mrv_18, i16 %input_1_load_19" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 93 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i320 %mrv_s" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 94 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('input_1_addr') [4]  (0 ns)
	'load' operation ('data_t.V[0]') on array 'input_1' [5]  (0.594 ns)

 <State 2>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[0]') on array 'input_1' [5]  (0.594 ns)

 <State 3>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[8]') on array 'input_1' [9]  (0.594 ns)

 <State 4>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[16]') on array 'input_1' [13]  (0.594 ns)

 <State 5>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[5]') on array 'input_1' [17]  (0.594 ns)

 <State 6>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[13]') on array 'input_1' [21]  (0.594 ns)

 <State 7>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[2]') on array 'input_1' [25]  (0.594 ns)

 <State 8>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[10]') on array 'input_1' [29]  (0.594 ns)

 <State 9>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[18]') on array 'input_1' [33]  (0.594 ns)

 <State 10>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[7]') on array 'input_1' [37]  (0.594 ns)

 <State 11>: 0.594ns
The critical path consists of the following:
	'load' operation ('data_t.V[15]') on array 'input_1' [41]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
