Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  9 23:11:23 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab3_wrapper_timing_summary_routed.rpt -rpx lab3_wrapper_timing_summary_routed.rpx
| Design       : lab3_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.256        0.000                      0                42265        0.021        0.000                      0                42265        4.020        0.000                       0                 33882  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.256        0.000                      0                42265        0.021        0.000                      0                42265        4.020        0.000                       0                 33882  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 0.718ns (7.485%)  route 8.874ns (92.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.874    12.325    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X109Y15        LUT5 (Prop_lut5_I3_O)        0.299    12.624 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[4][4]_i_1/O
                         net (fo=1, routed)           0.000    12.624    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[4]__0[4]
    SLICE_X109Y15        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.694    12.873    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X109Y15        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][4]/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X109Y15        FDRE (Setup_fdre_C_D)        0.032    12.880    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][4]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 0.718ns (7.489%)  route 8.869ns (92.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.869    12.320    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X109Y15        LUT5 (Prop_lut5_I3_O)        0.299    12.619 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[4][47]_i_1/O
                         net (fo=1, routed)           0.000    12.619    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[4]__0[47]
    SLICE_X109Y15        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.694    12.873    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X109Y15        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][47]/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X109Y15        FDRE (Setup_fdre_C_D)        0.031    12.879    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][47]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 0.718ns (7.564%)  route 8.775ns (92.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.775    12.226    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X92Y75         LUT5 (Prop_lut5_I3_O)        0.299    12.525 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[8][30]_i_1/O
                         net (fo=1, routed)           0.000    12.525    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[8]__0[30]
    SLICE_X92Y75         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.589    12.768    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X92Y75         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][30]/C
                         clock pessimism              0.115    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X92Y75         FDRE (Setup_fdre_C_D)        0.077    12.806    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][30]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 0.718ns (7.613%)  route 8.714ns (92.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.714    12.165    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X91Y76         LUT5 (Prop_lut5_I3_O)        0.299    12.464 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[10][9]_i_1/O
                         net (fo=1, routed)           0.000    12.464    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[10]__0[9]
    SLICE_X91Y76         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.590    12.769    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X91Y76         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[10][9]/C
                         clock pessimism              0.115    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X91Y76         FDRE (Setup_fdre_C_D)        0.029    12.759    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[10][9]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[7][73]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.718ns (7.625%)  route 8.698ns (92.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.698    12.149    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X76Y41         LUT5 (Prop_lut5_I3_O)        0.299    12.448 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[7][73]_i_1/O
                         net (fo=1, routed)           0.000    12.448    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[7]__0[73]
    SLICE_X76Y41         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[7][73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.560    12.740    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X76Y41         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[7][73]/C
                         clock pessimism              0.129    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X76Y41         FDRE (Setup_fdre_C_D)        0.029    12.743    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[7][73]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 0.718ns (7.524%)  route 8.825ns (92.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.825    12.276    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X107Y11        LUT5 (Prop_lut5_I3_O)        0.299    12.575 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[3][11]_i_1/O
                         net (fo=1, routed)           0.000    12.575    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[3]__0[11]
    SLICE_X107Y11        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.697    12.877    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X107Y11        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][11]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X107Y11        FDRE (Setup_fdre_C_D)        0.029    12.880    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][11]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.718ns (7.544%)  route 8.799ns (92.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.799    12.250    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X98Y6          LUT5 (Prop_lut5_I3_O)        0.299    12.549 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[2][12]_i_1/O
                         net (fo=1, routed)           0.000    12.549    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[2]__0[12]
    SLICE_X98Y6          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.625    12.804    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X98Y6          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][12]/C
                         clock pessimism              0.129    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X98Y6          FDRE (Setup_fdre_C_D)        0.077    12.856    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][12]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 0.718ns (7.525%)  route 8.823ns (92.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.823    12.274    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X107Y11        LUT5 (Prop_lut5_I3_O)        0.299    12.573 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[3][26]_i_1/O
                         net (fo=1, routed)           0.000    12.573    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[3]__0[26]
    SLICE_X107Y11        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.697    12.877    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X107Y11        FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][26]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X107Y11        FDRE (Setup_fdre_C_D)        0.031    12.882    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][26]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 0.718ns (7.546%)  route 8.796ns (92.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.796    12.247    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X98Y6          LUT5 (Prop_lut5_I3_O)        0.299    12.546 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[2][16]_i_1/O
                         net (fo=1, routed)           0.000    12.546    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[2]__0[16]
    SLICE_X98Y6          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.625    12.804    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X98Y6          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][16]/C
                         clock pessimism              0.129    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X98Y6          FDRE (Setup_fdre_C_D)        0.081    12.860    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][16]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 0.718ns (7.598%)  route 8.732ns (92.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.738     3.032    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X29Y17         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2576, routed)        8.732    12.183    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X93Y15         LUT5 (Prop_lut5_I3_O)        0.299    12.482 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[3][46]_i_1/O
                         net (fo=1, routed)           0.000    12.482    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[3]__0[46]
    SLICE_X93Y15         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       1.616    12.795    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X93Y15         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][46]/C
                         clock pessimism              0.129    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X93Y15         FDRE (Setup_fdre_C_D)        0.031    12.801    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[3][46]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.111%)  route 0.158ns (52.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.656     0.992    lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.158     1.291    lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.845     1.211    lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    lab3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[14][100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[13][100]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.104%)  route 0.193ns (50.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.558     0.894    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X49Y37         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[14][100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[14][100]/Q
                         net (fo=4, routed)           0.193     1.227    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg_n_0_[14][100]
    SLICE_X51Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.272 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix[13][100]_i_1/O
                         net (fo=1, routed)           0.000     1.272    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix[13][100]_i_1_n_0
    SLICE_X51Y39         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[13][100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.823     1.189    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X51Y39         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[13][100]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.091     1.245    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[13][100]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[1][71]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.969%)  route 0.202ns (52.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.553     0.889    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X53Y16         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[2][71]/Q
                         net (fo=4, routed)           0.202     1.231    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg_n_0_[2][71]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.276 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[1][71]_i_1/O
                         net (fo=1, routed)           0.000     1.276    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[1]__0[71]
    SLICE_X49Y15         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[1][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.823     1.189    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[1][71]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     1.245    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[1][71]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[13][7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[13][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.250ns (56.500%)  route 0.192ns (43.500%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.559     0.895    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y50         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[13][7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[13][7][2]/Q
                         net (fo=3, routed)           0.192     1.228    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[13][7]__0[2]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.273 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad[13][1][3]_i_5/O
                         net (fo=1, routed)           0.000     1.273    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad[13][1][3]_i_5_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.337 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[13][1][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.337    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/p_137_out[3]
    SLICE_X32Y49         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[13][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.831     1.197    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X32Y49         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[13][1][3]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.134     1.301    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[13][1][3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[11][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[12][72]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.149%)  route 0.217ns (53.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.556     0.892    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X49Y51         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[11][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[11][72]/Q
                         net (fo=4, routed)           0.217     1.250    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg_n_0_[11][72]
    SLICE_X47Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.295 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix[12][72]_i_1/O
                         net (fo=1, routed)           0.000     1.295    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix[12][72]_i_1_n_0
    SLICE_X47Y48         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[12][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.830     1.196    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X47Y48         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[12][72]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.091     1.257    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].prev_pix_reg[12][72]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.863%)  route 0.231ns (62.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.556     0.891    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X53Y10         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[0][21]/Q
                         net (fo=2, routed)           0.231     1.264    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg_n_0_[0][21]
    SLICE_X48Y8          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.828     1.194    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X48Y8          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][21]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.066     1.225    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg[2][91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg[1][91]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.294%)  route 0.191ns (47.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.551     0.887    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X50Y18         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg[2][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg[2][91]/Q
                         net (fo=4, routed)           0.191     1.241    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg_n_0_[2][91]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.286 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix[1][91]_i_1/O
                         net (fo=1, routed)           0.000     1.286    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[1]_59[91]
    SLICE_X49Y16         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg[1][91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.822     1.188    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X49Y16         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg[1][91]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.092     1.245    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].prev_pix_reg[1][91]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[10][89]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[11][89]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.642%)  route 0.222ns (54.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.580     0.916    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X60Y51         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[10][89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[10][89]/Q
                         net (fo=4, routed)           0.222     1.278    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg_n_0_[10][89]
    SLICE_X59Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.323 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix[11][89]_i_1/O
                         net (fo=1, routed)           0.000     1.323    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix[11][89]_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[11][89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.853     1.219    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X59Y48         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[11][89]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.092     1.281    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[11][89]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.342%)  route 0.237ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.562     0.898    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X48Y2          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg[0][11]/Q
                         net (fo=2, routed)           0.237     1.275    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].prev_pix_reg_n_0_[0][11]
    SLICE_X52Y2          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.826     1.192    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X52Y2          FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][11]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y2          FDRE (Hold_fdre_C_D)         0.075     1.232    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[7][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][84]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.680%)  route 0.240ns (56.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.590     0.926    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X80Y48         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[7][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[7][84]/Q
                         net (fo=4, routed)           0.240     1.306    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg_n_0_[7][84]
    SLICE_X82Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.351 r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[8][84]_i_1/O
                         net (fo=1, routed)           0.000     1.351    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/prev_pix_next[8]__0[84]
    SLICE_X82Y53         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33882, routed)       0.852     1.218    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X82Y53         FDRE                                         r  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][84]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X82Y53         FDRE (Hold_fdre_C_D)         0.120     1.308    lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[8][84]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[0].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[0].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[10].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[10].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[11].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[11].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[12].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[12].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[13].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[13].ram/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[0]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder22_y_reg[1]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder22_y_reg[4]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder22_y_reg[5]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[1]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y80  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[2]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y80  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[3]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[4]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y80  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[5]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder22_x_reg[2]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y83  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_x_reg[2]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y83  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_x_reg[3]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y83  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_x_reg[4]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y83  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_x_reg[5]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y80  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[2]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y80  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[3]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[4]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y80  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder22_y_reg[5]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y83  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder22_x_reg[1]_srl4___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y81  lab3_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder22_x_reg[2]_srl5___inst_match_v1_0_S00_AXI_inst_match_pipeline_1_pipeline_r_3/CLK



