// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "bn_qurelu_fixed.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic bn_qurelu_fixed::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic bn_qurelu_fixed::ap_const_logic_0 = sc_dt::Log_0;
const bool bn_qurelu_fixed::ap_const_boolean_1 = true;
const bool bn_qurelu_fixed::ap_const_boolean_0 = false;
const sc_lv<40> bn_qurelu_fixed::ap_const_lv40_0 = "0000000000000000000000000000000000000000";
const sc_lv<40> bn_qurelu_fixed::ap_const_lv40_400000 = "10000000000000000000000";
const sc_lv<32> bn_qurelu_fixed::ap_const_lv32_1B = "11011";
const sc_lv<32> bn_qurelu_fixed::ap_const_lv32_27 = "100111";
const sc_lv<13> bn_qurelu_fixed::ap_const_lv13_0 = "0000000000000";
const sc_lv<32> bn_qurelu_fixed::ap_const_lv32_17 = "10111";
const sc_lv<32> bn_qurelu_fixed::ap_const_lv32_1A = "11010";
const sc_lv<4> bn_qurelu_fixed::ap_const_lv4_F = "1111";
const sc_lv<4> bn_qurelu_fixed::ap_const_lv4_0 = "0000";

bn_qurelu_fixed::bn_qurelu_fixed(sc_module_name name) : sc_module(name), mVcdFile(0) {
    ultra_net_mac_mulbgk_U193 = new ultra_net_mac_mulbgk<1,1,15,26,32,40>("ultra_net_mac_mulbgk_U193");
    ultra_net_mac_mulbgk_U193->din0(grp_fu_116_p0);
    ultra_net_mac_mulbgk_U193->din1(in_V);
    ultra_net_mac_mulbgk_U193->din2(bias_V);
    ultra_net_mac_mulbgk_U193->dout(grp_fu_116_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);

    SC_METHOD(thread_ap_return);
    sensitive << ( res_V_fu_108_p3 );
    sensitive << ( ap_ce_reg );
    sensitive << ( ap_return_int_reg );

    SC_METHOD(thread_grp_fu_116_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_116_p00 );

    SC_METHOD(thread_grp_fu_116_p00);
    sensitive << ( inc_V );

    SC_METHOD(thread_icmp_ln895_72_fu_84_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_fu_74_p4 );

    SC_METHOD(thread_icmp_ln895_fu_64_p2);
    sensitive << ( ret_V_133_reg_124 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_fu_108_p3);
    sensitive << ( icmp_ln895_fu_64_p2 );
    sensitive << ( select_ln192_fu_100_p3 );

    SC_METHOD(thread_ret_V_fu_69_p2);
    sensitive << ( ret_V_133_reg_124 );

    SC_METHOD(thread_select_ln192_fu_100_p3);
    sensitive << ( icmp_ln895_72_fu_84_p2 );
    sensitive << ( trunc_ln_fu_90_p4 );

    SC_METHOD(thread_tmp_fu_74_p4);
    sensitive << ( ret_V_fu_69_p2 );

    SC_METHOD(thread_trunc_ln_fu_90_p4);
    sensitive << ( ret_V_fu_69_p2 );

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "bn_qurelu_fixed_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, in_V, "(port)in_V");
    sc_trace(mVcdFile, inc_V, "(port)inc_V");
    sc_trace(mVcdFile, bias_V, "(port)bias_V");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
    sc_trace(mVcdFile, ap_ce, "(port)ap_ce");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, grp_fu_116_p3, "grp_fu_116_p3");
    sc_trace(mVcdFile, ret_V_133_reg_124, "ret_V_133_reg_124");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ret_V_fu_69_p2, "ret_V_fu_69_p2");
    sc_trace(mVcdFile, tmp_fu_74_p4, "tmp_fu_74_p4");
    sc_trace(mVcdFile, icmp_ln895_72_fu_84_p2, "icmp_ln895_72_fu_84_p2");
    sc_trace(mVcdFile, trunc_ln_fu_90_p4, "trunc_ln_fu_90_p4");
    sc_trace(mVcdFile, icmp_ln895_fu_64_p2, "icmp_ln895_fu_64_p2");
    sc_trace(mVcdFile, select_ln192_fu_100_p3, "select_ln192_fu_100_p3");
    sc_trace(mVcdFile, grp_fu_116_p0, "grp_fu_116_p0");
    sc_trace(mVcdFile, res_V_fu_108_p3, "res_V_fu_108_p3");
    sc_trace(mVcdFile, ap_ce_reg, "ap_ce_reg");
    sc_trace(mVcdFile, ap_return_int_reg, "ap_return_int_reg");
    sc_trace(mVcdFile, grp_fu_116_p00, "grp_fu_116_p00");
#endif

    }
}

bn_qurelu_fixed::~bn_qurelu_fixed() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete ultra_net_mac_mulbgk_U193;
}

void bn_qurelu_fixed::thread_ap_clk_no_reset_() {
    ap_ce_reg = ap_ce.read();
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return_int_reg = res_V_fu_108_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_const_logic_1))) {
        ret_V_133_reg_124 = grp_fu_116_p3.read();
    }
}

void bn_qurelu_fixed::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void bn_qurelu_fixed::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void bn_qurelu_fixed::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void bn_qurelu_fixed::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void bn_qurelu_fixed::thread_ap_return() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_ce_reg.read())) {
        ap_return = ap_return_int_reg.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return = res_V_fu_108_p3.read();
    }
}

void bn_qurelu_fixed::thread_grp_fu_116_p0() {
    grp_fu_116_p0 =  (sc_lv<15>) (grp_fu_116_p00.read());
}

void bn_qurelu_fixed::thread_grp_fu_116_p00() {
    grp_fu_116_p00 = esl_zext<40,15>(inc_V.read());
}

void bn_qurelu_fixed::thread_icmp_ln895_72_fu_84_p2() {
    icmp_ln895_72_fu_84_p2 = (!tmp_fu_74_p4.read().is_01() || !ap_const_lv13_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_fu_74_p4.read() != ap_const_lv13_0);
}

void bn_qurelu_fixed::thread_icmp_ln895_fu_64_p2() {
    icmp_ln895_fu_64_p2 = (!ret_V_133_reg_124.read().is_01() || !ap_const_lv40_0.is_01())? sc_lv<1>(): (sc_bigint<40>(ret_V_133_reg_124.read()) > sc_bigint<40>(ap_const_lv40_0));
}

void bn_qurelu_fixed::thread_res_V_fu_108_p3() {
    res_V_fu_108_p3 = (!icmp_ln895_fu_64_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_fu_64_p2.read()[0].to_bool())? select_ln192_fu_100_p3.read(): ap_const_lv4_0);
}

void bn_qurelu_fixed::thread_ret_V_fu_69_p2() {
    ret_V_fu_69_p2 = (!ap_const_lv40_400000.is_01() || !ret_V_133_reg_124.read().is_01())? sc_lv<40>(): (sc_biguint<40>(ap_const_lv40_400000) + sc_bigint<40>(ret_V_133_reg_124.read()));
}

void bn_qurelu_fixed::thread_select_ln192_fu_100_p3() {
    select_ln192_fu_100_p3 = (!icmp_ln895_72_fu_84_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln895_72_fu_84_p2.read()[0].to_bool())? ap_const_lv4_F: trunc_ln_fu_90_p4.read());
}

void bn_qurelu_fixed::thread_tmp_fu_74_p4() {
    tmp_fu_74_p4 = ret_V_fu_69_p2.read().range(39, 27);
}

void bn_qurelu_fixed::thread_trunc_ln_fu_90_p4() {
    trunc_ln_fu_90_p4 = ret_V_fu_69_p2.read().range(26, 23);
}

}

