#include <featureTests.h>
#ifdef ROSE_ENABLE_ASM_AARCH64
#include <sage3basic.h>
#include <Rose/BinaryAnalysis/Unparser/Aarch64.h>

#include <Rose/BinaryAnalysis/Architecture/Base.h>
#include <Rose/BinaryAnalysis/Partitioner2/Partitioner.h>
#include <Rose/BinaryAnalysis/RegisterDictionary.h>
#include <Rose/BitOps.h>
#include <boost/regex.hpp>
#include <stringify.h>

namespace Rose {
namespace BinaryAnalysis {
namespace Unparser {

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Supporting functions
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

std::string
unparseAarch64Mnemonic(SgAsmAarch64Instruction *insn) {
    ASSERT_not_null(insn);
    return insn->get_mnemonic();
}

std::string
unparseAarch64Expression(SgAsmExpression *expr, const LabelMap *labels, RegisterDictionary::Ptr registers) {
    if (!registers)
        registers = Architecture::findByName("arm-a64").orThrow()->registerDictionary();
    auto unparser = Aarch64::instance(Aarch64Settings());
    std::ostringstream ss;
    auto arch = Architecture::findByName("arm-a64").orThrow();
    auto p = Partitioner2::Partitioner::instance(arch);
    State state(p, registers, unparser->settings(), *unparser);
    unparser->emitOperand(ss, expr, state);
    return ss.str();
}

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Aarch64
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

// class method
std::string
Aarch64::unparseArmCondition(Aarch64InstructionCondition cond) {
    // These constants come from capstone, so we don't have any easy stringification mechanism for them like we do for ROSE
    // enums.
    switch (cond) {
        case ARM64_CC_INVALID: return "INVALID";
        case ARM64_CC_EQ: return "eq";
        case ARM64_CC_NE: return "ne";
        case ARM64_CC_HS: return "hs";
        case ARM64_CC_LO: return "lo";
        case ARM64_CC_MI: return "mi";
        case ARM64_CC_PL: return "pl";
        case ARM64_CC_VS: return "vs";
        case ARM64_CC_VC: return "vc";
        case ARM64_CC_HI: return "hi";
        case ARM64_CC_LS: return "ls";
        case ARM64_CC_GE: return "ge";
        case ARM64_CC_LT: return "lt";
        case ARM64_CC_GT: return "gt";
        case ARM64_CC_LE: return "le";
        case ARM64_CC_AL: return "al";
        case ARM64_CC_NV: return "nv";
    }
    ASSERT_not_reachable("invalid condition code");
}

void
Aarch64::emitInstructionMnemonic(std::ostream &out, SgAsmInstruction *insn_, State&) const {
    SgAsmAarch64Instruction *insn = isSgAsmAarch64Instruction(insn_);
    out <<insn->get_mnemonic();
}

void
Aarch64::outputRegister(std::ostream &out, SgAsmRegisterReferenceExpression *expr, State &state) const {
    ASSERT_not_null(expr);
    ASSERT_not_null(expr->get_type());
    std::string name = state.registerNames()(expr->get_descriptor());

    if (SgAsmVectorType *vector = isSgAsmVectorType(expr->get_type())) {
        ASSERT_not_null(vector->get_elmtType());

        // The qN and vN are different names for the same registers and appear in ARM assembly listings depending on whether
        // their value is being interpreted as a vector. ROSE will try to choose the same name as what is customary in the ARM
        // assembly listings even though this might be confusing when the same physical register appears in two or more
        // instructions and is interpretted different ways.
        boost::regex re("q[0-9]+");
        if (boost::regex_match(name, re))
            name[0] = 'v';

        name += "." + boost::lexical_cast<std::string>(vector->get_nElmts());
        switch (vector->get_elmtType()->get_nBits()) {
            case 8:
                name += "b";
                break;
            case 16:
                name += "h";
                break;
            case 32:
                name += "s";
                break;
            case 64:
                name += "d";
                break;
            case 128:
                name += "v";
                break;
            default:
                ASSERT_not_reachable("invalid vector element size: " +
                                     boost::lexical_cast<std::string>(vector->get_elmtType()->get_nBits()) + " bits");
        }
    }

    out <<name;

    if (settings().insn.operands.showingWidth)
        out <<"[" <<expr->get_descriptor().nBits() <<"]";
}

int
Aarch64::operatorPrecedence(SgAsmExpression *expr) {
    ASSERT_not_null(expr);
    if (isSgAsmBinaryPostupdate(expr) ||
        isSgAsmBinaryPreupdate(expr)) {
        return 0;                                       // these look like "X then Y", "X before Y"

    } else if (isSgAsmBinaryLsr(expr) ||
               isSgAsmBinaryLsl(expr)) {
        return 1;                                       // shift/rotate

    } else if (isSgAsmBinaryAdd(expr) ||
               isSgAsmBinarySubtract(expr)) {
        return 2;

    } else if (isSgAsmBinaryConcat(expr)) {
        return 3;

    } else if (isSgAsmMemoryReferenceExpression(expr) ||
               isSgAsmDirectRegisterExpression(expr) ||
               isSgAsmIntegerValueExpression(expr) ||
               isSgAsmFloatValueExpression(expr) ||
               isSgAsmUnaryUnsignedExtend(expr) ||
               isSgAsmUnarySignedExtend(expr) ||
               isSgAsmUnaryTruncate(expr) ||
               isSgAsmBinaryAsr(expr) ||
               isSgAsmBinaryRor(expr) ||
               isSgAsmBinaryMsl(expr) ||
               isSgAsmByteOrder(expr) ||
               isSgAsmRegisterNames(expr)) {
        return 4;

    } else {
        ASSERT_not_reachable("invalid operator for AArch32 disassembly");
    }
}

Aarch64::Parens
Aarch64::parensForPrecedence(int rootPrec, SgAsmExpression *subexpr) {
    ASSERT_not_null(subexpr);
    int subPrec = operatorPrecedence(subexpr);
    if (subPrec < rootPrec) {
        return Parens("(", ")");
    } else {
        return Parens();
    }
}

void
Aarch64::outputExpr(std::ostream &out, SgAsmExpression *expr, State &state) const {
    ASSERT_not_null(expr);
    std::vector<std::string> comments;

    if (SgAsmBinaryAdd *op = isSgAsmBinaryAdd(expr)) {
        // Print the "+" and RHS only if RHS is non-zero
        SgAsmIntegerValueExpression *ival = isSgAsmIntegerValueExpression(op->get_rhs());
        if (!ival || !ival->get_bitVector().isAllClear()) {
            int prec = operatorPrecedence(expr);
            Parens parens = parensForPrecedence(prec, op->get_lhs());
            out <<parens.left;
            outputExpr(out, op->get_lhs(), state);
            out <<parens.right;

            out <<" + ";

            parens = parensForPrecedence(prec, op->get_rhs());
            out <<parens.left;
            outputExpr(out, op->get_rhs(), state);
            out <<parens.right;
        } else {
            outputExpr(out, op->get_lhs(), state);
        }

    } else if (SgAsmBinaryPreupdate *op = isSgAsmBinaryPreupdate(expr)) {
        outputExpr(out, op->get_lhs(), state);
        out <<" (after ";
        outputExpr(out, op->get_lhs(), state);
        out <<" = ";
        outputExpr(out, op->get_rhs(), state);
        out <<")";

    } else if (SgAsmBinaryPostupdate *op = isSgAsmBinaryPostupdate(expr)) {
        outputExpr(out, op->get_lhs(), state);
        out <<" (then ";
        outputExpr(out, op->get_lhs(), state);
        out <<" = ";
        outputExpr(out, op->get_rhs(), state);
        out <<")";

    } else if (SgAsmMemoryReferenceExpression *op = isSgAsmMemoryReferenceExpression(expr)) {
        state.frontUnparser().emitTypeName(out, op->get_type(), state);
        out <<" [";
        outputExpr(out, op->get_address(), state);
        out <<"]";

    } else if (SgAsmDirectRegisterExpression *op = isSgAsmDirectRegisterExpression(expr)) {
        outputRegister(out, op, state);

    } else if (SgAsmIntegerValueExpression *op = isSgAsmIntegerValueExpression(expr)) {
        comments = state.frontUnparser().emitSignedInteger(out, op->get_bitVector(), state);

    } else if (SgAsmFloatValueExpression *op = isSgAsmFloatValueExpression(expr)) {
        out <<op->get_nativeValue();

    } else if (SgAsmUnaryUnsignedExtend *op = isSgAsmUnaryUnsignedExtend(expr)) {
        out <<"uext(";
        outputExpr(out, op->get_operand(), state);
        out <<", " <<op->get_nBits() <<")";

    } else if (SgAsmUnarySignedExtend *op = isSgAsmUnarySignedExtend(expr)) {
        out <<"sext(";
        outputExpr(out, op->get_operand(), state);
        out <<", " <<op->get_nBits() <<")";

    } else if (SgAsmUnaryTruncate *op = isSgAsmUnaryTruncate(expr)) {
        out <<"trunc(";
        outputExpr(out, op->get_operand(), state);
        out <<", " <<op->get_nBits() <<")";

    } else if (SgAsmBinaryAsr *op = isSgAsmBinaryAsr(expr)) {
        out <<"asr(";
        outputExpr(out, op->get_lhs(), state);
        out <<", ";
        outputExpr(out, op->get_rhs(), state);
        out <<")";

    } else if (SgAsmBinaryRor *op = isSgAsmBinaryRor(expr)) {
        out <<"ror(";
        outputExpr(out, op->get_lhs(), state);
        out <<", ";
        outputExpr(out, op->get_rhs(), state);
        out <<")";

    } else if (SgAsmBinaryLsr *op = isSgAsmBinaryLsr(expr)) {
        int prec = operatorPrecedence(expr);
        Parens parens = parensForPrecedence(prec, op->get_lhs());
        out <<parens.left;
        outputExpr(out, op->get_lhs(), state);
        out <<parens.right;

        out <<" >> ";

        parens = parensForPrecedence(prec, op->get_rhs());
        out <<parens.left;
        outputExpr(out, op->get_rhs(), state);
        out <<parens.right;

    } else if (SgAsmBinaryLsl *op = isSgAsmBinaryLsl(expr)) {
        int prec = operatorPrecedence(expr);
        Parens parens = parensForPrecedence(prec, op->get_lhs());
        out <<parens.left;
        outputExpr(out, op->get_lhs(), state);
        out <<parens.right;

        out <<" << ";

        parens = parensForPrecedence(prec, op->get_rhs());
        out <<parens.left;
        outputExpr(out, op->get_rhs(), state);
        out <<parens.right;

    } else if (SgAsmBinaryMsl *op = isSgAsmBinaryMsl(expr)) {
        out <<"msl(";
        outputExpr(out, op->get_lhs(), state);
        out <<", ";
        outputExpr(out, op->get_rhs(), state);
        out <<")";

    } else if (SgAsmAarch64AtOperand *op = isSgAsmAarch64AtOperand(expr)) {
        switch (op->operation()) {
            case ARM64_AT_S1E1R:
                out <<"s1e1r";
                break;
            case ARM64_AT_S1E1W:
                out <<"s1e1w";
                break;
            case ARM64_AT_S1E0R:
                out <<"s1e0r";
                break;
            case ARM64_AT_S1E0W:
                out <<"s1e0w";
                break;
            case ARM64_AT_S1E2R:
                out <<"s1e2r";
                break;
            case ARM64_AT_S1E2W:
                out <<"s1e2w";
                break;
            case ARM64_AT_S12E1R:
                out <<"s12e1r";
                break;
            case ARM64_AT_S12E1W:
                out <<"s12e1w";
                break;
            case ARM64_AT_S12E0R:
                out <<"s12e0r";
                break;
            case ARM64_AT_S12E0W:
                out <<"s12e0w";
                break;
            case ARM64_AT_S1E3R:
                out <<"s1e3r";
                break;
            case ARM64_AT_S1E3W:
                out <<"s1e3w";
                break;
            default:
                ASSERT_not_reachable("invalid AT operand");
        }

    } else if (SgAsmAarch64PrefetchOperand *op = isSgAsmAarch64PrefetchOperand(expr)) {
        switch (op->operation()) {
            case ARM64_PRFM_PLDL1KEEP:  out <<"pldl1keep"; break;
            case ARM64_PRFM_PLDL1STRM:  out <<"pldl1strm"; break;
            case ARM64_PRFM_PLDL2KEEP:  out <<"pldl2keep"; break;
            case ARM64_PRFM_PLDL2STRM:  out <<"pldl2strm"; break;
            case ARM64_PRFM_PLDL3KEEP:  out <<"pldl3keep"; break;
            case ARM64_PRFM_PLDL3STRM:  out <<"pldl3strm"; break;
            case ARM64_PRFM_PLIL1KEEP:  out <<"plil1keep"; break;
            case ARM64_PRFM_PLIL1STRM:  out <<"plil1strm"; break;
            case ARM64_PRFM_PLIL2KEEP:  out <<"plil2keep"; break;
            case ARM64_PRFM_PLIL2STRM:  out <<"plil2strm"; break;
            case ARM64_PRFM_PLIL3KEEP:  out <<"plil3keep"; break;
            case ARM64_PRFM_PLIL3STRM:  out <<"plil3strm"; break;
            case ARM64_PRFM_PSTL1KEEP:  out <<"pstl1keep"; break;
            case ARM64_PRFM_PSTL1STRM:  out <<"pstl1strm"; break;
            case ARM64_PRFM_PSTL2KEEP:  out <<"pstl2keep"; break;
            case ARM64_PRFM_PSTL2STRM:  out <<"pstl2strm"; break;
            case ARM64_PRFM_PSTL3KEEP:  out <<"pstl3keep"; break;
            case ARM64_PRFM_PSTL3STRM:  out <<"pstl3strm"; break;
            default:
                ASSERT_not_reachable("invalid prefetch command");
        }

    } else if (SgAsmAarch64SysMoveOperand *op = isSgAsmAarch64SysMoveOperand(expr)) {
        using namespace Rose::BitOps;
        unsigned op0 = bit(op->access(), 14) ? 3 : 2;
        unsigned op1 = bits(op->access(), 11, 13);
        unsigned crn = bits(op->access(), 7, 10);
        unsigned crm = bits(op->access(), 3, 6);
        unsigned op2 = bits(op->access(), 0, 2);
        out <<"s" <<op0 <<"_" <<op1 <<"_c" <<crn <<"_c" <<crm <<"_" <<op2;

    } else if (SgAsmAarch64CImmediateOperand *op = isSgAsmAarch64CImmediateOperand(expr)) {
        out <<"c" <<op->immediate();

    } else if (SgAsmAarch64BarrierOperand *op = isSgAsmAarch64BarrierOperand(expr)) {
        switch (op->operation()) {
            case ARM64_BARRIER_INVALID:
                out <<"barrier invalid";
                break;
            case ARM64_BARRIER_OSHLD:
                out <<"barrier oshld";
                break;
            case ARM64_BARRIER_OSHST:
                out <<"barrier oshst";
                break;
            case ARM64_BARRIER_OSH:
                out <<"barrier osh";
                break;
            case ARM64_BARRIER_NSHLD:
                out <<"barrier nshld";
                break;
            case ARM64_BARRIER_NSHST:
                out <<"barrier nshst";
                break;
            case ARM64_BARRIER_NSH:
                out <<"barrier nsh";
                break;
            case ARM64_BARRIER_ISHLD:
                out <<"barrier ishld";
                break;
            case ARM64_BARRIER_ISHST:
                out <<"barrier ishst";
                break;
            case ARM64_BARRIER_ISH:
                out <<"barrier ish";
                break;
            case ARM64_BARRIER_LD:
                out <<"barrier ld";
                break;
            case ARM64_BARRIER_ST:
                out <<"barrier st";
                break;
            case ARM64_BARRIER_SY:
                out <<"barrier sy";
                break;
            default:
                out <<"barrier " <<(unsigned)op->operation();
                break;
        }

    } else {
        ASSERT_not_implemented(expr->class_name());
    }

    if (!expr->get_comment().empty())
        comments.push_back(expr->get_comment());
    if (!comments.empty())
        out <<"<" + boost::join(comments, ",") <<">";
}

void
Aarch64::emitOperandBody(std::ostream &out, SgAsmExpression *expr, State &state) const {
    ASSERT_not_null(expr);
    outputExpr(out, expr, state);
}

} // namespace
} // namespace
} // namespace

#endif
