-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "02/18/2021 23:20:11"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ShoreLab05 IS
    PORT (
	reset : IN std_logic;
	clock : IN std_logic;
	PC : BUFFER std_logic_vector(9 DOWNTO 0);
	ALU_result_out : BUFFER std_logic_vector(31 DOWNTO 0);
	read_data_1_out : BUFFER std_logic_vector(31 DOWNTO 0);
	read_data_2_out : BUFFER std_logic_vector(31 DOWNTO 0);
	write_data_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Instruction_out : BUFFER std_logic_vector(31 DOWNTO 0);
	memory_write_data_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Branch_out : BUFFER std_logic;
	Branch_Not_Equal_out : BUFFER std_logic;
	Zero_out : BUFFER std_logic;
	Jump_out : BUFFER std_logic;
	Memwrite_out : BUFFER std_logic;
	Regwrite_out : BUFFER std_logic
	);
END ShoreLab05;

-- Design Ports Information
-- PC[0]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[5]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[9]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[1]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[2]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[3]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[6]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[10]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[11]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[12]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[13]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[14]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[15]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[16]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[17]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[18]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[19]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[20]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[21]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[22]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[23]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[24]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[25]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[26]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[27]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[28]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[29]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[30]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_result_out[31]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[1]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[4]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[5]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[6]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[7]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[9]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[10]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[11]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[12]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[13]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[14]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[15]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[16]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[17]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[18]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[19]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[20]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[21]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[22]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[23]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[24]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[25]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[26]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[27]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[28]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[29]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[30]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1_out[31]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[0]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[1]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[2]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[3]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[7]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[8]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[9]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[10]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[12]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[14]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[15]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[17]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[18]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[19]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[20]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[21]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[22]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[23]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[24]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[26]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[27]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[28]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[29]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[30]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2_out[31]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[0]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[3]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[5]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[7]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[8]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[10]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[11]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[12]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[13]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[16]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[17]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[18]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[19]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[20]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[21]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[22]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[23]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[24]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[25]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[26]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[27]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[28]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[29]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[30]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data_out[31]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[0]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[3]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[5]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[6]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[7]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[8]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[9]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[10]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[11]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[12]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[13]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[14]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[15]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[16]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[17]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[18]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[19]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[20]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[21]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[22]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[23]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[24]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[25]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[26]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[27]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[28]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[29]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[30]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[31]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[0]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[1]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[2]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[3]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[5]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[8]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[9]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[10]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[12]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[13]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[14]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[16]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[17]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[19]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[20]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[21]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[22]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[23]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[24]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[25]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[26]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[27]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[28]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[29]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[30]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memory_write_data_out[31]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Branch_out	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Branch_Not_Equal_out	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Zero_out	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Jump_out	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Memwrite_out	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Regwrite_out	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ShoreLab05 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_PC : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ALU_result_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_memory_write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Branch_out : std_logic;
SIGNAL ww_Branch_Not_Equal_out : std_logic;
SIGNAL ww_Zero_out : std_logic;
SIGNAL ww_Jump_out : std_logic;
SIGNAL ww_Memwrite_out : std_logic;
SIGNAL ww_Regwrite_out : std_logic;
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CTL|Equal3~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PC[0]~output_o\ : std_logic;
SIGNAL \PC[1]~output_o\ : std_logic;
SIGNAL \PC[2]~output_o\ : std_logic;
SIGNAL \PC[3]~output_o\ : std_logic;
SIGNAL \PC[4]~output_o\ : std_logic;
SIGNAL \PC[5]~output_o\ : std_logic;
SIGNAL \PC[6]~output_o\ : std_logic;
SIGNAL \PC[7]~output_o\ : std_logic;
SIGNAL \PC[8]~output_o\ : std_logic;
SIGNAL \PC[9]~output_o\ : std_logic;
SIGNAL \ALU_result_out[0]~output_o\ : std_logic;
SIGNAL \ALU_result_out[1]~output_o\ : std_logic;
SIGNAL \ALU_result_out[2]~output_o\ : std_logic;
SIGNAL \ALU_result_out[3]~output_o\ : std_logic;
SIGNAL \ALU_result_out[4]~output_o\ : std_logic;
SIGNAL \ALU_result_out[5]~output_o\ : std_logic;
SIGNAL \ALU_result_out[6]~output_o\ : std_logic;
SIGNAL \ALU_result_out[7]~output_o\ : std_logic;
SIGNAL \ALU_result_out[8]~output_o\ : std_logic;
SIGNAL \ALU_result_out[9]~output_o\ : std_logic;
SIGNAL \ALU_result_out[10]~output_o\ : std_logic;
SIGNAL \ALU_result_out[11]~output_o\ : std_logic;
SIGNAL \ALU_result_out[12]~output_o\ : std_logic;
SIGNAL \ALU_result_out[13]~output_o\ : std_logic;
SIGNAL \ALU_result_out[14]~output_o\ : std_logic;
SIGNAL \ALU_result_out[15]~output_o\ : std_logic;
SIGNAL \ALU_result_out[16]~output_o\ : std_logic;
SIGNAL \ALU_result_out[17]~output_o\ : std_logic;
SIGNAL \ALU_result_out[18]~output_o\ : std_logic;
SIGNAL \ALU_result_out[19]~output_o\ : std_logic;
SIGNAL \ALU_result_out[20]~output_o\ : std_logic;
SIGNAL \ALU_result_out[21]~output_o\ : std_logic;
SIGNAL \ALU_result_out[22]~output_o\ : std_logic;
SIGNAL \ALU_result_out[23]~output_o\ : std_logic;
SIGNAL \ALU_result_out[24]~output_o\ : std_logic;
SIGNAL \ALU_result_out[25]~output_o\ : std_logic;
SIGNAL \ALU_result_out[26]~output_o\ : std_logic;
SIGNAL \ALU_result_out[27]~output_o\ : std_logic;
SIGNAL \ALU_result_out[28]~output_o\ : std_logic;
SIGNAL \ALU_result_out[29]~output_o\ : std_logic;
SIGNAL \ALU_result_out[30]~output_o\ : std_logic;
SIGNAL \ALU_result_out[31]~output_o\ : std_logic;
SIGNAL \read_data_1_out[0]~output_o\ : std_logic;
SIGNAL \read_data_1_out[1]~output_o\ : std_logic;
SIGNAL \read_data_1_out[2]~output_o\ : std_logic;
SIGNAL \read_data_1_out[3]~output_o\ : std_logic;
SIGNAL \read_data_1_out[4]~output_o\ : std_logic;
SIGNAL \read_data_1_out[5]~output_o\ : std_logic;
SIGNAL \read_data_1_out[6]~output_o\ : std_logic;
SIGNAL \read_data_1_out[7]~output_o\ : std_logic;
SIGNAL \read_data_1_out[8]~output_o\ : std_logic;
SIGNAL \read_data_1_out[9]~output_o\ : std_logic;
SIGNAL \read_data_1_out[10]~output_o\ : std_logic;
SIGNAL \read_data_1_out[11]~output_o\ : std_logic;
SIGNAL \read_data_1_out[12]~output_o\ : std_logic;
SIGNAL \read_data_1_out[13]~output_o\ : std_logic;
SIGNAL \read_data_1_out[14]~output_o\ : std_logic;
SIGNAL \read_data_1_out[15]~output_o\ : std_logic;
SIGNAL \read_data_1_out[16]~output_o\ : std_logic;
SIGNAL \read_data_1_out[17]~output_o\ : std_logic;
SIGNAL \read_data_1_out[18]~output_o\ : std_logic;
SIGNAL \read_data_1_out[19]~output_o\ : std_logic;
SIGNAL \read_data_1_out[20]~output_o\ : std_logic;
SIGNAL \read_data_1_out[21]~output_o\ : std_logic;
SIGNAL \read_data_1_out[22]~output_o\ : std_logic;
SIGNAL \read_data_1_out[23]~output_o\ : std_logic;
SIGNAL \read_data_1_out[24]~output_o\ : std_logic;
SIGNAL \read_data_1_out[25]~output_o\ : std_logic;
SIGNAL \read_data_1_out[26]~output_o\ : std_logic;
SIGNAL \read_data_1_out[27]~output_o\ : std_logic;
SIGNAL \read_data_1_out[28]~output_o\ : std_logic;
SIGNAL \read_data_1_out[29]~output_o\ : std_logic;
SIGNAL \read_data_1_out[30]~output_o\ : std_logic;
SIGNAL \read_data_1_out[31]~output_o\ : std_logic;
SIGNAL \read_data_2_out[0]~output_o\ : std_logic;
SIGNAL \read_data_2_out[1]~output_o\ : std_logic;
SIGNAL \read_data_2_out[2]~output_o\ : std_logic;
SIGNAL \read_data_2_out[3]~output_o\ : std_logic;
SIGNAL \read_data_2_out[4]~output_o\ : std_logic;
SIGNAL \read_data_2_out[5]~output_o\ : std_logic;
SIGNAL \read_data_2_out[6]~output_o\ : std_logic;
SIGNAL \read_data_2_out[7]~output_o\ : std_logic;
SIGNAL \read_data_2_out[8]~output_o\ : std_logic;
SIGNAL \read_data_2_out[9]~output_o\ : std_logic;
SIGNAL \read_data_2_out[10]~output_o\ : std_logic;
SIGNAL \read_data_2_out[11]~output_o\ : std_logic;
SIGNAL \read_data_2_out[12]~output_o\ : std_logic;
SIGNAL \read_data_2_out[13]~output_o\ : std_logic;
SIGNAL \read_data_2_out[14]~output_o\ : std_logic;
SIGNAL \read_data_2_out[15]~output_o\ : std_logic;
SIGNAL \read_data_2_out[16]~output_o\ : std_logic;
SIGNAL \read_data_2_out[17]~output_o\ : std_logic;
SIGNAL \read_data_2_out[18]~output_o\ : std_logic;
SIGNAL \read_data_2_out[19]~output_o\ : std_logic;
SIGNAL \read_data_2_out[20]~output_o\ : std_logic;
SIGNAL \read_data_2_out[21]~output_o\ : std_logic;
SIGNAL \read_data_2_out[22]~output_o\ : std_logic;
SIGNAL \read_data_2_out[23]~output_o\ : std_logic;
SIGNAL \read_data_2_out[24]~output_o\ : std_logic;
SIGNAL \read_data_2_out[25]~output_o\ : std_logic;
SIGNAL \read_data_2_out[26]~output_o\ : std_logic;
SIGNAL \read_data_2_out[27]~output_o\ : std_logic;
SIGNAL \read_data_2_out[28]~output_o\ : std_logic;
SIGNAL \read_data_2_out[29]~output_o\ : std_logic;
SIGNAL \read_data_2_out[30]~output_o\ : std_logic;
SIGNAL \read_data_2_out[31]~output_o\ : std_logic;
SIGNAL \write_data_out[0]~output_o\ : std_logic;
SIGNAL \write_data_out[1]~output_o\ : std_logic;
SIGNAL \write_data_out[2]~output_o\ : std_logic;
SIGNAL \write_data_out[3]~output_o\ : std_logic;
SIGNAL \write_data_out[4]~output_o\ : std_logic;
SIGNAL \write_data_out[5]~output_o\ : std_logic;
SIGNAL \write_data_out[6]~output_o\ : std_logic;
SIGNAL \write_data_out[7]~output_o\ : std_logic;
SIGNAL \write_data_out[8]~output_o\ : std_logic;
SIGNAL \write_data_out[9]~output_o\ : std_logic;
SIGNAL \write_data_out[10]~output_o\ : std_logic;
SIGNAL \write_data_out[11]~output_o\ : std_logic;
SIGNAL \write_data_out[12]~output_o\ : std_logic;
SIGNAL \write_data_out[13]~output_o\ : std_logic;
SIGNAL \write_data_out[14]~output_o\ : std_logic;
SIGNAL \write_data_out[15]~output_o\ : std_logic;
SIGNAL \write_data_out[16]~output_o\ : std_logic;
SIGNAL \write_data_out[17]~output_o\ : std_logic;
SIGNAL \write_data_out[18]~output_o\ : std_logic;
SIGNAL \write_data_out[19]~output_o\ : std_logic;
SIGNAL \write_data_out[20]~output_o\ : std_logic;
SIGNAL \write_data_out[21]~output_o\ : std_logic;
SIGNAL \write_data_out[22]~output_o\ : std_logic;
SIGNAL \write_data_out[23]~output_o\ : std_logic;
SIGNAL \write_data_out[24]~output_o\ : std_logic;
SIGNAL \write_data_out[25]~output_o\ : std_logic;
SIGNAL \write_data_out[26]~output_o\ : std_logic;
SIGNAL \write_data_out[27]~output_o\ : std_logic;
SIGNAL \write_data_out[28]~output_o\ : std_logic;
SIGNAL \write_data_out[29]~output_o\ : std_logic;
SIGNAL \write_data_out[30]~output_o\ : std_logic;
SIGNAL \write_data_out[31]~output_o\ : std_logic;
SIGNAL \Instruction_out[0]~output_o\ : std_logic;
SIGNAL \Instruction_out[1]~output_o\ : std_logic;
SIGNAL \Instruction_out[2]~output_o\ : std_logic;
SIGNAL \Instruction_out[3]~output_o\ : std_logic;
SIGNAL \Instruction_out[4]~output_o\ : std_logic;
SIGNAL \Instruction_out[5]~output_o\ : std_logic;
SIGNAL \Instruction_out[6]~output_o\ : std_logic;
SIGNAL \Instruction_out[7]~output_o\ : std_logic;
SIGNAL \Instruction_out[8]~output_o\ : std_logic;
SIGNAL \Instruction_out[9]~output_o\ : std_logic;
SIGNAL \Instruction_out[10]~output_o\ : std_logic;
SIGNAL \Instruction_out[11]~output_o\ : std_logic;
SIGNAL \Instruction_out[12]~output_o\ : std_logic;
SIGNAL \Instruction_out[13]~output_o\ : std_logic;
SIGNAL \Instruction_out[14]~output_o\ : std_logic;
SIGNAL \Instruction_out[15]~output_o\ : std_logic;
SIGNAL \Instruction_out[16]~output_o\ : std_logic;
SIGNAL \Instruction_out[17]~output_o\ : std_logic;
SIGNAL \Instruction_out[18]~output_o\ : std_logic;
SIGNAL \Instruction_out[19]~output_o\ : std_logic;
SIGNAL \Instruction_out[20]~output_o\ : std_logic;
SIGNAL \Instruction_out[21]~output_o\ : std_logic;
SIGNAL \Instruction_out[22]~output_o\ : std_logic;
SIGNAL \Instruction_out[23]~output_o\ : std_logic;
SIGNAL \Instruction_out[24]~output_o\ : std_logic;
SIGNAL \Instruction_out[25]~output_o\ : std_logic;
SIGNAL \Instruction_out[26]~output_o\ : std_logic;
SIGNAL \Instruction_out[27]~output_o\ : std_logic;
SIGNAL \Instruction_out[28]~output_o\ : std_logic;
SIGNAL \Instruction_out[29]~output_o\ : std_logic;
SIGNAL \Instruction_out[30]~output_o\ : std_logic;
SIGNAL \Instruction_out[31]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[0]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[1]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[2]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[3]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[4]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[5]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[6]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[7]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[8]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[9]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[10]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[11]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[12]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[13]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[14]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[15]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[16]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[17]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[18]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[19]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[20]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[21]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[22]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[23]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[24]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[25]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[26]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[27]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[28]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[29]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[30]~output_o\ : std_logic;
SIGNAL \memory_write_data_out[31]~output_o\ : std_logic;
SIGNAL \Branch_out~output_o\ : std_logic;
SIGNAL \Branch_Not_Equal_out~output_o\ : std_logic;
SIGNAL \Zero_out~output_o\ : std_logic;
SIGNAL \Jump_out~output_o\ : std_logic;
SIGNAL \Memwrite_out~output_o\ : std_logic;
SIGNAL \Regwrite_out~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[2]~1\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[3]~2_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[3]~3\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[4]~5\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[5]~6_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[5]~7\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[6]~9\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[7]~11\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[8]~13\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[9]~14_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[8]~12_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[7]~10_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[6]~8_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[4]~4_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[2]~0_combout\ : std_logic;
SIGNAL \EXE|Add_Result[0]~1\ : std_logic;
SIGNAL \EXE|Add_Result[1]~3\ : std_logic;
SIGNAL \EXE|Add_Result[2]~5\ : std_logic;
SIGNAL \EXE|Add_Result[3]~7\ : std_logic;
SIGNAL \EXE|Add_Result[4]~9\ : std_logic;
SIGNAL \EXE|Add_Result[5]~11\ : std_logic;
SIGNAL \EXE|Add_Result[6]~13\ : std_logic;
SIGNAL \EXE|Add_Result[7]~14_combout\ : std_logic;
SIGNAL \EXE|Add0~16_combout\ : std_logic;
SIGNAL \EXE|Add0~17_combout\ : std_logic;
SIGNAL \EXE|Add_Result[6]~12_combout\ : std_logic;
SIGNAL \EXE|Add0~14_combout\ : std_logic;
SIGNAL \EXE|Add0~15_combout\ : std_logic;
SIGNAL \EXE|Add0~12_combout\ : std_logic;
SIGNAL \EXE|Add_Result[5]~10_combout\ : std_logic;
SIGNAL \EXE|Add0~13_combout\ : std_logic;
SIGNAL \EXE|Mux4~0_combout\ : std_logic;
SIGNAL \CTL|Equal0~0_combout\ : std_logic;
SIGNAL \CTL|Equal0~1_combout\ : std_logic;
SIGNAL \CTL|Equal5~0_combout\ : std_logic;
SIGNAL \EXE|Mux4~1_combout\ : std_logic;
SIGNAL \ID|Mux8~1_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \EXE|ALU_ctl[0]~2_combout\ : std_logic;
SIGNAL \EXE|Equal1~0_combout\ : std_logic;
SIGNAL \EXE|Add1~0_combout\ : std_logic;
SIGNAL \CTL|Equal2~0_combout\ : std_logic;
SIGNAL \CTL|Equal2~1_combout\ : std_logic;
SIGNAL \ID|Decoder0~20_combout\ : std_logic;
SIGNAL \ID|write_register_address[2]~2_combout\ : std_logic;
SIGNAL \ID|write_register_address[3]~1_combout\ : std_logic;
SIGNAL \ID|Decoder0~27_combout\ : std_logic;
SIGNAL \ID|write_register_address[0]~3_combout\ : std_logic;
SIGNAL \ID|write_register_address[1]~0_combout\ : std_logic;
SIGNAL \ID|register_array[13][21]~28_combout\ : std_logic;
SIGNAL \ID|register_array[13][8]~q\ : std_logic;
SIGNAL \ID|register_array[12][24]~30_combout\ : std_logic;
SIGNAL \ID|register_array[12][8]~q\ : std_logic;
SIGNAL \ID|Mux55~17_combout\ : std_logic;
SIGNAL \ID|Decoder0~32_combout\ : std_logic;
SIGNAL \ID|register_array[14][15]~29_combout\ : std_logic;
SIGNAL \ID|register_array[14][8]~q\ : std_logic;
SIGNAL \ID|Decoder0~33_combout\ : std_logic;
SIGNAL \ID|register_array[15][17]~31_combout\ : std_logic;
SIGNAL \ID|register_array[15][8]~q\ : std_logic;
SIGNAL \ID|Mux55~18_combout\ : std_logic;
SIGNAL \ID|Mux62~1_combout\ : std_logic;
SIGNAL \ID|Decoder0~23_combout\ : std_logic;
SIGNAL \ID|Decoder0~29_combout\ : std_logic;
SIGNAL \ID|register_array[23][8]~18_combout\ : std_logic;
SIGNAL \ID|register_array[23][8]~q\ : std_logic;
SIGNAL \ID|register_array[19][5]~19_combout\ : std_logic;
SIGNAL \ID|register_array[19][8]~q\ : std_logic;
SIGNAL \ID|Mux55~7_combout\ : std_logic;
SIGNAL \ID|Decoder0~31_combout\ : std_logic;
SIGNAL \ID|register_array[27][21]~17_combout\ : std_logic;
SIGNAL \ID|register_array[27][8]~q\ : std_logic;
SIGNAL \ID|register_array[31][7]~20_combout\ : std_logic;
SIGNAL \ID|register_array[31][8]~q\ : std_logic;
SIGNAL \ID|Mux55~8_combout\ : std_logic;
SIGNAL \ID|Decoder0~28_combout\ : std_logic;
SIGNAL \ID|register_array[20][22]~13_combout\ : std_logic;
SIGNAL \ID|register_array[20][8]~q\ : std_logic;
SIGNAL \ID|Decoder0~30_combout\ : std_logic;
SIGNAL \ID|register_array[16][2]~15_combout\ : std_logic;
SIGNAL \ID|register_array[16][8]~q\ : std_logic;
SIGNAL \ID|register_array[24][12]~14_combout\ : std_logic;
SIGNAL \ID|register_array[24][8]~q\ : std_logic;
SIGNAL \ID|Mux55~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][23]~16_combout\ : std_logic;
SIGNAL \ID|register_array[28][8]~q\ : std_logic;
SIGNAL \ID|Mux55~5_combout\ : std_logic;
SIGNAL \ID|register_array[21][19]~5_combout\ : std_logic;
SIGNAL \ID|register_array[21][8]~q\ : std_logic;
SIGNAL \ID|register_array[29][2]~8_combout\ : std_logic;
SIGNAL \ID|register_array[29][8]~q\ : std_logic;
SIGNAL \ID|register_array[17][17]~7_combout\ : std_logic;
SIGNAL \ID|register_array[17][8]~q\ : std_logic;
SIGNAL \ID|register_array[25][7]~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][8]~q\ : std_logic;
SIGNAL \ID|Mux55~2_combout\ : std_logic;
SIGNAL \ID|Mux55~3_combout\ : std_logic;
SIGNAL \ID|Mux55~6_combout\ : std_logic;
SIGNAL \ID|register_array[26][27]~9_combout\ : std_logic;
SIGNAL \ID|register_array[26][8]~q\ : std_logic;
SIGNAL \ID|register_array[30][21]~12_combout\ : std_logic;
SIGNAL \ID|register_array[30][8]~q\ : std_logic;
SIGNAL \ID|register_array[18][22]~11_combout\ : std_logic;
SIGNAL \ID|register_array[18][8]~q\ : std_logic;
SIGNAL \ID|register_array[22][27]~10_combout\ : std_logic;
SIGNAL \ID|register_array[22][8]~q\ : std_logic;
SIGNAL \ID|Mux55~0_combout\ : std_logic;
SIGNAL \ID|Mux55~1_combout\ : std_logic;
SIGNAL \ID|Mux55~9_combout\ : std_logic;
SIGNAL \ID|Mux62~0_combout\ : std_logic;
SIGNAL \ID|Decoder0~21_combout\ : std_logic;
SIGNAL \ID|register_array[10][14]~1_combout\ : std_logic;
SIGNAL \ID|register_array[10][8]~q\ : std_logic;
SIGNAL \ID|register_array[8][21]~3_combout\ : std_logic;
SIGNAL \ID|register_array[8][8]~q\ : std_logic;
SIGNAL \ID|Mux55~10_combout\ : std_logic;
SIGNAL \ID|Decoder0~22_combout\ : std_logic;
SIGNAL \ID|register_array[11][6]~4_combout\ : std_logic;
SIGNAL \ID|register_array[11][8]~q\ : std_logic;
SIGNAL \ID|register_array[9][15]~2_combout\ : std_logic;
SIGNAL \ID|register_array[9][8]~q\ : std_logic;
SIGNAL \ID|Mux55~11_combout\ : std_logic;
SIGNAL \ID|Mux62~2_combout\ : std_logic;
SIGNAL \ID|Mux62~3_combout\ : std_logic;
SIGNAL \ID|Mux62~4_combout\ : std_logic;
SIGNAL \ID|Decoder0~25_combout\ : std_logic;
SIGNAL \ID|register_array[1][14]~23_combout\ : std_logic;
SIGNAL \ID|register_array[1][8]~q\ : std_logic;
SIGNAL \ID|Decoder0~26_combout\ : std_logic;
SIGNAL \ID|register_array[4][31]~26_combout\ : std_logic;
SIGNAL \ID|register_array[4][8]~q\ : std_logic;
SIGNAL \ID|Mux55~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][13]~27_combout\ : std_logic;
SIGNAL \ID|register_array[7][8]~q\ : std_logic;
SIGNAL \ID|register_array[6][12]~25_combout\ : std_logic;
SIGNAL \ID|register_array[6][8]~q\ : std_logic;
SIGNAL \ID|Mux55~13_combout\ : std_logic;
SIGNAL \ID|Mux55~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][4]~22_combout\ : std_logic;
SIGNAL \ID|register_array[3][8]~q\ : std_logic;
SIGNAL \ID|Decoder0~24_combout\ : std_logic;
SIGNAL \ID|register_array[2][27]~21_combout\ : std_logic;
SIGNAL \ID|register_array[2][8]~q\ : std_logic;
SIGNAL \ID|Mux55~15_combout\ : std_logic;
SIGNAL \ID|Mux55~16_combout\ : std_logic;
SIGNAL \ID|Mux55~19_combout\ : std_logic;
SIGNAL \EXE|Binput[8]~73_combout\ : std_logic;
SIGNAL \EXE|Add1~109_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[8]~10_combout\ : std_logic;
SIGNAL \CTL|Equal3~0_combout\ : std_logic;
SIGNAL \ID|Mux8~0_combout\ : std_logic;
SIGNAL \CTL|ALUSrc~combout\ : std_logic;
SIGNAL \ID|register_array~64_combout\ : std_logic;
SIGNAL \ID|register_array[10][1]~q\ : std_logic;
SIGNAL \ID|register_array[11][1]~q\ : std_logic;
SIGNAL \ID|register_array[8][1]~q\ : std_logic;
SIGNAL \ID|register_array[9][1]~q\ : std_logic;
SIGNAL \ID|Mux62~5_combout\ : std_logic;
SIGNAL \ID|Mux62~6_combout\ : std_logic;
SIGNAL \ID|register_array[2][1]~q\ : std_logic;
SIGNAL \ID|register_array[3][1]~q\ : std_logic;
SIGNAL \ID|register_array[6][1]~q\ : std_logic;
SIGNAL \ID|register_array[4][1]~q\ : std_logic;
SIGNAL \ID|Mux62~17_combout\ : std_logic;
SIGNAL \ID|register_array[5][2]~24_combout\ : std_logic;
SIGNAL \ID|register_array[5][1]~q\ : std_logic;
SIGNAL \ID|register_array[7][1]~q\ : std_logic;
SIGNAL \ID|Mux62~18_combout\ : std_logic;
SIGNAL \ID|register_array[1][1]~q\ : std_logic;
SIGNAL \ID|Mux62~19_combout\ : std_logic;
SIGNAL \ID|Mux62~20_combout\ : std_logic;
SIGNAL \ID|register_array[19][1]~q\ : std_logic;
SIGNAL \ID|register_array[23][1]~q\ : std_logic;
SIGNAL \ID|Mux62~14_combout\ : std_logic;
SIGNAL \ID|register_array[27][1]~q\ : std_logic;
SIGNAL \ID|register_array[31][1]~q\ : std_logic;
SIGNAL \ID|Mux62~15_combout\ : std_logic;
SIGNAL \ID|register_array[17][1]~q\ : std_logic;
SIGNAL \ID|register_array[25][1]~q\ : std_logic;
SIGNAL \ID|Mux62~7_combout\ : std_logic;
SIGNAL \ID|register_array[29][1]~q\ : std_logic;
SIGNAL \ID|register_array[21][1]~q\ : std_logic;
SIGNAL \ID|Mux62~8_combout\ : std_logic;
SIGNAL \ID|register_array[26][1]~q\ : std_logic;
SIGNAL \ID|register_array[30][1]~q\ : std_logic;
SIGNAL \ID|register_array[18][1]~q\ : std_logic;
SIGNAL \ID|register_array[22][1]~q\ : std_logic;
SIGNAL \ID|Mux62~9_combout\ : std_logic;
SIGNAL \ID|Mux62~10_combout\ : std_logic;
SIGNAL \ID|register_array[20][1]~q\ : std_logic;
SIGNAL \ID|register_array[28][1]~q\ : std_logic;
SIGNAL \ID|register_array[16][1]~q\ : std_logic;
SIGNAL \ID|register_array[24][1]~q\ : std_logic;
SIGNAL \ID|Mux62~11_combout\ : std_logic;
SIGNAL \ID|Mux62~12_combout\ : std_logic;
SIGNAL \ID|Mux62~13_combout\ : std_logic;
SIGNAL \ID|Mux62~16_combout\ : std_logic;
SIGNAL \ID|Mux62~21_combout\ : std_logic;
SIGNAL \ID|register_array[15][1]~q\ : std_logic;
SIGNAL \ID|register_array[13][1]~q\ : std_logic;
SIGNAL \ID|register_array[14][1]~q\ : std_logic;
SIGNAL \ID|Mux62~22_combout\ : std_logic;
SIGNAL \ID|Mux62~23_combout\ : std_logic;
SIGNAL \ID|Mux62~24_combout\ : std_logic;
SIGNAL \ID|register_array~63_combout\ : std_logic;
SIGNAL \ID|register_array[12][2]~q\ : std_logic;
SIGNAL \ID|register_array[13][2]~q\ : std_logic;
SIGNAL \ID|Mux61~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][2]~q\ : std_logic;
SIGNAL \ID|register_array[14][2]~q\ : std_logic;
SIGNAL \ID|Mux61~18_combout\ : std_logic;
SIGNAL \ID|register_array[19][2]~q\ : std_logic;
SIGNAL \ID|register_array[23][2]~q\ : std_logic;
SIGNAL \ID|Mux61~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][2]~q\ : std_logic;
SIGNAL \ID|register_array[31][2]~q\ : std_logic;
SIGNAL \ID|Mux61~8_combout\ : std_logic;
SIGNAL \ID|register_array[18][2]~q\ : std_logic;
SIGNAL \ID|register_array[22][2]~q\ : std_logic;
SIGNAL \ID|Mux61~0_combout\ : std_logic;
SIGNAL \ID|register_array[30][2]~q\ : std_logic;
SIGNAL \ID|register_array[26][2]~q\ : std_logic;
SIGNAL \ID|Mux61~1_combout\ : std_logic;
SIGNAL \ID|register_array[24][2]~q\ : std_logic;
SIGNAL \ID|register_array[16][2]~q\ : std_logic;
SIGNAL \ID|Mux61~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][2]~q\ : std_logic;
SIGNAL \ID|register_array[28][2]~q\ : std_logic;
SIGNAL \ID|Mux61~5_combout\ : std_logic;
SIGNAL \ID|register_array[17][2]~q\ : std_logic;
SIGNAL \ID|register_array[25][2]~q\ : std_logic;
SIGNAL \ID|Mux61~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][2]~q\ : std_logic;
SIGNAL \ID|register_array[21][2]~q\ : std_logic;
SIGNAL \ID|Mux61~3_combout\ : std_logic;
SIGNAL \ID|Mux61~6_combout\ : std_logic;
SIGNAL \ID|Mux61~9_combout\ : std_logic;
SIGNAL \ID|register_array[9][2]~q\ : std_logic;
SIGNAL \ID|register_array[11][2]~q\ : std_logic;
SIGNAL \ID|register_array[10][2]~q\ : std_logic;
SIGNAL \ID|register_array[8][2]~q\ : std_logic;
SIGNAL \ID|Mux61~10_combout\ : std_logic;
SIGNAL \ID|Mux61~11_combout\ : std_logic;
SIGNAL \ID|register_array[6][2]~q\ : std_logic;
SIGNAL \ID|register_array[7][2]~q\ : std_logic;
SIGNAL \ID|register_array[5][2]~q\ : std_logic;
SIGNAL \ID|register_array[4][2]~q\ : std_logic;
SIGNAL \ID|Mux61~12_combout\ : std_logic;
SIGNAL \ID|Mux61~13_combout\ : std_logic;
SIGNAL \ID|Mux61~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][2]~q\ : std_logic;
SIGNAL \ID|register_array[3][2]~q\ : std_logic;
SIGNAL \ID|Mux61~15_combout\ : std_logic;
SIGNAL \ID|Mux61~16_combout\ : std_logic;
SIGNAL \ID|Mux61~19_combout\ : std_logic;
SIGNAL \ID|register_array[15][3]~q\ : std_logic;
SIGNAL \ID|register_array[13][3]~q\ : std_logic;
SIGNAL \ID|register_array[14][3]~q\ : std_logic;
SIGNAL \ID|Mux60~17_combout\ : std_logic;
SIGNAL \ID|Mux60~18_combout\ : std_logic;
SIGNAL \ID|register_array~61_combout\ : std_logic;
SIGNAL \ID|register_array[7][3]~q\ : std_logic;
SIGNAL \ID|register_array[5][3]~q\ : std_logic;
SIGNAL \ID|register_array[6][3]~q\ : std_logic;
SIGNAL \ID|register_array[4][3]~q\ : std_logic;
SIGNAL \ID|Mux60~12_combout\ : std_logic;
SIGNAL \ID|Mux60~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][3]~q\ : std_logic;
SIGNAL \ID|Mux60~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][3]~q\ : std_logic;
SIGNAL \ID|register_array[2][3]~q\ : std_logic;
SIGNAL \ID|Mux60~15_combout\ : std_logic;
SIGNAL \ID|register_array[26][3]~q\ : std_logic;
SIGNAL \ID|register_array[30][3]~q\ : std_logic;
SIGNAL \ID|register_array[18][3]~q\ : std_logic;
SIGNAL \ID|register_array[22][3]~q\ : std_logic;
SIGNAL \ID|Mux60~4_combout\ : std_logic;
SIGNAL \ID|Mux60~5_combout\ : std_logic;
SIGNAL \ID|register_array[20][3]~q\ : std_logic;
SIGNAL \ID|register_array[16][3]~q\ : std_logic;
SIGNAL \ID|register_array[24][3]~q\ : std_logic;
SIGNAL \ID|Mux60~6_combout\ : std_logic;
SIGNAL \ID|register_array[28][3]~q\ : std_logic;
SIGNAL \ID|Mux60~7_combout\ : std_logic;
SIGNAL \ID|Mux60~8_combout\ : std_logic;
SIGNAL \ID|register_array[21][3]~q\ : std_logic;
SIGNAL \ID|register_array[29][3]~q\ : std_logic;
SIGNAL \ID|register_array[17][3]~q\ : std_logic;
SIGNAL \ID|register_array[25][3]~q\ : std_logic;
SIGNAL \ID|Mux60~2_combout\ : std_logic;
SIGNAL \ID|Mux60~3_combout\ : std_logic;
SIGNAL \ID|register_array[23][3]~q\ : std_logic;
SIGNAL \ID|register_array[19][3]~q\ : std_logic;
SIGNAL \ID|Mux60~9_combout\ : std_logic;
SIGNAL \ID|register_array[31][3]~q\ : std_logic;
SIGNAL \ID|register_array[27][3]~q\ : std_logic;
SIGNAL \ID|Mux60~10_combout\ : std_logic;
SIGNAL \ID|Mux60~11_combout\ : std_logic;
SIGNAL \ID|Mux60~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][3]~q\ : std_logic;
SIGNAL \ID|register_array[8][3]~q\ : std_logic;
SIGNAL \ID|Mux60~0_combout\ : std_logic;
SIGNAL \ID|register_array[11][3]~q\ : std_logic;
SIGNAL \ID|register_array[10][3]~q\ : std_logic;
SIGNAL \ID|Mux60~1_combout\ : std_logic;
SIGNAL \ID|Mux60~19_combout\ : std_logic;
SIGNAL \ID|register_array~59_combout\ : std_logic;
SIGNAL \ID|register_array[15][4]~q\ : std_logic;
SIGNAL \ID|register_array[14][4]~q\ : std_logic;
SIGNAL \ID|register_array[12][4]~q\ : std_logic;
SIGNAL \ID|register_array[13][4]~q\ : std_logic;
SIGNAL \ID|Mux59~17_combout\ : std_logic;
SIGNAL \ID|Mux59~18_combout\ : std_logic;
SIGNAL \ID|register_array[5][4]~q\ : std_logic;
SIGNAL \ID|register_array[4][4]~q\ : std_logic;
SIGNAL \ID|Mux59~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][4]~q\ : std_logic;
SIGNAL \ID|register_array[6][4]~q\ : std_logic;
SIGNAL \ID|Mux59~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][4]~q\ : std_logic;
SIGNAL \ID|Mux59~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][4]~q\ : std_logic;
SIGNAL \ID|register_array[2][4]~q\ : std_logic;
SIGNAL \ID|Mux59~15_combout\ : std_logic;
SIGNAL \ID|register_array[8][4]~q\ : std_logic;
SIGNAL \ID|register_array[10][4]~q\ : std_logic;
SIGNAL \ID|Mux59~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][4]~q\ : std_logic;
SIGNAL \ID|register_array[11][4]~q\ : std_logic;
SIGNAL \ID|Mux59~11_combout\ : std_logic;
SIGNAL \ID|Mux59~16_combout\ : std_logic;
SIGNAL \ID|register_array[20][4]~q\ : std_logic;
SIGNAL \ID|register_array[28][4]~q\ : std_logic;
SIGNAL \ID|register_array[16][4]~q\ : std_logic;
SIGNAL \ID|register_array[24][4]~q\ : std_logic;
SIGNAL \ID|Mux59~4_combout\ : std_logic;
SIGNAL \ID|Mux59~5_combout\ : std_logic;
SIGNAL \ID|register_array[17][4]~q\ : std_logic;
SIGNAL \ID|register_array[25][4]~q\ : std_logic;
SIGNAL \ID|Mux59~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][4]~q\ : std_logic;
SIGNAL \ID|register_array[21][4]~q\ : std_logic;
SIGNAL \ID|Mux59~3_combout\ : std_logic;
SIGNAL \ID|Mux59~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][4]~q\ : std_logic;
SIGNAL \ID|register_array[19][4]~q\ : std_logic;
SIGNAL \ID|Mux59~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][4]~q\ : std_logic;
SIGNAL \ID|register_array[31][4]~q\ : std_logic;
SIGNAL \ID|Mux59~8_combout\ : std_logic;
SIGNAL \ID|register_array[26][4]~q\ : std_logic;
SIGNAL \ID|register_array[30][4]~q\ : std_logic;
SIGNAL \ID|register_array[22][4]~q\ : std_logic;
SIGNAL \ID|Mux59~0_combout\ : std_logic;
SIGNAL \ID|Mux59~1_combout\ : std_logic;
SIGNAL \ID|Mux59~9_combout\ : std_logic;
SIGNAL \ID|Mux59~19_combout\ : std_logic;
SIGNAL \ID|Mux8~2_combout\ : std_logic;
SIGNAL \ID|register_array[7][9]~q\ : std_logic;
SIGNAL \ID|register_array[5][9]~q\ : std_logic;
SIGNAL \ID|register_array[6][9]~q\ : std_logic;
SIGNAL \ID|register_array[4][9]~q\ : std_logic;
SIGNAL \ID|Mux22~12_combout\ : std_logic;
SIGNAL \ID|Mux22~13_combout\ : std_logic;
SIGNAL \ID|Mux8~4_combout\ : std_logic;
SIGNAL \ID|Mux8~3_combout\ : std_logic;
SIGNAL \ID|register_array[1][9]~q\ : std_logic;
SIGNAL \ID|Mux22~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][9]~q\ : std_logic;
SIGNAL \ID|register_array[3][9]~q\ : std_logic;
SIGNAL \ID|Mux22~15_combout\ : std_logic;
SIGNAL \ID|register_array[25][9]~q\ : std_logic;
SIGNAL \ID|register_array[17][9]~q\ : std_logic;
SIGNAL \ID|Mux22~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][9]~q\ : std_logic;
SIGNAL \ID|register_array[29][9]~q\ : std_logic;
SIGNAL \ID|Mux22~3_combout\ : std_logic;
SIGNAL \ID|register_array[31][9]~q\ : std_logic;
SIGNAL \ID|register_array[27][9]~q\ : std_logic;
SIGNAL \ID|register_array[19][9]~q\ : std_logic;
SIGNAL \ID|register_array[23][9]~q\ : std_logic;
SIGNAL \ID|Mux22~9_combout\ : std_logic;
SIGNAL \ID|Mux22~10_combout\ : std_logic;
SIGNAL \ID|register_array[18][9]~q\ : std_logic;
SIGNAL \ID|register_array[22][9]~q\ : std_logic;
SIGNAL \ID|Mux22~4_combout\ : std_logic;
SIGNAL \ID|register_array[26][9]~q\ : std_logic;
SIGNAL \ID|register_array[30][9]~q\ : std_logic;
SIGNAL \ID|Mux22~5_combout\ : std_logic;
SIGNAL \ID|register_array[24][9]~q\ : std_logic;
SIGNAL \ID|register_array[16][9]~q\ : std_logic;
SIGNAL \ID|Mux22~6_combout\ : std_logic;
SIGNAL \ID|register_array[28][9]~q\ : std_logic;
SIGNAL \ID|register_array[20][9]~q\ : std_logic;
SIGNAL \ID|Mux22~7_combout\ : std_logic;
SIGNAL \ID|Mux22~8_combout\ : std_logic;
SIGNAL \ID|Mux22~11_combout\ : std_logic;
SIGNAL \ID|Mux22~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][9]~q\ : std_logic;
SIGNAL \ID|register_array[14][9]~q\ : std_logic;
SIGNAL \ID|register_array[12][9]~q\ : std_logic;
SIGNAL \ID|Mux22~17_combout\ : std_logic;
SIGNAL \ID|Mux22~18_combout\ : std_logic;
SIGNAL \ID|register_array[11][9]~q\ : std_logic;
SIGNAL \ID|register_array[10][9]~q\ : std_logic;
SIGNAL \ID|register_array[9][9]~q\ : std_logic;
SIGNAL \ID|register_array[8][9]~q\ : std_logic;
SIGNAL \ID|Mux22~0_combout\ : std_logic;
SIGNAL \ID|Mux22~1_combout\ : std_logic;
SIGNAL \ID|Mux22~19_combout\ : std_logic;
SIGNAL \EXE|Add1~24_combout\ : std_logic;
SIGNAL \EXE|Add1~25_combout\ : std_logic;
SIGNAL \ID|register_array[15][7]~q\ : std_logic;
SIGNAL \ID|register_array[14][7]~q\ : std_logic;
SIGNAL \ID|Mux24~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][7]~q\ : std_logic;
SIGNAL \ID|Mux24~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][7]~q\ : std_logic;
SIGNAL \ID|register_array[2][7]~q\ : std_logic;
SIGNAL \ID|register_array[7][7]~q\ : std_logic;
SIGNAL \ID|register_array[5][7]~q\ : std_logic;
SIGNAL \ID|register_array[6][7]~q\ : std_logic;
SIGNAL \ID|register_array[4][7]~q\ : std_logic;
SIGNAL \ID|Mux24~12_combout\ : std_logic;
SIGNAL \ID|Mux24~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][7]~q\ : std_logic;
SIGNAL \ID|Mux24~14_combout\ : std_logic;
SIGNAL \ID|Mux24~15_combout\ : std_logic;
SIGNAL \ID|register_array[31][7]~q\ : std_logic;
SIGNAL \ID|register_array[27][7]~q\ : std_logic;
SIGNAL \ID|register_array[19][7]~q\ : std_logic;
SIGNAL \ID|register_array[23][7]~q\ : std_logic;
SIGNAL \ID|Mux24~9_combout\ : std_logic;
SIGNAL \ID|Mux24~10_combout\ : std_logic;
SIGNAL \ID|register_array[16][7]~q\ : std_logic;
SIGNAL \ID|register_array[24][7]~q\ : std_logic;
SIGNAL \ID|Mux24~6_combout\ : std_logic;
SIGNAL \ID|register_array[28][7]~q\ : std_logic;
SIGNAL \ID|register_array[20][7]~q\ : std_logic;
SIGNAL \ID|Mux24~7_combout\ : std_logic;
SIGNAL \ID|register_array[18][7]~q\ : std_logic;
SIGNAL \ID|register_array[22][7]~q\ : std_logic;
SIGNAL \ID|Mux24~4_combout\ : std_logic;
SIGNAL \ID|register_array[26][7]~q\ : std_logic;
SIGNAL \ID|register_array[30][7]~q\ : std_logic;
SIGNAL \ID|Mux24~5_combout\ : std_logic;
SIGNAL \ID|Mux24~8_combout\ : std_logic;
SIGNAL \ID|register_array[29][7]~q\ : std_logic;
SIGNAL \ID|register_array[21][7]~q\ : std_logic;
SIGNAL \ID|register_array[17][7]~q\ : std_logic;
SIGNAL \ID|register_array[25][7]~q\ : std_logic;
SIGNAL \ID|Mux24~2_combout\ : std_logic;
SIGNAL \ID|Mux24~3_combout\ : std_logic;
SIGNAL \ID|Mux24~11_combout\ : std_logic;
SIGNAL \ID|Mux24~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][7]~q\ : std_logic;
SIGNAL \ID|register_array[8][7]~q\ : std_logic;
SIGNAL \ID|Mux24~0_combout\ : std_logic;
SIGNAL \ID|register_array[10][7]~q\ : std_logic;
SIGNAL \ID|register_array[11][7]~q\ : std_logic;
SIGNAL \ID|Mux24~1_combout\ : std_logic;
SIGNAL \ID|Mux24~19_combout\ : std_logic;
SIGNAL \ID|register_array[31][6]~q\ : std_logic;
SIGNAL \ID|register_array[27][6]~q\ : std_logic;
SIGNAL \ID|register_array[19][6]~q\ : std_logic;
SIGNAL \ID|register_array[23][6]~q\ : std_logic;
SIGNAL \ID|Mux25~7_combout\ : std_logic;
SIGNAL \ID|Mux25~8_combout\ : std_logic;
SIGNAL \ID|register_array[18][6]~q\ : std_logic;
SIGNAL \ID|register_array[22][6]~q\ : std_logic;
SIGNAL \ID|Mux25~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][6]~q\ : std_logic;
SIGNAL \ID|register_array[30][6]~q\ : std_logic;
SIGNAL \ID|Mux25~1_combout\ : std_logic;
SIGNAL \ID|register_array[29][6]~q\ : std_logic;
SIGNAL \ID|register_array[21][6]~q\ : std_logic;
SIGNAL \ID|register_array[25][6]~q\ : std_logic;
SIGNAL \ID|register_array[17][6]~q\ : std_logic;
SIGNAL \ID|Mux25~2_combout\ : std_logic;
SIGNAL \ID|Mux25~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][6]~q\ : std_logic;
SIGNAL \ID|register_array[20][6]~q\ : std_logic;
SIGNAL \ID|register_array[16][6]~q\ : std_logic;
SIGNAL \ID|register_array[24][6]~q\ : std_logic;
SIGNAL \ID|Mux25~4_combout\ : std_logic;
SIGNAL \ID|Mux25~5_combout\ : std_logic;
SIGNAL \ID|Mux25~6_combout\ : std_logic;
SIGNAL \ID|Mux25~9_combout\ : std_logic;
SIGNAL \ID|register_array[12][6]~q\ : std_logic;
SIGNAL \ID|Mux25~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][6]~q\ : std_logic;
SIGNAL \ID|register_array[15][6]~q\ : std_logic;
SIGNAL \ID|Mux25~18_combout\ : std_logic;
SIGNAL \ID|register_array[8][6]~q\ : std_logic;
SIGNAL \ID|register_array[10][6]~q\ : std_logic;
SIGNAL \ID|Mux25~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][6]~q\ : std_logic;
SIGNAL \ID|register_array[11][6]~q\ : std_logic;
SIGNAL \ID|Mux25~11_combout\ : std_logic;
SIGNAL \ID|register_array[5][6]~q\ : std_logic;
SIGNAL \ID|register_array[4][6]~q\ : std_logic;
SIGNAL \ID|Mux25~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][6]~q\ : std_logic;
SIGNAL \ID|register_array[7][6]~q\ : std_logic;
SIGNAL \ID|Mux25~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][6]~q\ : std_logic;
SIGNAL \ID|Mux25~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][6]~q\ : std_logic;
SIGNAL \ID|register_array[3][6]~q\ : std_logic;
SIGNAL \ID|Mux25~15_combout\ : std_logic;
SIGNAL \ID|Mux25~16_combout\ : std_logic;
SIGNAL \ID|Mux25~19_combout\ : std_logic;
SIGNAL \EXE|Add1~27_combout\ : std_logic;
SIGNAL \ID|register_array[12][5]~q\ : std_logic;
SIGNAL \ID|register_array[14][5]~q\ : std_logic;
SIGNAL \ID|Mux26~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][5]~q\ : std_logic;
SIGNAL \ID|Mux26~18_combout\ : std_logic;
SIGNAL \ID|register_array[1][5]~q\ : std_logic;
SIGNAL \ID|register_array[7][5]~q\ : std_logic;
SIGNAL \ID|register_array[5][5]~q\ : std_logic;
SIGNAL \ID|register_array[4][5]~q\ : std_logic;
SIGNAL \ID|register_array[6][5]~q\ : std_logic;
SIGNAL \ID|Mux26~12_combout\ : std_logic;
SIGNAL \ID|Mux26~13_combout\ : std_logic;
SIGNAL \ID|Mux26~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][5]~q\ : std_logic;
SIGNAL \ID|register_array[3][5]~q\ : std_logic;
SIGNAL \ID|Mux26~15_combout\ : std_logic;
SIGNAL \ID|register_array[19][5]~q\ : std_logic;
SIGNAL \ID|register_array[23][5]~q\ : std_logic;
SIGNAL \ID|Mux26~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][5]~q\ : std_logic;
SIGNAL \ID|register_array[31][5]~q\ : std_logic;
SIGNAL \ID|Mux26~10_combout\ : std_logic;
SIGNAL \ID|register_array[17][5]~q\ : std_logic;
SIGNAL \ID|register_array[25][5]~q\ : std_logic;
SIGNAL \ID|Mux26~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][5]~q\ : std_logic;
SIGNAL \ID|register_array[29][5]~q\ : std_logic;
SIGNAL \ID|Mux26~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][5]~q\ : std_logic;
SIGNAL \ID|register_array[16][5]~q\ : std_logic;
SIGNAL \ID|register_array[24][5]~q\ : std_logic;
SIGNAL \ID|Mux26~6_combout\ : std_logic;
SIGNAL \ID|register_array[20][5]~q\ : std_logic;
SIGNAL \ID|Mux26~7_combout\ : std_logic;
SIGNAL \ID|register_array[30][5]~q\ : std_logic;
SIGNAL \ID|register_array[26][5]~q\ : std_logic;
SIGNAL \ID|register_array[18][5]~q\ : std_logic;
SIGNAL \ID|register_array[22][5]~q\ : std_logic;
SIGNAL \ID|Mux26~4_combout\ : std_logic;
SIGNAL \ID|Mux26~5_combout\ : std_logic;
SIGNAL \ID|Mux26~8_combout\ : std_logic;
SIGNAL \ID|Mux26~11_combout\ : std_logic;
SIGNAL \ID|Mux26~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][5]~q\ : std_logic;
SIGNAL \ID|register_array[8][5]~q\ : std_logic;
SIGNAL \ID|Mux26~0_combout\ : std_logic;
SIGNAL \ID|register_array[10][5]~q\ : std_logic;
SIGNAL \ID|register_array[11][5]~q\ : std_logic;
SIGNAL \ID|Mux26~1_combout\ : std_logic;
SIGNAL \ID|Mux26~19_combout\ : std_logic;
SIGNAL \EXE|Add1~29_combout\ : std_logic;
SIGNAL \EXE|Add1~30_combout\ : std_logic;
SIGNAL \EXE|Add1~31_combout\ : std_logic;
SIGNAL \EXE|Add1~32_combout\ : std_logic;
SIGNAL \EXE|Add1~33_combout\ : std_logic;
SIGNAL \EXE|Add1~35_cout\ : std_logic;
SIGNAL \EXE|Add1~37\ : std_logic;
SIGNAL \EXE|Add1~39\ : std_logic;
SIGNAL \EXE|Add1~41\ : std_logic;
SIGNAL \EXE|Add1~43\ : std_logic;
SIGNAL \EXE|Add1~45\ : std_logic;
SIGNAL \EXE|Add1~47\ : std_logic;
SIGNAL \EXE|Add1~49\ : std_logic;
SIGNAL \EXE|Add1~51\ : std_logic;
SIGNAL \EXE|Add1~53\ : std_logic;
SIGNAL \EXE|Add1~54_combout\ : std_logic;
SIGNAL \EXE|Binput[9]~74_combout\ : std_logic;
SIGNAL \EXE|Add1~110_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[9]~11_combout\ : std_logic;
SIGNAL \EXE|Binput[10]~75_combout\ : std_logic;
SIGNAL \ID|register_array[8][10]~q\ : std_logic;
SIGNAL \ID|register_array[10][10]~q\ : std_logic;
SIGNAL \ID|Mux21~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][10]~q\ : std_logic;
SIGNAL \ID|Mux21~11_combout\ : std_logic;
SIGNAL \ID|register_array[4][10]~q\ : std_logic;
SIGNAL \ID|register_array[5][10]~q\ : std_logic;
SIGNAL \ID|Mux21~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][10]~q\ : std_logic;
SIGNAL \ID|register_array[7][10]~q\ : std_logic;
SIGNAL \ID|Mux21~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][10]~q\ : std_logic;
SIGNAL \ID|Mux21~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][10]~q\ : std_logic;
SIGNAL \ID|register_array[3][10]~q\ : std_logic;
SIGNAL \ID|Mux21~15_combout\ : std_logic;
SIGNAL \ID|Mux21~16_combout\ : std_logic;
SIGNAL \ID|register_array[14][10]~q\ : std_logic;
SIGNAL \ID|register_array[13][10]~q\ : std_logic;
SIGNAL \ID|register_array[12][10]~q\ : std_logic;
SIGNAL \ID|Mux21~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][10]~q\ : std_logic;
SIGNAL \ID|Mux21~18_combout\ : std_logic;
SIGNAL \ID|register_array[17][10]~q\ : std_logic;
SIGNAL \ID|register_array[25][10]~q\ : std_logic;
SIGNAL \ID|Mux21~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][10]~q\ : std_logic;
SIGNAL \ID|register_array[29][10]~q\ : std_logic;
SIGNAL \ID|Mux21~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][10]~q\ : std_logic;
SIGNAL \ID|register_array[16][10]~q\ : std_logic;
SIGNAL \ID|Mux21~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][10]~q\ : std_logic;
SIGNAL \ID|register_array[20][10]~q\ : std_logic;
SIGNAL \ID|Mux21~5_combout\ : std_logic;
SIGNAL \ID|Mux21~6_combout\ : std_logic;
SIGNAL \ID|register_array[22][10]~q\ : std_logic;
SIGNAL \ID|register_array[18][10]~q\ : std_logic;
SIGNAL \ID|Mux21~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][10]~q\ : std_logic;
SIGNAL \ID|register_array[30][10]~q\ : std_logic;
SIGNAL \ID|Mux21~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][10]~q\ : std_logic;
SIGNAL \ID|register_array[27][10]~q\ : std_logic;
SIGNAL \ID|register_array[19][10]~q\ : std_logic;
SIGNAL \ID|register_array[23][10]~q\ : std_logic;
SIGNAL \ID|Mux21~7_combout\ : std_logic;
SIGNAL \ID|Mux21~8_combout\ : std_logic;
SIGNAL \ID|Mux21~9_combout\ : std_logic;
SIGNAL \ID|Mux21~19_combout\ : std_logic;
SIGNAL \EXE|Add1~111_combout\ : std_logic;
SIGNAL \EXE|Add1~23_combout\ : std_logic;
SIGNAL \EXE|Add1~55\ : std_logic;
SIGNAL \EXE|Add1~56_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[10]~12_combout\ : std_logic;
SIGNAL \EXE|Binput[13]~78_combout\ : std_logic;
SIGNAL \ID|register_array[8][13]~q\ : std_logic;
SIGNAL \ID|Mux18~0_combout\ : std_logic;
SIGNAL \ID|register_array[11][13]~q\ : std_logic;
SIGNAL \ID|register_array[10][13]~q\ : std_logic;
SIGNAL \ID|Mux18~1_combout\ : std_logic;
SIGNAL \ID|register_array[13][13]~q\ : std_logic;
SIGNAL \ID|register_array[12][13]~q\ : std_logic;
SIGNAL \ID|register_array[14][13]~q\ : std_logic;
SIGNAL \ID|Mux18~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][13]~q\ : std_logic;
SIGNAL \ID|Mux18~18_combout\ : std_logic;
SIGNAL \ID|register_array[29][13]~q\ : std_logic;
SIGNAL \ID|register_array[25][13]~q\ : std_logic;
SIGNAL \ID|register_array[17][13]~q\ : std_logic;
SIGNAL \ID|Mux18~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][13]~q\ : std_logic;
SIGNAL \ID|Mux18~3_combout\ : std_logic;
SIGNAL \ID|register_array[23][13]~q\ : std_logic;
SIGNAL \ID|register_array[19][13]~q\ : std_logic;
SIGNAL \ID|Mux18~9_combout\ : std_logic;
SIGNAL \ID|register_array[31][13]~q\ : std_logic;
SIGNAL \ID|register_array[27][13]~q\ : std_logic;
SIGNAL \ID|Mux18~10_combout\ : std_logic;
SIGNAL \ID|register_array[16][13]~q\ : std_logic;
SIGNAL \ID|register_array[24][13]~q\ : std_logic;
SIGNAL \ID|Mux18~6_combout\ : std_logic;
SIGNAL \ID|register_array[20][13]~q\ : std_logic;
SIGNAL \ID|register_array[28][13]~q\ : std_logic;
SIGNAL \ID|Mux18~7_combout\ : std_logic;
SIGNAL \ID|register_array[22][13]~q\ : std_logic;
SIGNAL \ID|register_array[18][13]~q\ : std_logic;
SIGNAL \ID|Mux18~4_combout\ : std_logic;
SIGNAL \ID|register_array[30][13]~q\ : std_logic;
SIGNAL \ID|register_array[26][13]~q\ : std_logic;
SIGNAL \ID|Mux18~5_combout\ : std_logic;
SIGNAL \ID|Mux18~8_combout\ : std_logic;
SIGNAL \ID|Mux18~11_combout\ : std_logic;
SIGNAL \ID|register_array[3][13]~q\ : std_logic;
SIGNAL \ID|register_array[7][13]~q\ : std_logic;
SIGNAL \ID|register_array[5][13]~q\ : std_logic;
SIGNAL \ID|register_array[4][13]~q\ : std_logic;
SIGNAL \ID|register_array[6][13]~q\ : std_logic;
SIGNAL \ID|Mux18~12_combout\ : std_logic;
SIGNAL \ID|Mux18~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][13]~q\ : std_logic;
SIGNAL \ID|Mux18~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][13]~q\ : std_logic;
SIGNAL \ID|Mux18~15_combout\ : std_logic;
SIGNAL \ID|Mux18~16_combout\ : std_logic;
SIGNAL \ID|Mux18~19_combout\ : std_logic;
SIGNAL \EXE|Add1~114_combout\ : std_logic;
SIGNAL \EXE|Add1~20_combout\ : std_logic;
SIGNAL \ID|register_array[14][12]~q\ : std_logic;
SIGNAL \ID|register_array[15][12]~q\ : std_logic;
SIGNAL \ID|register_array[12][12]~q\ : std_logic;
SIGNAL \ID|register_array[13][12]~q\ : std_logic;
SIGNAL \ID|Mux19~17_combout\ : std_logic;
SIGNAL \ID|Mux19~18_combout\ : std_logic;
SIGNAL \ID|register_array[8][12]~q\ : std_logic;
SIGNAL \ID|register_array[10][12]~q\ : std_logic;
SIGNAL \ID|Mux19~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][12]~q\ : std_logic;
SIGNAL \ID|register_array[11][12]~q\ : std_logic;
SIGNAL \ID|Mux19~11_combout\ : std_logic;
SIGNAL \ID|register_array[1][12]~q\ : std_logic;
SIGNAL \ID|register_array[7][12]~q\ : std_logic;
SIGNAL \ID|register_array[6][12]~q\ : std_logic;
SIGNAL \ID|register_array[4][12]~q\ : std_logic;
SIGNAL \ID|register_array[5][12]~q\ : std_logic;
SIGNAL \ID|Mux19~12_combout\ : std_logic;
SIGNAL \ID|Mux19~13_combout\ : std_logic;
SIGNAL \ID|Mux19~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][12]~q\ : std_logic;
SIGNAL \ID|register_array[3][12]~q\ : std_logic;
SIGNAL \ID|Mux19~15_combout\ : std_logic;
SIGNAL \ID|Mux19~16_combout\ : std_logic;
SIGNAL \ID|register_array[31][12]~q\ : std_logic;
SIGNAL \ID|register_array[27][12]~q\ : std_logic;
SIGNAL \ID|register_array[23][12]~q\ : std_logic;
SIGNAL \ID|register_array[19][12]~q\ : std_logic;
SIGNAL \ID|Mux19~7_combout\ : std_logic;
SIGNAL \ID|Mux19~8_combout\ : std_logic;
SIGNAL \ID|register_array[24][12]~q\ : std_logic;
SIGNAL \ID|register_array[16][12]~q\ : std_logic;
SIGNAL \ID|Mux19~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][12]~q\ : std_logic;
SIGNAL \ID|register_array[28][12]~q\ : std_logic;
SIGNAL \ID|Mux19~5_combout\ : std_logic;
SIGNAL \ID|register_array[25][12]~q\ : std_logic;
SIGNAL \ID|register_array[17][12]~q\ : std_logic;
SIGNAL \ID|Mux19~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][12]~q\ : std_logic;
SIGNAL \ID|register_array[29][12]~q\ : std_logic;
SIGNAL \ID|Mux19~3_combout\ : std_logic;
SIGNAL \ID|Mux19~6_combout\ : std_logic;
SIGNAL \ID|register_array[22][12]~q\ : std_logic;
SIGNAL \ID|Mux19~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][12]~q\ : std_logic;
SIGNAL \ID|register_array[30][12]~q\ : std_logic;
SIGNAL \ID|Mux19~1_combout\ : std_logic;
SIGNAL \ID|Mux19~9_combout\ : std_logic;
SIGNAL \ID|Mux19~19_combout\ : std_logic;
SIGNAL \EXE|Add1~21_combout\ : std_logic;
SIGNAL \EXE|Add1~22_combout\ : std_logic;
SIGNAL \ID|register_array[9][11]~q\ : std_logic;
SIGNAL \ID|register_array[8][11]~q\ : std_logic;
SIGNAL \ID|Mux20~0_combout\ : std_logic;
SIGNAL \ID|register_array[10][11]~q\ : std_logic;
SIGNAL \ID|register_array[11][11]~q\ : std_logic;
SIGNAL \ID|Mux20~1_combout\ : std_logic;
SIGNAL \ID|register_array[12][11]~q\ : std_logic;
SIGNAL \ID|register_array[14][11]~q\ : std_logic;
SIGNAL \ID|Mux20~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][11]~q\ : std_logic;
SIGNAL \ID|register_array[13][11]~q\ : std_logic;
SIGNAL \ID|Mux20~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][11]~q\ : std_logic;
SIGNAL \ID|register_array[2][11]~q\ : std_logic;
SIGNAL \ID|register_array[4][11]~q\ : std_logic;
SIGNAL \ID|register_array[6][11]~q\ : std_logic;
SIGNAL \ID|Mux20~12_combout\ : std_logic;
SIGNAL \ID|register_array[5][11]~q\ : std_logic;
SIGNAL \ID|register_array[7][11]~q\ : std_logic;
SIGNAL \ID|Mux20~13_combout\ : std_logic;
SIGNAL \ID|Mux20~14_combout\ : std_logic;
SIGNAL \ID|Mux20~15_combout\ : std_logic;
SIGNAL \ID|register_array[30][11]~q\ : std_logic;
SIGNAL \ID|register_array[26][11]~q\ : std_logic;
SIGNAL \ID|register_array[22][11]~q\ : std_logic;
SIGNAL \ID|register_array[18][11]~q\ : std_logic;
SIGNAL \ID|Mux20~4_combout\ : std_logic;
SIGNAL \ID|Mux20~5_combout\ : std_logic;
SIGNAL \ID|register_array[16][11]~q\ : std_logic;
SIGNAL \ID|register_array[24][11]~q\ : std_logic;
SIGNAL \ID|Mux20~6_combout\ : std_logic;
SIGNAL \ID|register_array[20][11]~q\ : std_logic;
SIGNAL \ID|register_array[28][11]~q\ : std_logic;
SIGNAL \ID|Mux20~7_combout\ : std_logic;
SIGNAL \ID|Mux20~8_combout\ : std_logic;
SIGNAL \ID|register_array[17][11]~q\ : std_logic;
SIGNAL \ID|register_array[25][11]~q\ : std_logic;
SIGNAL \ID|Mux20~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][11]~q\ : std_logic;
SIGNAL \ID|register_array[21][11]~q\ : std_logic;
SIGNAL \ID|Mux20~3_combout\ : std_logic;
SIGNAL \ID|register_array[23][11]~q\ : std_logic;
SIGNAL \ID|register_array[19][11]~q\ : std_logic;
SIGNAL \ID|Mux20~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][11]~q\ : std_logic;
SIGNAL \ID|register_array[31][11]~q\ : std_logic;
SIGNAL \ID|Mux20~10_combout\ : std_logic;
SIGNAL \ID|Mux20~11_combout\ : std_logic;
SIGNAL \ID|Mux20~16_combout\ : std_logic;
SIGNAL \ID|Mux20~19_combout\ : std_logic;
SIGNAL \EXE|Add1~57\ : std_logic;
SIGNAL \EXE|Add1~59\ : std_logic;
SIGNAL \EXE|Add1~61\ : std_logic;
SIGNAL \EXE|Add1~62_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[13]~15_combout\ : std_logic;
SIGNAL \ID|register_array~49_combout\ : std_logic;
SIGNAL \ID|register_array[9][13]~q\ : std_logic;
SIGNAL \ID|Mux50~0_combout\ : std_logic;
SIGNAL \ID|Mux50~1_combout\ : std_logic;
SIGNAL \ID|Mux50~9_combout\ : std_logic;
SIGNAL \ID|Mux50~10_combout\ : std_logic;
SIGNAL \ID|Mux50~4_combout\ : std_logic;
SIGNAL \ID|Mux50~5_combout\ : std_logic;
SIGNAL \ID|Mux50~6_combout\ : std_logic;
SIGNAL \ID|Mux50~7_combout\ : std_logic;
SIGNAL \ID|Mux50~8_combout\ : std_logic;
SIGNAL \ID|Mux50~2_combout\ : std_logic;
SIGNAL \ID|Mux50~3_combout\ : std_logic;
SIGNAL \ID|Mux50~11_combout\ : std_logic;
SIGNAL \ID|Mux50~12_combout\ : std_logic;
SIGNAL \ID|Mux50~13_combout\ : std_logic;
SIGNAL \ID|Mux50~14_combout\ : std_logic;
SIGNAL \ID|Mux50~15_combout\ : std_logic;
SIGNAL \ID|Mux50~16_combout\ : std_logic;
SIGNAL \ID|Mux50~17_combout\ : std_logic;
SIGNAL \ID|Mux50~18_combout\ : std_logic;
SIGNAL \ID|Mux50~19_combout\ : std_logic;
SIGNAL \EXE|Binput[12]~77_combout\ : std_logic;
SIGNAL \EXE|Add1~113_combout\ : std_logic;
SIGNAL \EXE|Add1~60_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[12]~14_combout\ : std_logic;
SIGNAL \ID|register_array~50_combout\ : std_logic;
SIGNAL \ID|register_array[18][12]~q\ : std_logic;
SIGNAL \ID|Mux51~0_combout\ : std_logic;
SIGNAL \ID|Mux51~1_combout\ : std_logic;
SIGNAL \ID|Mux51~7_combout\ : std_logic;
SIGNAL \ID|Mux51~8_combout\ : std_logic;
SIGNAL \ID|Mux51~4_combout\ : std_logic;
SIGNAL \ID|Mux51~5_combout\ : std_logic;
SIGNAL \ID|Mux51~2_combout\ : std_logic;
SIGNAL \ID|Mux51~3_combout\ : std_logic;
SIGNAL \ID|Mux51~6_combout\ : std_logic;
SIGNAL \ID|Mux51~9_combout\ : std_logic;
SIGNAL \ID|Mux51~17_combout\ : std_logic;
SIGNAL \ID|Mux51~18_combout\ : std_logic;
SIGNAL \ID|Mux51~12_combout\ : std_logic;
SIGNAL \ID|Mux51~13_combout\ : std_logic;
SIGNAL \ID|Mux51~14_combout\ : std_logic;
SIGNAL \ID|Mux51~15_combout\ : std_logic;
SIGNAL \ID|Mux51~10_combout\ : std_logic;
SIGNAL \ID|Mux51~11_combout\ : std_logic;
SIGNAL \ID|Mux51~16_combout\ : std_logic;
SIGNAL \ID|Mux51~19_combout\ : std_logic;
SIGNAL \EXE|Add1~58_combout\ : std_logic;
SIGNAL \EXE|Binput[11]~76_combout\ : std_logic;
SIGNAL \EXE|Add1~112_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[11]~13_combout\ : std_logic;
SIGNAL \ID|register_array~51_combout\ : std_logic;
SIGNAL \ID|register_array[1][11]~q\ : std_logic;
SIGNAL \ID|Mux52~12_combout\ : std_logic;
SIGNAL \ID|Mux52~13_combout\ : std_logic;
SIGNAL \ID|Mux52~14_combout\ : std_logic;
SIGNAL \ID|Mux52~15_combout\ : std_logic;
SIGNAL \ID|Mux52~6_combout\ : std_logic;
SIGNAL \ID|Mux52~7_combout\ : std_logic;
SIGNAL \ID|Mux52~4_combout\ : std_logic;
SIGNAL \ID|Mux52~5_combout\ : std_logic;
SIGNAL \ID|Mux52~8_combout\ : std_logic;
SIGNAL \ID|Mux52~2_combout\ : std_logic;
SIGNAL \ID|Mux52~3_combout\ : std_logic;
SIGNAL \ID|Mux52~9_combout\ : std_logic;
SIGNAL \ID|Mux52~10_combout\ : std_logic;
SIGNAL \ID|Mux52~11_combout\ : std_logic;
SIGNAL \ID|Mux52~16_combout\ : std_logic;
SIGNAL \ID|Mux52~17_combout\ : std_logic;
SIGNAL \ID|Mux52~18_combout\ : std_logic;
SIGNAL \ID|Mux52~0_combout\ : std_logic;
SIGNAL \ID|Mux52~1_combout\ : std_logic;
SIGNAL \ID|Mux52~19_combout\ : std_logic;
SIGNAL \ID|register_array~52_combout\ : std_logic;
SIGNAL \ID|register_array[9][10]~q\ : std_logic;
SIGNAL \ID|Mux53~10_combout\ : std_logic;
SIGNAL \ID|Mux53~11_combout\ : std_logic;
SIGNAL \ID|Mux53~12_combout\ : std_logic;
SIGNAL \ID|Mux53~13_combout\ : std_logic;
SIGNAL \ID|Mux53~14_combout\ : std_logic;
SIGNAL \ID|Mux53~15_combout\ : std_logic;
SIGNAL \ID|Mux53~16_combout\ : std_logic;
SIGNAL \ID|Mux53~17_combout\ : std_logic;
SIGNAL \ID|Mux53~18_combout\ : std_logic;
SIGNAL \ID|Mux53~7_combout\ : std_logic;
SIGNAL \ID|Mux53~8_combout\ : std_logic;
SIGNAL \ID|Mux53~0_combout\ : std_logic;
SIGNAL \ID|Mux53~1_combout\ : std_logic;
SIGNAL \ID|Mux53~4_combout\ : std_logic;
SIGNAL \ID|Mux53~5_combout\ : std_logic;
SIGNAL \ID|Mux53~2_combout\ : std_logic;
SIGNAL \ID|Mux53~3_combout\ : std_logic;
SIGNAL \ID|Mux53~6_combout\ : std_logic;
SIGNAL \ID|Mux53~9_combout\ : std_logic;
SIGNAL \ID|Mux53~19_combout\ : std_logic;
SIGNAL \ID|register_array~53_combout\ : std_logic;
SIGNAL \ID|register_array[15][9]~q\ : std_logic;
SIGNAL \ID|Mux54~17_combout\ : std_logic;
SIGNAL \ID|Mux54~18_combout\ : std_logic;
SIGNAL \ID|Mux54~12_combout\ : std_logic;
SIGNAL \ID|Mux54~13_combout\ : std_logic;
SIGNAL \ID|Mux54~14_combout\ : std_logic;
SIGNAL \ID|Mux54~15_combout\ : std_logic;
SIGNAL \ID|Mux54~6_combout\ : std_logic;
SIGNAL \ID|Mux54~7_combout\ : std_logic;
SIGNAL \ID|Mux54~4_combout\ : std_logic;
SIGNAL \ID|Mux54~5_combout\ : std_logic;
SIGNAL \ID|Mux54~8_combout\ : std_logic;
SIGNAL \ID|Mux54~2_combout\ : std_logic;
SIGNAL \ID|Mux54~3_combout\ : std_logic;
SIGNAL \ID|Mux54~9_combout\ : std_logic;
SIGNAL \ID|Mux54~10_combout\ : std_logic;
SIGNAL \ID|Mux54~11_combout\ : std_logic;
SIGNAL \ID|Mux54~16_combout\ : std_logic;
SIGNAL \ID|Mux54~0_combout\ : std_logic;
SIGNAL \ID|Mux54~1_combout\ : std_logic;
SIGNAL \ID|Mux54~19_combout\ : std_logic;
SIGNAL \ID|register_array~55_combout\ : std_logic;
SIGNAL \ID|register_array[12][7]~q\ : std_logic;
SIGNAL \ID|Mux56~17_combout\ : std_logic;
SIGNAL \ID|Mux56~18_combout\ : std_logic;
SIGNAL \ID|Mux56~0_combout\ : std_logic;
SIGNAL \ID|Mux56~1_combout\ : std_logic;
SIGNAL \ID|Mux56~12_combout\ : std_logic;
SIGNAL \ID|Mux56~13_combout\ : std_logic;
SIGNAL \ID|Mux56~14_combout\ : std_logic;
SIGNAL \ID|Mux56~15_combout\ : std_logic;
SIGNAL \ID|Mux56~4_combout\ : std_logic;
SIGNAL \ID|Mux56~5_combout\ : std_logic;
SIGNAL \ID|Mux56~6_combout\ : std_logic;
SIGNAL \ID|Mux56~7_combout\ : std_logic;
SIGNAL \ID|Mux56~8_combout\ : std_logic;
SIGNAL \ID|Mux56~2_combout\ : std_logic;
SIGNAL \ID|Mux56~3_combout\ : std_logic;
SIGNAL \ID|Mux56~9_combout\ : std_logic;
SIGNAL \ID|Mux56~10_combout\ : std_logic;
SIGNAL \ID|Mux56~11_combout\ : std_logic;
SIGNAL \ID|Mux56~16_combout\ : std_logic;
SIGNAL \ID|Mux56~19_combout\ : std_logic;
SIGNAL \EXE|Add1~26_combout\ : std_logic;
SIGNAL \EXE|Add1~50_combout\ : std_logic;
SIGNAL \EXE|Binput[7]~72_combout\ : std_logic;
SIGNAL \EXE|Add1~108_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[7]~9_combout\ : std_logic;
SIGNAL \ID|register_array~56_combout\ : std_logic;
SIGNAL \ID|register_array[13][6]~q\ : std_logic;
SIGNAL \ID|Mux57~17_combout\ : std_logic;
SIGNAL \ID|Mux57~18_combout\ : std_logic;
SIGNAL \ID|Mux57~12_combout\ : std_logic;
SIGNAL \ID|Mux57~13_combout\ : std_logic;
SIGNAL \ID|Mux57~14_combout\ : std_logic;
SIGNAL \ID|Mux57~15_combout\ : std_logic;
SIGNAL \ID|Mux57~10_combout\ : std_logic;
SIGNAL \ID|Mux57~11_combout\ : std_logic;
SIGNAL \ID|Mux57~16_combout\ : std_logic;
SIGNAL \ID|Mux57~7_combout\ : std_logic;
SIGNAL \ID|Mux57~8_combout\ : std_logic;
SIGNAL \ID|Mux57~0_combout\ : std_logic;
SIGNAL \ID|Mux57~1_combout\ : std_logic;
SIGNAL \ID|Mux57~4_combout\ : std_logic;
SIGNAL \ID|Mux57~5_combout\ : std_logic;
SIGNAL \ID|Mux57~2_combout\ : std_logic;
SIGNAL \ID|Mux57~3_combout\ : std_logic;
SIGNAL \ID|Mux57~6_combout\ : std_logic;
SIGNAL \ID|Mux57~9_combout\ : std_logic;
SIGNAL \ID|Mux57~19_combout\ : std_logic;
SIGNAL \EXE|Binput[6]~71_combout\ : std_logic;
SIGNAL \EXE|Add1~107_combout\ : std_logic;
SIGNAL \EXE|Add1~48_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[6]~8_combout\ : std_logic;
SIGNAL \ID|register_array~57_combout\ : std_logic;
SIGNAL \ID|register_array[15][5]~q\ : std_logic;
SIGNAL \ID|Mux58~17_combout\ : std_logic;
SIGNAL \ID|Mux58~18_combout\ : std_logic;
SIGNAL \ID|Mux58~12_combout\ : std_logic;
SIGNAL \ID|Mux58~13_combout\ : std_logic;
SIGNAL \ID|Mux58~14_combout\ : std_logic;
SIGNAL \ID|Mux58~15_combout\ : std_logic;
SIGNAL \ID|Mux58~2_combout\ : std_logic;
SIGNAL \ID|Mux58~3_combout\ : std_logic;
SIGNAL \ID|Mux58~9_combout\ : std_logic;
SIGNAL \ID|Mux58~10_combout\ : std_logic;
SIGNAL \ID|Mux58~6_combout\ : std_logic;
SIGNAL \ID|Mux58~7_combout\ : std_logic;
SIGNAL \ID|Mux58~4_combout\ : std_logic;
SIGNAL \ID|Mux58~5_combout\ : std_logic;
SIGNAL \ID|Mux58~8_combout\ : std_logic;
SIGNAL \ID|Mux58~11_combout\ : std_logic;
SIGNAL \ID|Mux58~16_combout\ : std_logic;
SIGNAL \ID|Mux58~0_combout\ : std_logic;
SIGNAL \ID|Mux58~1_combout\ : std_logic;
SIGNAL \ID|Mux58~19_combout\ : std_logic;
SIGNAL \EXE|Add1~28_combout\ : std_logic;
SIGNAL \EXE|Add1~46_combout\ : std_logic;
SIGNAL \EXE|Binput[5]~70_combout\ : std_logic;
SIGNAL \EXE|Add1~106_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[5]~7_combout\ : std_logic;
SIGNAL \ID|register_array~58_combout\ : std_logic;
SIGNAL \ID|register_array[18][4]~q\ : std_logic;
SIGNAL \ID|Mux27~0_combout\ : std_logic;
SIGNAL \ID|Mux27~1_combout\ : std_logic;
SIGNAL \ID|Mux27~7_combout\ : std_logic;
SIGNAL \ID|Mux27~8_combout\ : std_logic;
SIGNAL \ID|Mux27~2_combout\ : std_logic;
SIGNAL \ID|Mux27~3_combout\ : std_logic;
SIGNAL \ID|Mux27~4_combout\ : std_logic;
SIGNAL \ID|Mux27~5_combout\ : std_logic;
SIGNAL \ID|Mux27~6_combout\ : std_logic;
SIGNAL \ID|Mux27~9_combout\ : std_logic;
SIGNAL \ID|Mux27~12_combout\ : std_logic;
SIGNAL \ID|Mux27~13_combout\ : std_logic;
SIGNAL \ID|Mux27~14_combout\ : std_logic;
SIGNAL \ID|Mux27~15_combout\ : std_logic;
SIGNAL \ID|Mux27~10_combout\ : std_logic;
SIGNAL \ID|Mux27~11_combout\ : std_logic;
SIGNAL \ID|Mux27~16_combout\ : std_logic;
SIGNAL \ID|Mux27~17_combout\ : std_logic;
SIGNAL \ID|Mux27~18_combout\ : std_logic;
SIGNAL \ID|Mux27~19_combout\ : std_logic;
SIGNAL \EXE|Add1~44_combout\ : std_logic;
SIGNAL \EXE|Binput[4]~69_combout\ : std_logic;
SIGNAL \EXE|Add1~105_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[4]~6_combout\ : std_logic;
SIGNAL \EXE|Add1~42_combout\ : std_logic;
SIGNAL \EXE|Add1~133_combout\ : std_logic;
SIGNAL \write_data_out~3_combout\ : std_logic;
SIGNAL \ID|register_array~60_combout\ : std_logic;
SIGNAL \ID|register_array[12][3]~q\ : std_logic;
SIGNAL \ID|Mux28~17_combout\ : std_logic;
SIGNAL \ID|Mux28~18_combout\ : std_logic;
SIGNAL \ID|Mux28~12_combout\ : std_logic;
SIGNAL \ID|Mux28~13_combout\ : std_logic;
SIGNAL \ID|Mux28~14_combout\ : std_logic;
SIGNAL \ID|Mux28~15_combout\ : std_logic;
SIGNAL \ID|Mux28~2_combout\ : std_logic;
SIGNAL \ID|Mux28~3_combout\ : std_logic;
SIGNAL \ID|Mux28~6_combout\ : std_logic;
SIGNAL \ID|Mux28~7_combout\ : std_logic;
SIGNAL \ID|Mux28~4_combout\ : std_logic;
SIGNAL \ID|Mux28~5_combout\ : std_logic;
SIGNAL \ID|Mux28~8_combout\ : std_logic;
SIGNAL \ID|Mux28~9_combout\ : std_logic;
SIGNAL \ID|Mux28~10_combout\ : std_logic;
SIGNAL \ID|Mux28~11_combout\ : std_logic;
SIGNAL \ID|Mux28~16_combout\ : std_logic;
SIGNAL \ID|Mux28~0_combout\ : std_logic;
SIGNAL \ID|Mux28~1_combout\ : std_logic;
SIGNAL \ID|Mux28~19_combout\ : std_logic;
SIGNAL \EXE|Binput[3]~68_combout\ : std_logic;
SIGNAL \EXE|Add1~104_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[3]~5_combout\ : std_logic;
SIGNAL \ID|register_array~62_combout\ : std_logic;
SIGNAL \ID|register_array[1][2]~q\ : std_logic;
SIGNAL \ID|Mux29~12_combout\ : std_logic;
SIGNAL \ID|Mux29~13_combout\ : std_logic;
SIGNAL \ID|Mux29~14_combout\ : std_logic;
SIGNAL \ID|Mux29~15_combout\ : std_logic;
SIGNAL \ID|Mux29~10_combout\ : std_logic;
SIGNAL \ID|Mux29~11_combout\ : std_logic;
SIGNAL \ID|Mux29~16_combout\ : std_logic;
SIGNAL \ID|Mux29~17_combout\ : std_logic;
SIGNAL \ID|Mux29~18_combout\ : std_logic;
SIGNAL \ID|Mux29~0_combout\ : std_logic;
SIGNAL \ID|Mux29~1_combout\ : std_logic;
SIGNAL \ID|Mux29~7_combout\ : std_logic;
SIGNAL \ID|Mux29~8_combout\ : std_logic;
SIGNAL \ID|Mux29~2_combout\ : std_logic;
SIGNAL \ID|Mux29~3_combout\ : std_logic;
SIGNAL \ID|Mux29~4_combout\ : std_logic;
SIGNAL \ID|Mux29~5_combout\ : std_logic;
SIGNAL \ID|Mux29~6_combout\ : std_logic;
SIGNAL \ID|Mux29~9_combout\ : std_logic;
SIGNAL \ID|Mux29~19_combout\ : std_logic;
SIGNAL \EXE|Binput[2]~67_combout\ : std_logic;
SIGNAL \EXE|Add1~103_combout\ : std_logic;
SIGNAL \EXE|Add1~40_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[2]~4_combout\ : std_logic;
SIGNAL \EXE|Add1~38_combout\ : std_logic;
SIGNAL \EXE|Add1~132_combout\ : std_logic;
SIGNAL \write_data_out~1_combout\ : std_logic;
SIGNAL \ID|register_array~65_combout\ : std_logic;
SIGNAL \ID|register_array[12][1]~q\ : std_logic;
SIGNAL \ID|Mux30~17_combout\ : std_logic;
SIGNAL \ID|Mux30~18_combout\ : std_logic;
SIGNAL \ID|Mux30~0_combout\ : std_logic;
SIGNAL \ID|Mux30~1_combout\ : std_logic;
SIGNAL \ID|Mux30~12_combout\ : std_logic;
SIGNAL \ID|Mux30~13_combout\ : std_logic;
SIGNAL \ID|Mux30~14_combout\ : std_logic;
SIGNAL \ID|Mux30~15_combout\ : std_logic;
SIGNAL \ID|Mux30~2_combout\ : std_logic;
SIGNAL \ID|Mux30~3_combout\ : std_logic;
SIGNAL \ID|Mux30~4_combout\ : std_logic;
SIGNAL \ID|Mux30~5_combout\ : std_logic;
SIGNAL \ID|Mux30~6_combout\ : std_logic;
SIGNAL \ID|Mux30~7_combout\ : std_logic;
SIGNAL \ID|Mux30~8_combout\ : std_logic;
SIGNAL \ID|Mux30~9_combout\ : std_logic;
SIGNAL \ID|Mux30~10_combout\ : std_logic;
SIGNAL \ID|Mux30~11_combout\ : std_logic;
SIGNAL \ID|Mux30~16_combout\ : std_logic;
SIGNAL \ID|Mux30~19_combout\ : std_logic;
SIGNAL \EXE|Binput[1]~66_combout\ : std_logic;
SIGNAL \EXE|Add1~102_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[1]~3_combout\ : std_logic;
SIGNAL \ID|register_array~67_combout\ : std_logic;
SIGNAL \ID|register_array[15][0]~q\ : std_logic;
SIGNAL \ID|register_array[12][0]~q\ : std_logic;
SIGNAL \ID|register_array[13][0]~q\ : std_logic;
SIGNAL \ID|Mux31~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][0]~q\ : std_logic;
SIGNAL \ID|Mux31~18_combout\ : std_logic;
SIGNAL \ID|register_array[31][0]~q\ : std_logic;
SIGNAL \ID|register_array[19][0]~q\ : std_logic;
SIGNAL \ID|register_array[23][0]~q\ : std_logic;
SIGNAL \ID|Mux31~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][0]~q\ : std_logic;
SIGNAL \ID|Mux31~8_combout\ : std_logic;
SIGNAL \ID|register_array[28][0]~q\ : std_logic;
SIGNAL \ID|register_array[24][0]~q\ : std_logic;
SIGNAL \ID|register_array[20][0]~q\ : std_logic;
SIGNAL \ID|register_array[16][0]~q\ : std_logic;
SIGNAL \ID|Mux31~4_combout\ : std_logic;
SIGNAL \ID|Mux31~5_combout\ : std_logic;
SIGNAL \ID|register_array[29][0]~q\ : std_logic;
SIGNAL \ID|register_array[21][0]~q\ : std_logic;
SIGNAL \ID|register_array[17][0]~q\ : std_logic;
SIGNAL \ID|register_array[25][0]~q\ : std_logic;
SIGNAL \ID|Mux31~2_combout\ : std_logic;
SIGNAL \ID|Mux31~3_combout\ : std_logic;
SIGNAL \ID|Mux31~6_combout\ : std_logic;
SIGNAL \ID|register_array[30][0]~q\ : std_logic;
SIGNAL \ID|register_array[18][0]~q\ : std_logic;
SIGNAL \ID|register_array[22][0]~q\ : std_logic;
SIGNAL \ID|Mux31~0_combout\ : std_logic;
SIGNAL \ID|Mux31~1_combout\ : std_logic;
SIGNAL \ID|Mux31~9_combout\ : std_logic;
SIGNAL \ID|register_array[11][0]~q\ : std_logic;
SIGNAL \ID|register_array[9][0]~q\ : std_logic;
SIGNAL \ID|register_array[10][0]~q\ : std_logic;
SIGNAL \ID|register_array[8][0]~q\ : std_logic;
SIGNAL \ID|Mux31~10_combout\ : std_logic;
SIGNAL \ID|Mux31~11_combout\ : std_logic;
SIGNAL \ID|register_array[4][0]~q\ : std_logic;
SIGNAL \ID|register_array[5][0]~q\ : std_logic;
SIGNAL \ID|Mux31~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][0]~q\ : std_logic;
SIGNAL \ID|register_array[7][0]~q\ : std_logic;
SIGNAL \ID|Mux31~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][0]~q\ : std_logic;
SIGNAL \ID|Mux31~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][0]~q\ : std_logic;
SIGNAL \ID|register_array[3][0]~q\ : std_logic;
SIGNAL \ID|Mux31~15_combout\ : std_logic;
SIGNAL \ID|Mux31~16_combout\ : std_logic;
SIGNAL \ID|Mux31~19_combout\ : std_logic;
SIGNAL \EXE|Binput[0]~65_combout\ : std_logic;
SIGNAL \EXE|Add1~100_combout\ : std_logic;
SIGNAL \EXE|Add1~36_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~34_combout\ : std_logic;
SIGNAL \ID|register_array[2][31]~q\ : std_logic;
SIGNAL \ID|register_array[3][31]~q\ : std_logic;
SIGNAL \ID|register_array[1][31]~q\ : std_logic;
SIGNAL \ID|register_array[6][31]~q\ : std_logic;
SIGNAL \ID|register_array[4][31]~q\ : std_logic;
SIGNAL \ID|Mux32~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][31]~q\ : std_logic;
SIGNAL \ID|register_array[5][31]~q\ : std_logic;
SIGNAL \ID|Mux32~13_combout\ : std_logic;
SIGNAL \ID|Mux32~14_combout\ : std_logic;
SIGNAL \ID|Mux32~15_combout\ : std_logic;
SIGNAL \ID|register_array[19][31]~q\ : std_logic;
SIGNAL \ID|register_array[23][31]~q\ : std_logic;
SIGNAL \ID|Mux32~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][31]~q\ : std_logic;
SIGNAL \ID|register_array[31][31]~q\ : std_logic;
SIGNAL \ID|Mux32~10_combout\ : std_logic;
SIGNAL \ID|register_array[17][31]~q\ : std_logic;
SIGNAL \ID|register_array[25][31]~q\ : std_logic;
SIGNAL \ID|Mux32~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][31]~q\ : std_logic;
SIGNAL \ID|register_array[29][31]~q\ : std_logic;
SIGNAL \ID|Mux32~3_combout\ : std_logic;
SIGNAL \ID|register_array[22][31]~q\ : std_logic;
SIGNAL \ID|register_array[18][31]~q\ : std_logic;
SIGNAL \ID|Mux32~4_combout\ : std_logic;
SIGNAL \ID|register_array[30][31]~q\ : std_logic;
SIGNAL \ID|register_array[26][31]~q\ : std_logic;
SIGNAL \ID|Mux32~5_combout\ : std_logic;
SIGNAL \ID|register_array[16][31]~q\ : std_logic;
SIGNAL \ID|register_array[24][31]~q\ : std_logic;
SIGNAL \ID|Mux32~6_combout\ : std_logic;
SIGNAL \ID|register_array[28][31]~q\ : std_logic;
SIGNAL \ID|register_array[20][31]~q\ : std_logic;
SIGNAL \ID|Mux32~7_combout\ : std_logic;
SIGNAL \ID|Mux32~8_combout\ : std_logic;
SIGNAL \ID|Mux32~11_combout\ : std_logic;
SIGNAL \ID|Mux32~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][31]~q\ : std_logic;
SIGNAL \ID|register_array[8][31]~q\ : std_logic;
SIGNAL \ID|Mux32~0_combout\ : std_logic;
SIGNAL \ID|register_array[11][31]~q\ : std_logic;
SIGNAL \ID|register_array[10][31]~q\ : std_logic;
SIGNAL \ID|Mux32~1_combout\ : std_logic;
SIGNAL \ID|register_array[14][31]~q\ : std_logic;
SIGNAL \ID|register_array[12][31]~q\ : std_logic;
SIGNAL \ID|Mux32~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][31]~q\ : std_logic;
SIGNAL \ID|Mux32~18_combout\ : std_logic;
SIGNAL \ID|Mux32~19_combout\ : std_logic;
SIGNAL \EXE|Binput[31]~64_combout\ : std_logic;
SIGNAL \EXE|Add1~1_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[31]~33_combout\ : std_logic;
SIGNAL \ID|register_array[29][14]~q\ : std_logic;
SIGNAL \ID|register_array[21][14]~q\ : std_logic;
SIGNAL \ID|register_array[25][14]~q\ : std_logic;
SIGNAL \ID|register_array[17][14]~q\ : std_logic;
SIGNAL \ID|Mux17~2_combout\ : std_logic;
SIGNAL \ID|Mux17~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][14]~q\ : std_logic;
SIGNAL \ID|register_array[24][14]~q\ : std_logic;
SIGNAL \ID|Mux17~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][14]~q\ : std_logic;
SIGNAL \ID|register_array[28][14]~q\ : std_logic;
SIGNAL \ID|Mux17~5_combout\ : std_logic;
SIGNAL \ID|Mux17~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][14]~q\ : std_logic;
SIGNAL \ID|register_array[23][14]~q\ : std_logic;
SIGNAL \ID|register_array[19][14]~q\ : std_logic;
SIGNAL \ID|Mux17~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][14]~q\ : std_logic;
SIGNAL \ID|Mux17~8_combout\ : std_logic;
SIGNAL \ID|register_array[30][14]~q\ : std_logic;
SIGNAL \ID|register_array[18][14]~q\ : std_logic;
SIGNAL \ID|register_array[22][14]~q\ : std_logic;
SIGNAL \ID|Mux17~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][14]~q\ : std_logic;
SIGNAL \ID|Mux17~1_combout\ : std_logic;
SIGNAL \ID|Mux17~9_combout\ : std_logic;
SIGNAL \ID|register_array[14][14]~q\ : std_logic;
SIGNAL \ID|register_array[13][14]~q\ : std_logic;
SIGNAL \ID|Mux17~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][14]~q\ : std_logic;
SIGNAL \ID|Mux17~18_combout\ : std_logic;
SIGNAL \ID|register_array[5][14]~q\ : std_logic;
SIGNAL \ID|register_array[4][14]~q\ : std_logic;
SIGNAL \ID|Mux17~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][14]~q\ : std_logic;
SIGNAL \ID|register_array[7][14]~q\ : std_logic;
SIGNAL \ID|Mux17~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][14]~q\ : std_logic;
SIGNAL \ID|Mux17~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][14]~q\ : std_logic;
SIGNAL \ID|register_array[3][14]~q\ : std_logic;
SIGNAL \ID|Mux17~15_combout\ : std_logic;
SIGNAL \ID|register_array[10][14]~q\ : std_logic;
SIGNAL \ID|register_array[8][14]~q\ : std_logic;
SIGNAL \ID|Mux17~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][14]~q\ : std_logic;
SIGNAL \ID|register_array[11][14]~q\ : std_logic;
SIGNAL \ID|Mux17~11_combout\ : std_logic;
SIGNAL \ID|Mux17~16_combout\ : std_logic;
SIGNAL \ID|Mux17~19_combout\ : std_logic;
SIGNAL \EXE|Add1~19_combout\ : std_logic;
SIGNAL \EXE|Add1~63\ : std_logic;
SIGNAL \EXE|Add1~64_combout\ : std_logic;
SIGNAL \EXE|Binput[14]~79_combout\ : std_logic;
SIGNAL \EXE|Add1~115_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[14]~16_combout\ : std_logic;
SIGNAL \ID|register_array[3][16]~q\ : std_logic;
SIGNAL \ID|register_array[7][16]~q\ : std_logic;
SIGNAL \ID|register_array[6][16]~q\ : std_logic;
SIGNAL \ID|register_array[4][16]~q\ : std_logic;
SIGNAL \ID|register_array[5][16]~q\ : std_logic;
SIGNAL \ID|Mux15~12_combout\ : std_logic;
SIGNAL \ID|Mux15~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][16]~q\ : std_logic;
SIGNAL \ID|Mux15~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][16]~q\ : std_logic;
SIGNAL \ID|Mux15~15_combout\ : std_logic;
SIGNAL \ID|register_array[10][16]~q\ : std_logic;
SIGNAL \ID|register_array[8][16]~q\ : std_logic;
SIGNAL \ID|Mux15~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][16]~q\ : std_logic;
SIGNAL \ID|Mux15~11_combout\ : std_logic;
SIGNAL \ID|Mux15~16_combout\ : std_logic;
SIGNAL \ID|register_array[28][16]~q\ : std_logic;
SIGNAL \ID|register_array[20][16]~q\ : std_logic;
SIGNAL \ID|register_array[24][16]~q\ : std_logic;
SIGNAL \ID|register_array[16][16]~q\ : std_logic;
SIGNAL \ID|Mux15~4_combout\ : std_logic;
SIGNAL \ID|Mux15~5_combout\ : std_logic;
SIGNAL \ID|register_array[25][16]~q\ : std_logic;
SIGNAL \ID|register_array[17][16]~q\ : std_logic;
SIGNAL \ID|Mux15~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][16]~q\ : std_logic;
SIGNAL \ID|register_array[29][16]~q\ : std_logic;
SIGNAL \ID|Mux15~3_combout\ : std_logic;
SIGNAL \ID|Mux15~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][16]~q\ : std_logic;
SIGNAL \ID|register_array[19][16]~q\ : std_logic;
SIGNAL \ID|Mux15~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][16]~q\ : std_logic;
SIGNAL \ID|register_array[31][16]~q\ : std_logic;
SIGNAL \ID|Mux15~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][16]~q\ : std_logic;
SIGNAL \ID|register_array[18][16]~q\ : std_logic;
SIGNAL \ID|Mux15~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][16]~q\ : std_logic;
SIGNAL \ID|register_array[30][16]~q\ : std_logic;
SIGNAL \ID|Mux15~1_combout\ : std_logic;
SIGNAL \ID|Mux15~9_combout\ : std_logic;
SIGNAL \ID|register_array[14][16]~q\ : std_logic;
SIGNAL \ID|register_array[12][16]~q\ : std_logic;
SIGNAL \ID|register_array[13][16]~q\ : std_logic;
SIGNAL \ID|Mux15~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][16]~q\ : std_logic;
SIGNAL \ID|Mux15~18_combout\ : std_logic;
SIGNAL \ID|Mux15~19_combout\ : std_logic;
SIGNAL \EXE|Binput[16]~81_combout\ : std_logic;
SIGNAL \EXE|Add1~117_combout\ : std_logic;
SIGNAL \EXE|Add1~17_combout\ : std_logic;
SIGNAL \ID|register_array[28][15]~q\ : std_logic;
SIGNAL \ID|register_array[20][15]~q\ : std_logic;
SIGNAL \ID|register_array[24][15]~q\ : std_logic;
SIGNAL \ID|register_array[16][15]~q\ : std_logic;
SIGNAL \ID|Mux16~6_combout\ : std_logic;
SIGNAL \ID|Mux16~7_combout\ : std_logic;
SIGNAL \ID|register_array[30][15]~q\ : std_logic;
SIGNAL \ID|register_array[26][15]~q\ : std_logic;
SIGNAL \ID|register_array[22][15]~q\ : std_logic;
SIGNAL \ID|register_array[18][15]~q\ : std_logic;
SIGNAL \ID|Mux16~4_combout\ : std_logic;
SIGNAL \ID|Mux16~5_combout\ : std_logic;
SIGNAL \ID|Mux16~8_combout\ : std_logic;
SIGNAL \ID|register_array[31][15]~q\ : std_logic;
SIGNAL \ID|register_array[27][15]~q\ : std_logic;
SIGNAL \ID|register_array[23][15]~q\ : std_logic;
SIGNAL \ID|register_array[19][15]~q\ : std_logic;
SIGNAL \ID|Mux16~9_combout\ : std_logic;
SIGNAL \ID|Mux16~10_combout\ : std_logic;
SIGNAL \ID|register_array[25][15]~q\ : std_logic;
SIGNAL \ID|register_array[17][15]~q\ : std_logic;
SIGNAL \ID|Mux16~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][15]~q\ : std_logic;
SIGNAL \ID|register_array[29][15]~q\ : std_logic;
SIGNAL \ID|Mux16~3_combout\ : std_logic;
SIGNAL \ID|Mux16~11_combout\ : std_logic;
SIGNAL \ID|register_array[3][15]~q\ : std_logic;
SIGNAL \ID|register_array[1][15]~q\ : std_logic;
SIGNAL \ID|register_array[4][15]~q\ : std_logic;
SIGNAL \ID|register_array[6][15]~q\ : std_logic;
SIGNAL \ID|Mux16~12_combout\ : std_logic;
SIGNAL \ID|register_array[5][15]~q\ : std_logic;
SIGNAL \ID|register_array[7][15]~q\ : std_logic;
SIGNAL \ID|Mux16~13_combout\ : std_logic;
SIGNAL \ID|Mux16~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][15]~q\ : std_logic;
SIGNAL \ID|Mux16~15_combout\ : std_logic;
SIGNAL \ID|Mux16~16_combout\ : std_logic;
SIGNAL \ID|register_array[15][15]~q\ : std_logic;
SIGNAL \ID|register_array[12][15]~q\ : std_logic;
SIGNAL \ID|register_array[14][15]~q\ : std_logic;
SIGNAL \ID|Mux16~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][15]~q\ : std_logic;
SIGNAL \ID|Mux16~18_combout\ : std_logic;
SIGNAL \ID|register_array[8][15]~q\ : std_logic;
SIGNAL \ID|register_array[9][15]~q\ : std_logic;
SIGNAL \ID|Mux16~0_combout\ : std_logic;
SIGNAL \ID|register_array[11][15]~q\ : std_logic;
SIGNAL \ID|Mux16~1_combout\ : std_logic;
SIGNAL \ID|Mux16~19_combout\ : std_logic;
SIGNAL \EXE|Add1~18_combout\ : std_logic;
SIGNAL \EXE|Add1~65\ : std_logic;
SIGNAL \EXE|Add1~67\ : std_logic;
SIGNAL \EXE|Add1~68_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[16]~18_combout\ : std_logic;
SIGNAL \ID|register_array[14][18]~q\ : std_logic;
SIGNAL \ID|register_array[15][18]~q\ : std_logic;
SIGNAL \ID|register_array[13][18]~q\ : std_logic;
SIGNAL \ID|register_array[12][18]~q\ : std_logic;
SIGNAL \ID|Mux13~17_combout\ : std_logic;
SIGNAL \ID|Mux13~18_combout\ : std_logic;
SIGNAL \ID|register_array[11][18]~q\ : std_logic;
SIGNAL \ID|register_array[9][18]~q\ : std_logic;
SIGNAL \ID|register_array[10][18]~q\ : std_logic;
SIGNAL \ID|register_array[8][18]~q\ : std_logic;
SIGNAL \ID|Mux13~10_combout\ : std_logic;
SIGNAL \ID|Mux13~11_combout\ : std_logic;
SIGNAL \ID|register_array[5][18]~q\ : std_logic;
SIGNAL \ID|register_array[4][18]~q\ : std_logic;
SIGNAL \ID|Mux13~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][18]~q\ : std_logic;
SIGNAL \ID|Mux13~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][18]~q\ : std_logic;
SIGNAL \ID|Mux13~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][18]~q\ : std_logic;
SIGNAL \ID|register_array[3][18]~q\ : std_logic;
SIGNAL \ID|Mux13~15_combout\ : std_logic;
SIGNAL \ID|Mux13~16_combout\ : std_logic;
SIGNAL \ID|register_array[23][18]~q\ : std_logic;
SIGNAL \ID|register_array[19][18]~q\ : std_logic;
SIGNAL \ID|Mux13~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][18]~q\ : std_logic;
SIGNAL \ID|register_array[31][18]~q\ : std_logic;
SIGNAL \ID|Mux13~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][18]~q\ : std_logic;
SIGNAL \ID|register_array[18][18]~q\ : std_logic;
SIGNAL \ID|Mux13~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][18]~q\ : std_logic;
SIGNAL \ID|register_array[30][18]~q\ : std_logic;
SIGNAL \ID|Mux13~1_combout\ : std_logic;
SIGNAL \ID|register_array[29][18]~q\ : std_logic;
SIGNAL \ID|register_array[21][18]~q\ : std_logic;
SIGNAL \ID|register_array[17][18]~q\ : std_logic;
SIGNAL \ID|register_array[25][18]~q\ : std_logic;
SIGNAL \ID|Mux13~2_combout\ : std_logic;
SIGNAL \ID|Mux13~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][18]~q\ : std_logic;
SIGNAL \ID|register_array[20][18]~q\ : std_logic;
SIGNAL \ID|register_array[16][18]~q\ : std_logic;
SIGNAL \ID|register_array[24][18]~q\ : std_logic;
SIGNAL \ID|Mux13~4_combout\ : std_logic;
SIGNAL \ID|Mux13~5_combout\ : std_logic;
SIGNAL \ID|Mux13~6_combout\ : std_logic;
SIGNAL \ID|Mux13~9_combout\ : std_logic;
SIGNAL \ID|Mux13~19_combout\ : std_logic;
SIGNAL \EXE|Binput[18]~83_combout\ : std_logic;
SIGNAL \EXE|Add1~119_combout\ : std_logic;
SIGNAL \EXE|Add1~15_combout\ : std_logic;
SIGNAL \ID|register_array[15][17]~q\ : std_logic;
SIGNAL \ID|register_array[14][17]~q\ : std_logic;
SIGNAL \ID|register_array[12][17]~q\ : std_logic;
SIGNAL \ID|Mux14~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][17]~q\ : std_logic;
SIGNAL \ID|Mux14~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][17]~q\ : std_logic;
SIGNAL \ID|register_array[2][17]~q\ : std_logic;
SIGNAL \ID|register_array[6][17]~q\ : std_logic;
SIGNAL \ID|register_array[4][17]~q\ : std_logic;
SIGNAL \ID|Mux14~12_combout\ : std_logic;
SIGNAL \ID|register_array[5][17]~q\ : std_logic;
SIGNAL \ID|register_array[7][17]~q\ : std_logic;
SIGNAL \ID|Mux14~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][17]~q\ : std_logic;
SIGNAL \ID|Mux14~14_combout\ : std_logic;
SIGNAL \ID|Mux14~15_combout\ : std_logic;
SIGNAL \ID|register_array[23][17]~q\ : std_logic;
SIGNAL \ID|register_array[19][17]~q\ : std_logic;
SIGNAL \ID|Mux14~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][17]~q\ : std_logic;
SIGNAL \ID|register_array[31][17]~q\ : std_logic;
SIGNAL \ID|Mux14~10_combout\ : std_logic;
SIGNAL \ID|register_array[17][17]~q\ : std_logic;
SIGNAL \ID|register_array[25][17]~q\ : std_logic;
SIGNAL \ID|Mux14~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][17]~q\ : std_logic;
SIGNAL \ID|register_array[29][17]~q\ : std_logic;
SIGNAL \ID|Mux14~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][17]~q\ : std_logic;
SIGNAL \ID|register_array[24][17]~q\ : std_logic;
SIGNAL \ID|Mux14~6_combout\ : std_logic;
SIGNAL \ID|register_array[28][17]~q\ : std_logic;
SIGNAL \ID|register_array[20][17]~q\ : std_logic;
SIGNAL \ID|Mux14~7_combout\ : std_logic;
SIGNAL \ID|register_array[22][17]~q\ : std_logic;
SIGNAL \ID|register_array[18][17]~q\ : std_logic;
SIGNAL \ID|Mux14~4_combout\ : std_logic;
SIGNAL \ID|register_array[26][17]~q\ : std_logic;
SIGNAL \ID|register_array[30][17]~q\ : std_logic;
SIGNAL \ID|Mux14~5_combout\ : std_logic;
SIGNAL \ID|Mux14~8_combout\ : std_logic;
SIGNAL \ID|Mux14~11_combout\ : std_logic;
SIGNAL \ID|Mux14~16_combout\ : std_logic;
SIGNAL \ID|register_array[11][17]~q\ : std_logic;
SIGNAL \ID|register_array[10][17]~q\ : std_logic;
SIGNAL \ID|register_array[9][17]~q\ : std_logic;
SIGNAL \ID|Mux14~0_combout\ : std_logic;
SIGNAL \ID|Mux14~1_combout\ : std_logic;
SIGNAL \ID|Mux14~19_combout\ : std_logic;
SIGNAL \EXE|Add1~16_combout\ : std_logic;
SIGNAL \EXE|Add1~69\ : std_logic;
SIGNAL \EXE|Add1~71\ : std_logic;
SIGNAL \EXE|Add1~72_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[18]~20_combout\ : std_logic;
SIGNAL \EXE|Binput[20]~85_combout\ : std_logic;
SIGNAL \ID|register_array[29][20]~q\ : std_logic;
SIGNAL \ID|register_array[21][20]~q\ : std_logic;
SIGNAL \ID|register_array[17][20]~q\ : std_logic;
SIGNAL \ID|register_array[25][20]~q\ : std_logic;
SIGNAL \ID|Mux11~2_combout\ : std_logic;
SIGNAL \ID|Mux11~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][20]~q\ : std_logic;
SIGNAL \ID|register_array[24][20]~q\ : std_logic;
SIGNAL \ID|register_array[16][20]~q\ : std_logic;
SIGNAL \ID|Mux11~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][20]~q\ : std_logic;
SIGNAL \ID|Mux11~5_combout\ : std_logic;
SIGNAL \ID|Mux11~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][20]~q\ : std_logic;
SIGNAL \ID|register_array[23][20]~q\ : std_logic;
SIGNAL \ID|Mux11~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][20]~q\ : std_logic;
SIGNAL \ID|register_array[27][20]~q\ : std_logic;
SIGNAL \ID|Mux11~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][20]~q\ : std_logic;
SIGNAL \ID|register_array[18][20]~q\ : std_logic;
SIGNAL \ID|Mux11~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][20]~q\ : std_logic;
SIGNAL \ID|register_array[30][20]~q\ : std_logic;
SIGNAL \ID|Mux11~1_combout\ : std_logic;
SIGNAL \ID|Mux11~9_combout\ : std_logic;
SIGNAL \ID|register_array[11][20]~q\ : std_logic;
SIGNAL \ID|register_array[9][20]~q\ : std_logic;
SIGNAL \ID|register_array[10][20]~q\ : std_logic;
SIGNAL \ID|register_array[8][20]~q\ : std_logic;
SIGNAL \ID|Mux11~10_combout\ : std_logic;
SIGNAL \ID|Mux11~11_combout\ : std_logic;
SIGNAL \ID|register_array[3][20]~q\ : std_logic;
SIGNAL \ID|register_array[2][20]~q\ : std_logic;
SIGNAL \ID|register_array[7][20]~q\ : std_logic;
SIGNAL \ID|register_array[5][20]~q\ : std_logic;
SIGNAL \ID|register_array[4][20]~q\ : std_logic;
SIGNAL \ID|Mux11~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][20]~q\ : std_logic;
SIGNAL \ID|Mux11~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][20]~q\ : std_logic;
SIGNAL \ID|Mux11~14_combout\ : std_logic;
SIGNAL \ID|Mux11~15_combout\ : std_logic;
SIGNAL \ID|Mux11~16_combout\ : std_logic;
SIGNAL \ID|register_array[12][20]~q\ : std_logic;
SIGNAL \ID|Mux11~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][20]~q\ : std_logic;
SIGNAL \ID|register_array[14][20]~q\ : std_logic;
SIGNAL \ID|Mux11~18_combout\ : std_logic;
SIGNAL \ID|Mux11~19_combout\ : std_logic;
SIGNAL \EXE|Add1~121_combout\ : std_logic;
SIGNAL \EXE|Add1~13_combout\ : std_logic;
SIGNAL \EXE|Add1~14_combout\ : std_logic;
SIGNAL \ID|register_array[9][19]~q\ : std_logic;
SIGNAL \ID|Mux12~0_combout\ : std_logic;
SIGNAL \ID|register_array[10][19]~q\ : std_logic;
SIGNAL \ID|register_array[11][19]~q\ : std_logic;
SIGNAL \ID|Mux12~1_combout\ : std_logic;
SIGNAL \ID|register_array[14][19]~q\ : std_logic;
SIGNAL \ID|register_array[12][19]~q\ : std_logic;
SIGNAL \ID|Mux12~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][19]~q\ : std_logic;
SIGNAL \ID|register_array[13][19]~q\ : std_logic;
SIGNAL \ID|Mux12~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][19]~q\ : std_logic;
SIGNAL \ID|register_array[2][19]~q\ : std_logic;
SIGNAL \ID|register_array[1][19]~q\ : std_logic;
SIGNAL \ID|register_array[7][19]~q\ : std_logic;
SIGNAL \ID|register_array[5][19]~q\ : std_logic;
SIGNAL \ID|register_array[4][19]~q\ : std_logic;
SIGNAL \ID|register_array[6][19]~q\ : std_logic;
SIGNAL \ID|Mux12~12_combout\ : std_logic;
SIGNAL \ID|Mux12~13_combout\ : std_logic;
SIGNAL \ID|Mux12~14_combout\ : std_logic;
SIGNAL \ID|Mux12~15_combout\ : std_logic;
SIGNAL \ID|register_array[17][19]~q\ : std_logic;
SIGNAL \ID|register_array[25][19]~q\ : std_logic;
SIGNAL \ID|Mux12~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][19]~q\ : std_logic;
SIGNAL \ID|register_array[29][19]~q\ : std_logic;
SIGNAL \ID|Mux12~3_combout\ : std_logic;
SIGNAL \ID|register_array[23][19]~q\ : std_logic;
SIGNAL \ID|register_array[19][19]~q\ : std_logic;
SIGNAL \ID|Mux12~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][19]~q\ : std_logic;
SIGNAL \ID|register_array[31][19]~q\ : std_logic;
SIGNAL \ID|Mux12~10_combout\ : std_logic;
SIGNAL \ID|register_array[18][19]~q\ : std_logic;
SIGNAL \ID|register_array[22][19]~q\ : std_logic;
SIGNAL \ID|Mux12~4_combout\ : std_logic;
SIGNAL \ID|register_array[26][19]~q\ : std_logic;
SIGNAL \ID|register_array[30][19]~q\ : std_logic;
SIGNAL \ID|Mux12~5_combout\ : std_logic;
SIGNAL \ID|register_array[16][19]~q\ : std_logic;
SIGNAL \ID|register_array[24][19]~q\ : std_logic;
SIGNAL \ID|Mux12~6_combout\ : std_logic;
SIGNAL \ID|register_array[20][19]~q\ : std_logic;
SIGNAL \ID|register_array[28][19]~q\ : std_logic;
SIGNAL \ID|Mux12~7_combout\ : std_logic;
SIGNAL \ID|Mux12~8_combout\ : std_logic;
SIGNAL \ID|Mux12~11_combout\ : std_logic;
SIGNAL \ID|Mux12~16_combout\ : std_logic;
SIGNAL \ID|Mux12~19_combout\ : std_logic;
SIGNAL \EXE|Add1~73\ : std_logic;
SIGNAL \EXE|Add1~75\ : std_logic;
SIGNAL \EXE|Add1~76_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[20]~22_combout\ : std_logic;
SIGNAL \EXE|Binput[22]~87_combout\ : std_logic;
SIGNAL \ID|register_array[29][22]~q\ : std_logic;
SIGNAL \ID|register_array[21][22]~q\ : std_logic;
SIGNAL \ID|register_array[17][22]~q\ : std_logic;
SIGNAL \ID|register_array[25][22]~q\ : std_logic;
SIGNAL \ID|Mux9~2_combout\ : std_logic;
SIGNAL \ID|Mux9~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][22]~q\ : std_logic;
SIGNAL \ID|register_array[24][22]~q\ : std_logic;
SIGNAL \ID|Mux9~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][22]~q\ : std_logic;
SIGNAL \ID|register_array[28][22]~q\ : std_logic;
SIGNAL \ID|Mux9~5_combout\ : std_logic;
SIGNAL \ID|Mux9~6_combout\ : std_logic;
SIGNAL \ID|register_array[30][22]~q\ : std_logic;
SIGNAL \ID|register_array[26][22]~q\ : std_logic;
SIGNAL \ID|register_array[18][22]~q\ : std_logic;
SIGNAL \ID|register_array[22][22]~q\ : std_logic;
SIGNAL \ID|Mux9~0_combout\ : std_logic;
SIGNAL \ID|Mux9~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][22]~q\ : std_logic;
SIGNAL \ID|register_array[23][22]~q\ : std_logic;
SIGNAL \ID|register_array[19][22]~q\ : std_logic;
SIGNAL \ID|Mux9~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][22]~q\ : std_logic;
SIGNAL \ID|Mux9~8_combout\ : std_logic;
SIGNAL \ID|Mux9~9_combout\ : std_logic;
SIGNAL \ID|register_array[3][22]~q\ : std_logic;
SIGNAL \ID|register_array[2][22]~q\ : std_logic;
SIGNAL \ID|register_array[7][22]~q\ : std_logic;
SIGNAL \ID|register_array[6][22]~q\ : std_logic;
SIGNAL \ID|register_array[4][22]~q\ : std_logic;
SIGNAL \ID|register_array[5][22]~q\ : std_logic;
SIGNAL \ID|Mux9~12_combout\ : std_logic;
SIGNAL \ID|Mux9~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][22]~q\ : std_logic;
SIGNAL \ID|Mux9~14_combout\ : std_logic;
SIGNAL \ID|Mux9~15_combout\ : std_logic;
SIGNAL \ID|register_array[8][22]~q\ : std_logic;
SIGNAL \ID|register_array[10][22]~q\ : std_logic;
SIGNAL \ID|Mux9~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][22]~q\ : std_logic;
SIGNAL \ID|register_array[11][22]~q\ : std_logic;
SIGNAL \ID|Mux9~11_combout\ : std_logic;
SIGNAL \ID|Mux9~16_combout\ : std_logic;
SIGNAL \ID|register_array[14][22]~q\ : std_logic;
SIGNAL \ID|register_array[12][22]~q\ : std_logic;
SIGNAL \ID|register_array[13][22]~q\ : std_logic;
SIGNAL \ID|Mux9~17_combout\ : std_logic;
SIGNAL \ID|Mux9~18_combout\ : std_logic;
SIGNAL \ID|Mux9~19_combout\ : std_logic;
SIGNAL \EXE|Add1~123_combout\ : std_logic;
SIGNAL \EXE|Add1~11_combout\ : std_logic;
SIGNAL \ID|register_array[8][21]~q\ : std_logic;
SIGNAL \ID|register_array[9][21]~q\ : std_logic;
SIGNAL \ID|Mux10~0_combout\ : std_logic;
SIGNAL \ID|register_array[10][21]~q\ : std_logic;
SIGNAL \ID|register_array[11][21]~q\ : std_logic;
SIGNAL \ID|Mux10~1_combout\ : std_logic;
SIGNAL \ID|register_array[14][21]~q\ : std_logic;
SIGNAL \ID|register_array[12][21]~q\ : std_logic;
SIGNAL \ID|Mux10~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][21]~q\ : std_logic;
SIGNAL \ID|register_array[13][21]~q\ : std_logic;
SIGNAL \ID|Mux10~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][21]~q\ : std_logic;
SIGNAL \ID|register_array[4][21]~q\ : std_logic;
SIGNAL \ID|Mux10~12_combout\ : std_logic;
SIGNAL \ID|register_array[5][21]~q\ : std_logic;
SIGNAL \ID|register_array[7][21]~q\ : std_logic;
SIGNAL \ID|Mux10~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][21]~q\ : std_logic;
SIGNAL \ID|Mux10~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][21]~q\ : std_logic;
SIGNAL \ID|Mux10~15_combout\ : std_logic;
SIGNAL \ID|register_array[22][21]~q\ : std_logic;
SIGNAL \ID|register_array[18][21]~q\ : std_logic;
SIGNAL \ID|Mux10~4_combout\ : std_logic;
SIGNAL \ID|register_array[30][21]~q\ : std_logic;
SIGNAL \ID|register_array[26][21]~q\ : std_logic;
SIGNAL \ID|Mux10~5_combout\ : std_logic;
SIGNAL \ID|register_array[16][21]~q\ : std_logic;
SIGNAL \ID|register_array[24][21]~q\ : std_logic;
SIGNAL \ID|Mux10~6_combout\ : std_logic;
SIGNAL \ID|register_array[20][21]~q\ : std_logic;
SIGNAL \ID|register_array[28][21]~q\ : std_logic;
SIGNAL \ID|Mux10~7_combout\ : std_logic;
SIGNAL \ID|Mux10~8_combout\ : std_logic;
SIGNAL \ID|register_array[17][21]~q\ : std_logic;
SIGNAL \ID|register_array[25][21]~q\ : std_logic;
SIGNAL \ID|Mux10~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][21]~q\ : std_logic;
SIGNAL \ID|register_array[29][21]~q\ : std_logic;
SIGNAL \ID|Mux10~3_combout\ : std_logic;
SIGNAL \ID|register_array[31][21]~q\ : std_logic;
SIGNAL \ID|register_array[19][21]~q\ : std_logic;
SIGNAL \ID|register_array[23][21]~q\ : std_logic;
SIGNAL \ID|Mux10~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][21]~q\ : std_logic;
SIGNAL \ID|Mux10~10_combout\ : std_logic;
SIGNAL \ID|Mux10~11_combout\ : std_logic;
SIGNAL \ID|Mux10~16_combout\ : std_logic;
SIGNAL \ID|Mux10~19_combout\ : std_logic;
SIGNAL \EXE|Add1~12_combout\ : std_logic;
SIGNAL \EXE|Add1~77\ : std_logic;
SIGNAL \EXE|Add1~79\ : std_logic;
SIGNAL \EXE|Add1~80_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[22]~24_combout\ : std_logic;
SIGNAL \EXE|Add1~9_combout\ : std_logic;
SIGNAL \ID|register_array[14][24]~q\ : std_logic;
SIGNAL \ID|register_array[12][24]~q\ : std_logic;
SIGNAL \ID|register_array[13][24]~q\ : std_logic;
SIGNAL \ID|Mux7~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][24]~q\ : std_logic;
SIGNAL \ID|Mux7~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][24]~q\ : std_logic;
SIGNAL \ID|register_array[7][24]~q\ : std_logic;
SIGNAL \ID|register_array[6][24]~q\ : std_logic;
SIGNAL \ID|register_array[5][24]~q\ : std_logic;
SIGNAL \ID|register_array[4][24]~q\ : std_logic;
SIGNAL \ID|Mux7~12_combout\ : std_logic;
SIGNAL \ID|Mux7~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][24]~q\ : std_logic;
SIGNAL \ID|Mux7~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][24]~q\ : std_logic;
SIGNAL \ID|Mux7~15_combout\ : std_logic;
SIGNAL \ID|register_array[11][24]~q\ : std_logic;
SIGNAL \ID|register_array[9][24]~q\ : std_logic;
SIGNAL \ID|register_array[10][24]~q\ : std_logic;
SIGNAL \ID|register_array[8][24]~q\ : std_logic;
SIGNAL \ID|Mux7~10_combout\ : std_logic;
SIGNAL \ID|Mux7~11_combout\ : std_logic;
SIGNAL \ID|Mux7~16_combout\ : std_logic;
SIGNAL \ID|register_array[22][24]~q\ : std_logic;
SIGNAL \ID|register_array[18][24]~q\ : std_logic;
SIGNAL \ID|Mux7~0_combout\ : std_logic;
SIGNAL \ID|register_array[30][24]~q\ : std_logic;
SIGNAL \ID|Mux7~1_combout\ : std_logic;
SIGNAL \ID|register_array[23][24]~q\ : std_logic;
SIGNAL \ID|register_array[19][24]~q\ : std_logic;
SIGNAL \ID|Mux7~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][24]~q\ : std_logic;
SIGNAL \ID|register_array[31][24]~q\ : std_logic;
SIGNAL \ID|Mux7~8_combout\ : std_logic;
SIGNAL \ID|register_array[16][24]~q\ : std_logic;
SIGNAL \ID|register_array[24][24]~q\ : std_logic;
SIGNAL \ID|Mux7~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][24]~q\ : std_logic;
SIGNAL \ID|register_array[28][24]~q\ : std_logic;
SIGNAL \ID|Mux7~5_combout\ : std_logic;
SIGNAL \ID|register_array[29][24]~q\ : std_logic;
SIGNAL \ID|register_array[21][24]~q\ : std_logic;
SIGNAL \ID|register_array[17][24]~q\ : std_logic;
SIGNAL \ID|register_array[25][24]~q\ : std_logic;
SIGNAL \ID|Mux7~2_combout\ : std_logic;
SIGNAL \ID|Mux7~3_combout\ : std_logic;
SIGNAL \ID|Mux7~6_combout\ : std_logic;
SIGNAL \ID|Mux7~9_combout\ : std_logic;
SIGNAL \ID|Mux7~19_combout\ : std_logic;
SIGNAL \EXE|Add1~10_combout\ : std_logic;
SIGNAL \ID|register_array[14][23]~q\ : std_logic;
SIGNAL \ID|register_array[12][23]~q\ : std_logic;
SIGNAL \ID|Mux8~22_combout\ : std_logic;
SIGNAL \ID|register_array[13][23]~q\ : std_logic;
SIGNAL \ID|Mux8~23_combout\ : std_logic;
SIGNAL \ID|register_array[9][23]~q\ : std_logic;
SIGNAL \ID|register_array[8][23]~q\ : std_logic;
SIGNAL \ID|Mux8~5_combout\ : std_logic;
SIGNAL \ID|register_array[10][23]~q\ : std_logic;
SIGNAL \ID|register_array[11][23]~q\ : std_logic;
SIGNAL \ID|Mux8~6_combout\ : std_logic;
SIGNAL \ID|register_array[30][23]~q\ : std_logic;
SIGNAL \ID|register_array[18][23]~q\ : std_logic;
SIGNAL \ID|register_array[22][23]~q\ : std_logic;
SIGNAL \ID|Mux8~9_combout\ : std_logic;
SIGNAL \ID|register_array[26][23]~q\ : std_logic;
SIGNAL \ID|Mux8~10_combout\ : std_logic;
SIGNAL \ID|register_array[28][23]~q\ : std_logic;
SIGNAL \ID|register_array[20][23]~q\ : std_logic;
SIGNAL \ID|register_array[24][23]~q\ : std_logic;
SIGNAL \ID|register_array[16][23]~q\ : std_logic;
SIGNAL \ID|Mux8~11_combout\ : std_logic;
SIGNAL \ID|Mux8~12_combout\ : std_logic;
SIGNAL \ID|Mux8~13_combout\ : std_logic;
SIGNAL \ID|register_array[31][23]~q\ : std_logic;
SIGNAL \ID|register_array[27][23]~q\ : std_logic;
SIGNAL \ID|register_array[19][23]~q\ : std_logic;
SIGNAL \ID|register_array[23][23]~q\ : std_logic;
SIGNAL \ID|Mux8~14_combout\ : std_logic;
SIGNAL \ID|Mux8~15_combout\ : std_logic;
SIGNAL \ID|register_array[29][23]~q\ : std_logic;
SIGNAL \ID|register_array[21][23]~q\ : std_logic;
SIGNAL \ID|register_array[17][23]~q\ : std_logic;
SIGNAL \ID|register_array[25][23]~q\ : std_logic;
SIGNAL \ID|Mux8~7_combout\ : std_logic;
SIGNAL \ID|Mux8~8_combout\ : std_logic;
SIGNAL \ID|Mux8~16_combout\ : std_logic;
SIGNAL \ID|register_array[4][23]~q\ : std_logic;
SIGNAL \ID|register_array[6][23]~q\ : std_logic;
SIGNAL \ID|Mux8~17_combout\ : std_logic;
SIGNAL \ID|register_array[5][23]~q\ : std_logic;
SIGNAL \ID|register_array[7][23]~q\ : std_logic;
SIGNAL \ID|Mux8~18_combout\ : std_logic;
SIGNAL \ID|register_array[1][23]~q\ : std_logic;
SIGNAL \ID|Mux8~19_combout\ : std_logic;
SIGNAL \ID|register_array[2][23]~q\ : std_logic;
SIGNAL \ID|register_array[3][23]~q\ : std_logic;
SIGNAL \ID|Mux8~20_combout\ : std_logic;
SIGNAL \ID|Mux8~21_combout\ : std_logic;
SIGNAL \ID|Mux8~24_combout\ : std_logic;
SIGNAL \EXE|Add1~81\ : std_logic;
SIGNAL \EXE|Add1~83\ : std_logic;
SIGNAL \EXE|Add1~84_combout\ : std_logic;
SIGNAL \EXE|Binput[24]~89_combout\ : std_logic;
SIGNAL \EXE|Add1~125_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[24]~26_combout\ : std_logic;
SIGNAL \EXE|Binput[27]~92_combout\ : std_logic;
SIGNAL \ID|register_array[3][27]~q\ : std_logic;
SIGNAL \ID|register_array[2][27]~q\ : std_logic;
SIGNAL \ID|register_array[7][27]~q\ : std_logic;
SIGNAL \ID|register_array[5][27]~q\ : std_logic;
SIGNAL \ID|register_array[4][27]~q\ : std_logic;
SIGNAL \ID|register_array[6][27]~q\ : std_logic;
SIGNAL \ID|Mux4~12_combout\ : std_logic;
SIGNAL \ID|Mux4~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][27]~q\ : std_logic;
SIGNAL \ID|Mux4~14_combout\ : std_logic;
SIGNAL \ID|Mux4~15_combout\ : std_logic;
SIGNAL \ID|register_array[17][27]~q\ : std_logic;
SIGNAL \ID|register_array[25][27]~q\ : std_logic;
SIGNAL \ID|Mux4~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][27]~q\ : std_logic;
SIGNAL \ID|register_array[29][27]~q\ : std_logic;
SIGNAL \ID|Mux4~3_combout\ : std_logic;
SIGNAL \ID|register_array[30][27]~q\ : std_logic;
SIGNAL \ID|register_array[26][27]~q\ : std_logic;
SIGNAL \ID|register_array[18][27]~q\ : std_logic;
SIGNAL \ID|register_array[22][27]~q\ : std_logic;
SIGNAL \ID|Mux4~4_combout\ : std_logic;
SIGNAL \ID|Mux4~5_combout\ : std_logic;
SIGNAL \ID|register_array[28][27]~q\ : std_logic;
SIGNAL \ID|register_array[20][27]~q\ : std_logic;
SIGNAL \ID|register_array[24][27]~q\ : std_logic;
SIGNAL \ID|register_array[16][27]~q\ : std_logic;
SIGNAL \ID|Mux4~6_combout\ : std_logic;
SIGNAL \ID|Mux4~7_combout\ : std_logic;
SIGNAL \ID|Mux4~8_combout\ : std_logic;
SIGNAL \ID|register_array[19][27]~q\ : std_logic;
SIGNAL \ID|register_array[23][27]~q\ : std_logic;
SIGNAL \ID|Mux4~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][27]~q\ : std_logic;
SIGNAL \ID|register_array[31][27]~q\ : std_logic;
SIGNAL \ID|Mux4~10_combout\ : std_logic;
SIGNAL \ID|Mux4~11_combout\ : std_logic;
SIGNAL \ID|Mux4~16_combout\ : std_logic;
SIGNAL \ID|register_array[11][27]~q\ : std_logic;
SIGNAL \ID|register_array[10][27]~q\ : std_logic;
SIGNAL \ID|register_array[8][27]~q\ : std_logic;
SIGNAL \ID|register_array[9][27]~q\ : std_logic;
SIGNAL \ID|Mux4~0_combout\ : std_logic;
SIGNAL \ID|Mux4~1_combout\ : std_logic;
SIGNAL \ID|register_array[12][27]~q\ : std_logic;
SIGNAL \ID|Mux4~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][27]~q\ : std_logic;
SIGNAL \ID|register_array[15][27]~q\ : std_logic;
SIGNAL \ID|Mux4~18_combout\ : std_logic;
SIGNAL \ID|Mux4~19_combout\ : std_logic;
SIGNAL \EXE|Add1~128_combout\ : std_logic;
SIGNAL \EXE|Add1~6_combout\ : std_logic;
SIGNAL \EXE|Add1~7_combout\ : std_logic;
SIGNAL \ID|register_array[13][26]~q\ : std_logic;
SIGNAL \ID|register_array[12][26]~q\ : std_logic;
SIGNAL \ID|Mux5~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][26]~q\ : std_logic;
SIGNAL \ID|register_array[14][26]~q\ : std_logic;
SIGNAL \ID|Mux5~18_combout\ : std_logic;
SIGNAL \ID|register_array[5][26]~q\ : std_logic;
SIGNAL \ID|register_array[4][26]~q\ : std_logic;
SIGNAL \ID|Mux5~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][26]~q\ : std_logic;
SIGNAL \ID|register_array[7][26]~q\ : std_logic;
SIGNAL \ID|Mux5~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][26]~q\ : std_logic;
SIGNAL \ID|Mux5~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][26]~q\ : std_logic;
SIGNAL \ID|register_array[3][26]~q\ : std_logic;
SIGNAL \ID|Mux5~15_combout\ : std_logic;
SIGNAL \ID|register_array[11][26]~q\ : std_logic;
SIGNAL \ID|register_array[10][26]~q\ : std_logic;
SIGNAL \ID|register_array[8][26]~q\ : std_logic;
SIGNAL \ID|Mux5~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][26]~q\ : std_logic;
SIGNAL \ID|Mux5~11_combout\ : std_logic;
SIGNAL \ID|Mux5~16_combout\ : std_logic;
SIGNAL \ID|register_array[31][26]~q\ : std_logic;
SIGNAL \ID|register_array[19][26]~q\ : std_logic;
SIGNAL \ID|register_array[23][26]~q\ : std_logic;
SIGNAL \ID|Mux5~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][26]~q\ : std_logic;
SIGNAL \ID|Mux5~8_combout\ : std_logic;
SIGNAL \ID|register_array[29][26]~q\ : std_logic;
SIGNAL \ID|register_array[21][26]~q\ : std_logic;
SIGNAL \ID|register_array[25][26]~q\ : std_logic;
SIGNAL \ID|Mux5~2_combout\ : std_logic;
SIGNAL \ID|Mux5~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][26]~q\ : std_logic;
SIGNAL \ID|register_array[24][26]~q\ : std_logic;
SIGNAL \ID|Mux5~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][26]~q\ : std_logic;
SIGNAL \ID|register_array[20][26]~q\ : std_logic;
SIGNAL \ID|Mux5~5_combout\ : std_logic;
SIGNAL \ID|Mux5~6_combout\ : std_logic;
SIGNAL \ID|register_array[30][26]~q\ : std_logic;
SIGNAL \ID|register_array[26][26]~q\ : std_logic;
SIGNAL \ID|register_array[18][26]~q\ : std_logic;
SIGNAL \ID|register_array[22][26]~q\ : std_logic;
SIGNAL \ID|Mux5~0_combout\ : std_logic;
SIGNAL \ID|Mux5~1_combout\ : std_logic;
SIGNAL \ID|Mux5~9_combout\ : std_logic;
SIGNAL \ID|Mux5~19_combout\ : std_logic;
SIGNAL \EXE|Add1~8_combout\ : std_logic;
SIGNAL \ID|register_array[3][25]~q\ : std_logic;
SIGNAL \ID|register_array[1][25]~q\ : std_logic;
SIGNAL \ID|register_array[4][25]~q\ : std_logic;
SIGNAL \ID|register_array[6][25]~q\ : std_logic;
SIGNAL \ID|Mux6~12_combout\ : std_logic;
SIGNAL \ID|register_array[5][25]~q\ : std_logic;
SIGNAL \ID|register_array[7][25]~q\ : std_logic;
SIGNAL \ID|Mux6~13_combout\ : std_logic;
SIGNAL \ID|Mux6~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][25]~q\ : std_logic;
SIGNAL \ID|Mux6~15_combout\ : std_logic;
SIGNAL \ID|register_array[31][25]~q\ : std_logic;
SIGNAL \ID|register_array[23][25]~q\ : std_logic;
SIGNAL \ID|register_array[19][25]~q\ : std_logic;
SIGNAL \ID|Mux6~9_combout\ : std_logic;
SIGNAL \ID|register_array[27][25]~q\ : std_logic;
SIGNAL \ID|Mux6~10_combout\ : std_logic;
SIGNAL \ID|register_array[30][25]~q\ : std_logic;
SIGNAL \ID|register_array[26][25]~q\ : std_logic;
SIGNAL \ID|register_array[18][25]~q\ : std_logic;
SIGNAL \ID|register_array[22][25]~q\ : std_logic;
SIGNAL \ID|Mux6~4_combout\ : std_logic;
SIGNAL \ID|Mux6~5_combout\ : std_logic;
SIGNAL \ID|register_array[24][25]~q\ : std_logic;
SIGNAL \ID|register_array[16][25]~q\ : std_logic;
SIGNAL \ID|Mux6~6_combout\ : std_logic;
SIGNAL \ID|register_array[20][25]~q\ : std_logic;
SIGNAL \ID|register_array[28][25]~q\ : std_logic;
SIGNAL \ID|Mux6~7_combout\ : std_logic;
SIGNAL \ID|Mux6~8_combout\ : std_logic;
SIGNAL \ID|register_array[25][25]~q\ : std_logic;
SIGNAL \ID|register_array[17][25]~q\ : std_logic;
SIGNAL \ID|Mux6~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][25]~q\ : std_logic;
SIGNAL \ID|register_array[29][25]~q\ : std_logic;
SIGNAL \ID|Mux6~3_combout\ : std_logic;
SIGNAL \ID|Mux6~11_combout\ : std_logic;
SIGNAL \ID|Mux6~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][25]~q\ : std_logic;
SIGNAL \ID|register_array[9][25]~q\ : std_logic;
SIGNAL \ID|Mux6~0_combout\ : std_logic;
SIGNAL \ID|register_array[10][25]~q\ : std_logic;
SIGNAL \ID|register_array[11][25]~q\ : std_logic;
SIGNAL \ID|Mux6~1_combout\ : std_logic;
SIGNAL \ID|register_array[14][25]~q\ : std_logic;
SIGNAL \ID|Mux6~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][25]~q\ : std_logic;
SIGNAL \ID|register_array[15][25]~q\ : std_logic;
SIGNAL \ID|Mux6~18_combout\ : std_logic;
SIGNAL \ID|Mux6~19_combout\ : std_logic;
SIGNAL \EXE|Add1~85\ : std_logic;
SIGNAL \EXE|Add1~87\ : std_logic;
SIGNAL \EXE|Add1~89\ : std_logic;
SIGNAL \EXE|Add1~90_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[27]~29_combout\ : std_logic;
SIGNAL \EXE|Binput[28]~93_combout\ : std_logic;
SIGNAL \ID|register_array[13][28]~q\ : std_logic;
SIGNAL \ID|register_array[12][28]~q\ : std_logic;
SIGNAL \ID|Mux3~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][28]~q\ : std_logic;
SIGNAL \ID|register_array[14][28]~q\ : std_logic;
SIGNAL \ID|Mux3~18_combout\ : std_logic;
SIGNAL \ID|register_array[8][28]~q\ : std_logic;
SIGNAL \ID|register_array[10][28]~q\ : std_logic;
SIGNAL \ID|Mux3~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][28]~q\ : std_logic;
SIGNAL \ID|register_array[9][28]~q\ : std_logic;
SIGNAL \ID|Mux3~11_combout\ : std_logic;
SIGNAL \ID|register_array[3][28]~q\ : std_logic;
SIGNAL \ID|register_array[2][28]~q\ : std_logic;
SIGNAL \ID|register_array[5][28]~q\ : std_logic;
SIGNAL \ID|register_array[4][28]~q\ : std_logic;
SIGNAL \ID|Mux3~12_combout\ : std_logic;
SIGNAL \ID|register_array[6][28]~q\ : std_logic;
SIGNAL \ID|register_array[7][28]~q\ : std_logic;
SIGNAL \ID|Mux3~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][28]~q\ : std_logic;
SIGNAL \ID|Mux3~14_combout\ : std_logic;
SIGNAL \ID|Mux3~15_combout\ : std_logic;
SIGNAL \ID|Mux3~16_combout\ : std_logic;
SIGNAL \ID|register_array[30][28]~q\ : std_logic;
SIGNAL \ID|register_array[26][28]~q\ : std_logic;
SIGNAL \ID|register_array[18][28]~q\ : std_logic;
SIGNAL \ID|register_array[22][28]~q\ : std_logic;
SIGNAL \ID|Mux3~0_combout\ : std_logic;
SIGNAL \ID|Mux3~1_combout\ : std_logic;
SIGNAL \ID|register_array[29][28]~q\ : std_logic;
SIGNAL \ID|register_array[21][28]~q\ : std_logic;
SIGNAL \ID|register_array[25][28]~q\ : std_logic;
SIGNAL \ID|register_array[17][28]~q\ : std_logic;
SIGNAL \ID|Mux3~2_combout\ : std_logic;
SIGNAL \ID|Mux3~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][28]~q\ : std_logic;
SIGNAL \ID|register_array[24][28]~q\ : std_logic;
SIGNAL \ID|Mux3~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][28]~q\ : std_logic;
SIGNAL \ID|register_array[28][28]~q\ : std_logic;
SIGNAL \ID|Mux3~5_combout\ : std_logic;
SIGNAL \ID|Mux3~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][28]~q\ : std_logic;
SIGNAL \ID|Mux3~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][28]~q\ : std_logic;
SIGNAL \ID|register_array[27][28]~q\ : std_logic;
SIGNAL \ID|Mux3~8_combout\ : std_logic;
SIGNAL \ID|Mux3~9_combout\ : std_logic;
SIGNAL \ID|Mux3~19_combout\ : std_logic;
SIGNAL \EXE|Add1~129_combout\ : std_logic;
SIGNAL \EXE|Add1~5_combout\ : std_logic;
SIGNAL \EXE|Add1~91\ : std_logic;
SIGNAL \EXE|Add1~92_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[28]~30_combout\ : std_logic;
SIGNAL \ID|register_array[3][30]~q\ : std_logic;
SIGNAL \ID|register_array[1][30]~q\ : std_logic;
SIGNAL \ID|register_array[7][30]~q\ : std_logic;
SIGNAL \ID|register_array[6][30]~q\ : std_logic;
SIGNAL \ID|register_array[4][30]~q\ : std_logic;
SIGNAL \ID|register_array[5][30]~q\ : std_logic;
SIGNAL \ID|Mux1~12_combout\ : std_logic;
SIGNAL \ID|Mux1~13_combout\ : std_logic;
SIGNAL \ID|Mux1~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][30]~q\ : std_logic;
SIGNAL \ID|Mux1~15_combout\ : std_logic;
SIGNAL \ID|register_array[11][30]~q\ : std_logic;
SIGNAL \ID|register_array[8][30]~q\ : std_logic;
SIGNAL \ID|register_array[10][30]~q\ : std_logic;
SIGNAL \ID|Mux1~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][30]~q\ : std_logic;
SIGNAL \ID|Mux1~11_combout\ : std_logic;
SIGNAL \ID|Mux1~16_combout\ : std_logic;
SIGNAL \ID|register_array[18][30]~q\ : std_logic;
SIGNAL \ID|register_array[22][30]~q\ : std_logic;
SIGNAL \ID|Mux1~0_combout\ : std_logic;
SIGNAL \ID|register_array[26][30]~q\ : std_logic;
SIGNAL \ID|register_array[30][30]~q\ : std_logic;
SIGNAL \ID|Mux1~1_combout\ : std_logic;
SIGNAL \ID|register_array[28][30]~q\ : std_logic;
SIGNAL \ID|register_array[20][30]~q\ : std_logic;
SIGNAL \ID|register_array[24][30]~q\ : std_logic;
SIGNAL \ID|register_array[16][30]~q\ : std_logic;
SIGNAL \ID|Mux1~4_combout\ : std_logic;
SIGNAL \ID|Mux1~5_combout\ : std_logic;
SIGNAL \ID|register_array[29][30]~q\ : std_logic;
SIGNAL \ID|register_array[21][30]~q\ : std_logic;
SIGNAL \ID|register_array[25][30]~q\ : std_logic;
SIGNAL \ID|register_array[17][30]~q\ : std_logic;
SIGNAL \ID|Mux1~2_combout\ : std_logic;
SIGNAL \ID|Mux1~3_combout\ : std_logic;
SIGNAL \ID|Mux1~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][30]~q\ : std_logic;
SIGNAL \ID|register_array[27][30]~q\ : std_logic;
SIGNAL \ID|register_array[23][30]~q\ : std_logic;
SIGNAL \ID|register_array[19][30]~q\ : std_logic;
SIGNAL \ID|Mux1~7_combout\ : std_logic;
SIGNAL \ID|Mux1~8_combout\ : std_logic;
SIGNAL \ID|Mux1~9_combout\ : std_logic;
SIGNAL \ID|register_array[14][30]~q\ : std_logic;
SIGNAL \ID|register_array[15][30]~q\ : std_logic;
SIGNAL \ID|register_array[13][30]~q\ : std_logic;
SIGNAL \ID|Mux1~17_combout\ : std_logic;
SIGNAL \ID|Mux1~18_combout\ : std_logic;
SIGNAL \ID|Mux1~19_combout\ : std_logic;
SIGNAL \EXE|Binput[30]~95_combout\ : std_logic;
SIGNAL \EXE|Add1~131_combout\ : std_logic;
SIGNAL \EXE|Add1~3_combout\ : std_logic;
SIGNAL \ID|register_array[15][29]~q\ : std_logic;
SIGNAL \ID|register_array[14][29]~q\ : std_logic;
SIGNAL \ID|register_array[12][29]~q\ : std_logic;
SIGNAL \ID|Mux2~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][29]~q\ : std_logic;
SIGNAL \ID|Mux2~18_combout\ : std_logic;
SIGNAL \ID|register_array[1][29]~q\ : std_logic;
SIGNAL \ID|register_array[4][29]~q\ : std_logic;
SIGNAL \ID|register_array[6][29]~q\ : std_logic;
SIGNAL \ID|Mux2~12_combout\ : std_logic;
SIGNAL \ID|register_array[5][29]~q\ : std_logic;
SIGNAL \ID|register_array[7][29]~q\ : std_logic;
SIGNAL \ID|Mux2~13_combout\ : std_logic;
SIGNAL \ID|Mux2~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][29]~q\ : std_logic;
SIGNAL \ID|register_array[3][29]~q\ : std_logic;
SIGNAL \ID|Mux2~15_combout\ : std_logic;
SIGNAL \ID|register_array[18][29]~q\ : std_logic;
SIGNAL \ID|register_array[22][29]~q\ : std_logic;
SIGNAL \ID|Mux2~4_combout\ : std_logic;
SIGNAL \ID|register_array[26][29]~q\ : std_logic;
SIGNAL \ID|register_array[30][29]~q\ : std_logic;
SIGNAL \ID|Mux2~5_combout\ : std_logic;
SIGNAL \ID|register_array[28][29]~q\ : std_logic;
SIGNAL \ID|register_array[24][29]~q\ : std_logic;
SIGNAL \ID|register_array[16][29]~q\ : std_logic;
SIGNAL \ID|Mux2~6_combout\ : std_logic;
SIGNAL \ID|register_array[20][29]~q\ : std_logic;
SIGNAL \ID|Mux2~7_combout\ : std_logic;
SIGNAL \ID|Mux2~8_combout\ : std_logic;
SIGNAL \ID|register_array[25][29]~q\ : std_logic;
SIGNAL \ID|register_array[17][29]~q\ : std_logic;
SIGNAL \ID|Mux2~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][29]~q\ : std_logic;
SIGNAL \ID|register_array[29][29]~q\ : std_logic;
SIGNAL \ID|Mux2~3_combout\ : std_logic;
SIGNAL \ID|register_array[31][29]~q\ : std_logic;
SIGNAL \ID|register_array[27][29]~q\ : std_logic;
SIGNAL \ID|register_array[23][29]~q\ : std_logic;
SIGNAL \ID|register_array[19][29]~q\ : std_logic;
SIGNAL \ID|Mux2~9_combout\ : std_logic;
SIGNAL \ID|Mux2~10_combout\ : std_logic;
SIGNAL \ID|Mux2~11_combout\ : std_logic;
SIGNAL \ID|Mux2~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][29]~q\ : std_logic;
SIGNAL \ID|Mux2~0_combout\ : std_logic;
SIGNAL \ID|register_array[10][29]~q\ : std_logic;
SIGNAL \ID|register_array[11][29]~q\ : std_logic;
SIGNAL \ID|Mux2~1_combout\ : std_logic;
SIGNAL \ID|Mux2~19_combout\ : std_logic;
SIGNAL \EXE|Add1~4_combout\ : std_logic;
SIGNAL \EXE|Add1~93\ : std_logic;
SIGNAL \EXE|Add1~95\ : std_logic;
SIGNAL \EXE|Add1~96_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[30]~32_combout\ : std_logic;
SIGNAL \ID|register_array~32_combout\ : std_logic;
SIGNAL \ID|register_array[12][30]~q\ : std_logic;
SIGNAL \ID|Mux33~17_combout\ : std_logic;
SIGNAL \ID|Mux33~18_combout\ : std_logic;
SIGNAL \ID|Mux33~0_combout\ : std_logic;
SIGNAL \ID|Mux33~1_combout\ : std_logic;
SIGNAL \ID|Mux33~7_combout\ : std_logic;
SIGNAL \ID|Mux33~8_combout\ : std_logic;
SIGNAL \ID|Mux33~2_combout\ : std_logic;
SIGNAL \ID|Mux33~3_combout\ : std_logic;
SIGNAL \ID|Mux33~4_combout\ : std_logic;
SIGNAL \ID|Mux33~5_combout\ : std_logic;
SIGNAL \ID|Mux33~6_combout\ : std_logic;
SIGNAL \ID|Mux33~9_combout\ : std_logic;
SIGNAL \ID|Mux33~12_combout\ : std_logic;
SIGNAL \ID|Mux33~13_combout\ : std_logic;
SIGNAL \ID|Mux33~14_combout\ : std_logic;
SIGNAL \ID|Mux33~15_combout\ : std_logic;
SIGNAL \ID|Mux33~10_combout\ : std_logic;
SIGNAL \ID|Mux33~11_combout\ : std_logic;
SIGNAL \ID|Mux33~16_combout\ : std_logic;
SIGNAL \ID|Mux33~19_combout\ : std_logic;
SIGNAL \EXE|Add1~94_combout\ : std_logic;
SIGNAL \EXE|Binput[29]~94_combout\ : std_logic;
SIGNAL \EXE|Add1~130_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[29]~31_combout\ : std_logic;
SIGNAL \ID|register_array~33_combout\ : std_logic;
SIGNAL \ID|register_array[9][29]~q\ : std_logic;
SIGNAL \ID|Mux34~0_combout\ : std_logic;
SIGNAL \ID|Mux34~1_combout\ : std_logic;
SIGNAL \ID|Mux34~12_combout\ : std_logic;
SIGNAL \ID|Mux34~13_combout\ : std_logic;
SIGNAL \ID|Mux34~14_combout\ : std_logic;
SIGNAL \ID|Mux34~15_combout\ : std_logic;
SIGNAL \ID|Mux34~9_combout\ : std_logic;
SIGNAL \ID|Mux34~10_combout\ : std_logic;
SIGNAL \ID|Mux34~4_combout\ : std_logic;
SIGNAL \ID|Mux34~5_combout\ : std_logic;
SIGNAL \ID|Mux34~6_combout\ : std_logic;
SIGNAL \ID|Mux34~7_combout\ : std_logic;
SIGNAL \ID|Mux34~8_combout\ : std_logic;
SIGNAL \ID|Mux34~2_combout\ : std_logic;
SIGNAL \ID|Mux34~3_combout\ : std_logic;
SIGNAL \ID|Mux34~11_combout\ : std_logic;
SIGNAL \ID|Mux34~16_combout\ : std_logic;
SIGNAL \ID|Mux34~17_combout\ : std_logic;
SIGNAL \ID|Mux34~18_combout\ : std_logic;
SIGNAL \ID|Mux34~19_combout\ : std_logic;
SIGNAL \ID|register_array~34_combout\ : std_logic;
SIGNAL \ID|register_array[23][28]~q\ : std_logic;
SIGNAL \ID|Mux35~7_combout\ : std_logic;
SIGNAL \ID|Mux35~8_combout\ : std_logic;
SIGNAL \ID|Mux35~0_combout\ : std_logic;
SIGNAL \ID|Mux35~1_combout\ : std_logic;
SIGNAL \ID|Mux35~4_combout\ : std_logic;
SIGNAL \ID|Mux35~5_combout\ : std_logic;
SIGNAL \ID|Mux35~2_combout\ : std_logic;
SIGNAL \ID|Mux35~3_combout\ : std_logic;
SIGNAL \ID|Mux35~6_combout\ : std_logic;
SIGNAL \ID|Mux35~9_combout\ : std_logic;
SIGNAL \ID|Mux35~17_combout\ : std_logic;
SIGNAL \ID|Mux35~18_combout\ : std_logic;
SIGNAL \ID|Mux35~12_combout\ : std_logic;
SIGNAL \ID|Mux35~13_combout\ : std_logic;
SIGNAL \ID|Mux35~14_combout\ : std_logic;
SIGNAL \ID|Mux35~15_combout\ : std_logic;
SIGNAL \ID|Mux35~10_combout\ : std_logic;
SIGNAL \ID|Mux35~11_combout\ : std_logic;
SIGNAL \ID|Mux35~16_combout\ : std_logic;
SIGNAL \ID|Mux35~19_combout\ : std_logic;
SIGNAL \ID|register_array~35_combout\ : std_logic;
SIGNAL \ID|register_array[14][27]~q\ : std_logic;
SIGNAL \ID|Mux36~17_combout\ : std_logic;
SIGNAL \ID|Mux36~18_combout\ : std_logic;
SIGNAL \ID|Mux36~0_combout\ : std_logic;
SIGNAL \ID|Mux36~1_combout\ : std_logic;
SIGNAL \ID|Mux36~12_combout\ : std_logic;
SIGNAL \ID|Mux36~13_combout\ : std_logic;
SIGNAL \ID|Mux36~14_combout\ : std_logic;
SIGNAL \ID|Mux36~15_combout\ : std_logic;
SIGNAL \ID|Mux36~9_combout\ : std_logic;
SIGNAL \ID|Mux36~10_combout\ : std_logic;
SIGNAL \ID|Mux36~2_combout\ : std_logic;
SIGNAL \ID|Mux36~3_combout\ : std_logic;
SIGNAL \ID|Mux36~4_combout\ : std_logic;
SIGNAL \ID|Mux36~5_combout\ : std_logic;
SIGNAL \ID|Mux36~6_combout\ : std_logic;
SIGNAL \ID|Mux36~7_combout\ : std_logic;
SIGNAL \ID|Mux36~8_combout\ : std_logic;
SIGNAL \ID|Mux36~11_combout\ : std_logic;
SIGNAL \ID|Mux36~16_combout\ : std_logic;
SIGNAL \ID|Mux36~19_combout\ : std_logic;
SIGNAL \EXE|Add1~88_combout\ : std_logic;
SIGNAL \EXE|Binput[26]~91_combout\ : std_logic;
SIGNAL \EXE|Add1~127_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[26]~28_combout\ : std_logic;
SIGNAL \ID|register_array~36_combout\ : std_logic;
SIGNAL \ID|register_array[17][26]~q\ : std_logic;
SIGNAL \ID|Mux37~2_combout\ : std_logic;
SIGNAL \ID|Mux37~3_combout\ : std_logic;
SIGNAL \ID|Mux37~4_combout\ : std_logic;
SIGNAL \ID|Mux37~5_combout\ : std_logic;
SIGNAL \ID|Mux37~6_combout\ : std_logic;
SIGNAL \ID|Mux37~0_combout\ : std_logic;
SIGNAL \ID|Mux37~1_combout\ : std_logic;
SIGNAL \ID|Mux37~7_combout\ : std_logic;
SIGNAL \ID|Mux37~8_combout\ : std_logic;
SIGNAL \ID|Mux37~9_combout\ : std_logic;
SIGNAL \ID|Mux37~17_combout\ : std_logic;
SIGNAL \ID|Mux37~18_combout\ : std_logic;
SIGNAL \ID|Mux37~12_combout\ : std_logic;
SIGNAL \ID|Mux37~13_combout\ : std_logic;
SIGNAL \ID|Mux37~14_combout\ : std_logic;
SIGNAL \ID|Mux37~15_combout\ : std_logic;
SIGNAL \ID|Mux37~10_combout\ : std_logic;
SIGNAL \ID|Mux37~11_combout\ : std_logic;
SIGNAL \ID|Mux37~16_combout\ : std_logic;
SIGNAL \ID|Mux37~19_combout\ : std_logic;
SIGNAL \EXE|Binput[25]~90_combout\ : std_logic;
SIGNAL \EXE|Add1~126_combout\ : std_logic;
SIGNAL \EXE|Add1~86_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[25]~27_combout\ : std_logic;
SIGNAL \ID|register_array~37_combout\ : std_logic;
SIGNAL \ID|register_array[12][25]~q\ : std_logic;
SIGNAL \ID|Mux38~17_combout\ : std_logic;
SIGNAL \ID|Mux38~18_combout\ : std_logic;
SIGNAL \ID|Mux38~12_combout\ : std_logic;
SIGNAL \ID|Mux38~13_combout\ : std_logic;
SIGNAL \ID|Mux38~14_combout\ : std_logic;
SIGNAL \ID|Mux38~15_combout\ : std_logic;
SIGNAL \ID|Mux38~2_combout\ : std_logic;
SIGNAL \ID|Mux38~3_combout\ : std_logic;
SIGNAL \ID|Mux38~9_combout\ : std_logic;
SIGNAL \ID|Mux38~10_combout\ : std_logic;
SIGNAL \ID|Mux38~6_combout\ : std_logic;
SIGNAL \ID|Mux38~7_combout\ : std_logic;
SIGNAL \ID|Mux38~4_combout\ : std_logic;
SIGNAL \ID|Mux38~5_combout\ : std_logic;
SIGNAL \ID|Mux38~8_combout\ : std_logic;
SIGNAL \ID|Mux38~11_combout\ : std_logic;
SIGNAL \ID|Mux38~16_combout\ : std_logic;
SIGNAL \ID|Mux38~0_combout\ : std_logic;
SIGNAL \ID|Mux38~1_combout\ : std_logic;
SIGNAL \ID|Mux38~19_combout\ : std_logic;
SIGNAL \ID|register_array~38_combout\ : std_logic;
SIGNAL \ID|register_array[26][24]~q\ : std_logic;
SIGNAL \ID|Mux39~0_combout\ : std_logic;
SIGNAL \ID|Mux39~1_combout\ : std_logic;
SIGNAL \ID|Mux39~7_combout\ : std_logic;
SIGNAL \ID|Mux39~8_combout\ : std_logic;
SIGNAL \ID|Mux39~2_combout\ : std_logic;
SIGNAL \ID|Mux39~3_combout\ : std_logic;
SIGNAL \ID|Mux39~4_combout\ : std_logic;
SIGNAL \ID|Mux39~5_combout\ : std_logic;
SIGNAL \ID|Mux39~6_combout\ : std_logic;
SIGNAL \ID|Mux39~9_combout\ : std_logic;
SIGNAL \ID|Mux39~12_combout\ : std_logic;
SIGNAL \ID|Mux39~13_combout\ : std_logic;
SIGNAL \ID|Mux39~14_combout\ : std_logic;
SIGNAL \ID|Mux39~15_combout\ : std_logic;
SIGNAL \ID|Mux39~10_combout\ : std_logic;
SIGNAL \ID|Mux39~11_combout\ : std_logic;
SIGNAL \ID|Mux39~16_combout\ : std_logic;
SIGNAL \ID|Mux39~17_combout\ : std_logic;
SIGNAL \ID|Mux39~18_combout\ : std_logic;
SIGNAL \ID|Mux39~19_combout\ : std_logic;
SIGNAL \EXE|Binput[23]~88_combout\ : std_logic;
SIGNAL \EXE|Add1~124_combout\ : std_logic;
SIGNAL \EXE|Add1~82_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[23]~25_combout\ : std_logic;
SIGNAL \ID|register_array~39_combout\ : std_logic;
SIGNAL \ID|register_array[15][23]~q\ : std_logic;
SIGNAL \ID|Mux40~17_combout\ : std_logic;
SIGNAL \ID|Mux40~18_combout\ : std_logic;
SIGNAL \ID|Mux40~0_combout\ : std_logic;
SIGNAL \ID|Mux40~1_combout\ : std_logic;
SIGNAL \ID|Mux40~12_combout\ : std_logic;
SIGNAL \ID|Mux40~13_combout\ : std_logic;
SIGNAL \ID|Mux40~14_combout\ : std_logic;
SIGNAL \ID|Mux40~15_combout\ : std_logic;
SIGNAL \ID|Mux40~2_combout\ : std_logic;
SIGNAL \ID|Mux40~3_combout\ : std_logic;
SIGNAL \ID|Mux40~4_combout\ : std_logic;
SIGNAL \ID|Mux40~5_combout\ : std_logic;
SIGNAL \ID|Mux40~6_combout\ : std_logic;
SIGNAL \ID|Mux40~7_combout\ : std_logic;
SIGNAL \ID|Mux40~8_combout\ : std_logic;
SIGNAL \ID|Mux40~9_combout\ : std_logic;
SIGNAL \ID|Mux40~10_combout\ : std_logic;
SIGNAL \ID|Mux40~11_combout\ : std_logic;
SIGNAL \ID|Mux40~16_combout\ : std_logic;
SIGNAL \ID|Mux40~19_combout\ : std_logic;
SIGNAL \ID|register_array~40_combout\ : std_logic;
SIGNAL \ID|register_array[15][22]~q\ : std_logic;
SIGNAL \ID|Mux41~17_combout\ : std_logic;
SIGNAL \ID|Mux41~18_combout\ : std_logic;
SIGNAL \ID|Mux41~12_combout\ : std_logic;
SIGNAL \ID|Mux41~13_combout\ : std_logic;
SIGNAL \ID|Mux41~14_combout\ : std_logic;
SIGNAL \ID|Mux41~15_combout\ : std_logic;
SIGNAL \ID|Mux41~10_combout\ : std_logic;
SIGNAL \ID|Mux41~11_combout\ : std_logic;
SIGNAL \ID|Mux41~16_combout\ : std_logic;
SIGNAL \ID|Mux41~7_combout\ : std_logic;
SIGNAL \ID|Mux41~8_combout\ : std_logic;
SIGNAL \ID|Mux41~0_combout\ : std_logic;
SIGNAL \ID|Mux41~1_combout\ : std_logic;
SIGNAL \ID|Mux41~2_combout\ : std_logic;
SIGNAL \ID|Mux41~3_combout\ : std_logic;
SIGNAL \ID|Mux41~4_combout\ : std_logic;
SIGNAL \ID|Mux41~5_combout\ : std_logic;
SIGNAL \ID|Mux41~6_combout\ : std_logic;
SIGNAL \ID|Mux41~9_combout\ : std_logic;
SIGNAL \ID|Mux41~19_combout\ : std_logic;
SIGNAL \EXE|Add1~78_combout\ : std_logic;
SIGNAL \EXE|Binput[21]~86_combout\ : std_logic;
SIGNAL \EXE|Add1~122_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[21]~23_combout\ : std_logic;
SIGNAL \ID|register_array~41_combout\ : std_logic;
SIGNAL \ID|register_array[2][21]~q\ : std_logic;
SIGNAL \ID|Mux42~12_combout\ : std_logic;
SIGNAL \ID|Mux42~13_combout\ : std_logic;
SIGNAL \ID|Mux42~14_combout\ : std_logic;
SIGNAL \ID|Mux42~15_combout\ : std_logic;
SIGNAL \ID|Mux42~9_combout\ : std_logic;
SIGNAL \ID|Mux42~10_combout\ : std_logic;
SIGNAL \ID|Mux42~2_combout\ : std_logic;
SIGNAL \ID|Mux42~3_combout\ : std_logic;
SIGNAL \ID|Mux42~6_combout\ : std_logic;
SIGNAL \ID|Mux42~7_combout\ : std_logic;
SIGNAL \ID|Mux42~4_combout\ : std_logic;
SIGNAL \ID|Mux42~5_combout\ : std_logic;
SIGNAL \ID|Mux42~8_combout\ : std_logic;
SIGNAL \ID|Mux42~11_combout\ : std_logic;
SIGNAL \ID|Mux42~16_combout\ : std_logic;
SIGNAL \ID|Mux42~0_combout\ : std_logic;
SIGNAL \ID|Mux42~1_combout\ : std_logic;
SIGNAL \ID|Mux42~17_combout\ : std_logic;
SIGNAL \ID|Mux42~18_combout\ : std_logic;
SIGNAL \ID|Mux42~19_combout\ : std_logic;
SIGNAL \ID|register_array~42_combout\ : std_logic;
SIGNAL \ID|register_array[13][20]~q\ : std_logic;
SIGNAL \ID|Mux43~17_combout\ : std_logic;
SIGNAL \ID|Mux43~18_combout\ : std_logic;
SIGNAL \ID|Mux43~10_combout\ : std_logic;
SIGNAL \ID|Mux43~11_combout\ : std_logic;
SIGNAL \ID|Mux43~12_combout\ : std_logic;
SIGNAL \ID|Mux43~13_combout\ : std_logic;
SIGNAL \ID|Mux43~14_combout\ : std_logic;
SIGNAL \ID|Mux43~15_combout\ : std_logic;
SIGNAL \ID|Mux43~16_combout\ : std_logic;
SIGNAL \ID|Mux43~2_combout\ : std_logic;
SIGNAL \ID|Mux43~3_combout\ : std_logic;
SIGNAL \ID|Mux43~4_combout\ : std_logic;
SIGNAL \ID|Mux43~5_combout\ : std_logic;
SIGNAL \ID|Mux43~6_combout\ : std_logic;
SIGNAL \ID|Mux43~0_combout\ : std_logic;
SIGNAL \ID|Mux43~1_combout\ : std_logic;
SIGNAL \ID|Mux43~7_combout\ : std_logic;
SIGNAL \ID|Mux43~8_combout\ : std_logic;
SIGNAL \ID|Mux43~9_combout\ : std_logic;
SIGNAL \ID|Mux43~19_combout\ : std_logic;
SIGNAL \EXE|Binput[19]~84_combout\ : std_logic;
SIGNAL \EXE|Add1~120_combout\ : std_logic;
SIGNAL \EXE|Add1~74_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[19]~21_combout\ : std_logic;
SIGNAL \ID|register_array~43_combout\ : std_logic;
SIGNAL \ID|register_array[8][19]~q\ : std_logic;
SIGNAL \ID|Mux44~0_combout\ : std_logic;
SIGNAL \ID|Mux44~1_combout\ : std_logic;
SIGNAL \ID|Mux44~17_combout\ : std_logic;
SIGNAL \ID|Mux44~18_combout\ : std_logic;
SIGNAL \ID|Mux44~12_combout\ : std_logic;
SIGNAL \ID|Mux44~13_combout\ : std_logic;
SIGNAL \ID|Mux44~14_combout\ : std_logic;
SIGNAL \ID|Mux44~15_combout\ : std_logic;
SIGNAL \ID|Mux44~2_combout\ : std_logic;
SIGNAL \ID|Mux44~3_combout\ : std_logic;
SIGNAL \ID|Mux44~9_combout\ : std_logic;
SIGNAL \ID|Mux44~10_combout\ : std_logic;
SIGNAL \ID|Mux44~6_combout\ : std_logic;
SIGNAL \ID|Mux44~7_combout\ : std_logic;
SIGNAL \ID|Mux44~4_combout\ : std_logic;
SIGNAL \ID|Mux44~5_combout\ : std_logic;
SIGNAL \ID|Mux44~8_combout\ : std_logic;
SIGNAL \ID|Mux44~11_combout\ : std_logic;
SIGNAL \ID|Mux44~16_combout\ : std_logic;
SIGNAL \ID|Mux44~19_combout\ : std_logic;
SIGNAL \ID|register_array~44_combout\ : std_logic;
SIGNAL \ID|register_array[6][18]~q\ : std_logic;
SIGNAL \ID|Mux45~12_combout\ : std_logic;
SIGNAL \ID|Mux45~13_combout\ : std_logic;
SIGNAL \ID|Mux45~14_combout\ : std_logic;
SIGNAL \ID|Mux45~15_combout\ : std_logic;
SIGNAL \ID|Mux45~10_combout\ : std_logic;
SIGNAL \ID|Mux45~11_combout\ : std_logic;
SIGNAL \ID|Mux45~16_combout\ : std_logic;
SIGNAL \ID|Mux45~4_combout\ : std_logic;
SIGNAL \ID|Mux45~5_combout\ : std_logic;
SIGNAL \ID|Mux45~2_combout\ : std_logic;
SIGNAL \ID|Mux45~3_combout\ : std_logic;
SIGNAL \ID|Mux45~6_combout\ : std_logic;
SIGNAL \ID|Mux45~0_combout\ : std_logic;
SIGNAL \ID|Mux45~1_combout\ : std_logic;
SIGNAL \ID|Mux45~7_combout\ : std_logic;
SIGNAL \ID|Mux45~8_combout\ : std_logic;
SIGNAL \ID|Mux45~9_combout\ : std_logic;
SIGNAL \ID|Mux45~17_combout\ : std_logic;
SIGNAL \ID|Mux45~18_combout\ : std_logic;
SIGNAL \ID|Mux45~19_combout\ : std_logic;
SIGNAL \EXE|Binput[17]~82_combout\ : std_logic;
SIGNAL \EXE|Add1~118_combout\ : std_logic;
SIGNAL \EXE|Add1~70_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[17]~19_combout\ : std_logic;
SIGNAL \ID|register_array~45_combout\ : std_logic;
SIGNAL \ID|register_array[8][17]~q\ : std_logic;
SIGNAL \ID|Mux46~0_combout\ : std_logic;
SIGNAL \ID|Mux46~1_combout\ : std_logic;
SIGNAL \ID|Mux46~17_combout\ : std_logic;
SIGNAL \ID|Mux46~18_combout\ : std_logic;
SIGNAL \ID|Mux46~12_combout\ : std_logic;
SIGNAL \ID|Mux46~13_combout\ : std_logic;
SIGNAL \ID|Mux46~14_combout\ : std_logic;
SIGNAL \ID|Mux46~15_combout\ : std_logic;
SIGNAL \ID|Mux46~2_combout\ : std_logic;
SIGNAL \ID|Mux46~3_combout\ : std_logic;
SIGNAL \ID|Mux46~9_combout\ : std_logic;
SIGNAL \ID|Mux46~10_combout\ : std_logic;
SIGNAL \ID|Mux46~4_combout\ : std_logic;
SIGNAL \ID|Mux46~5_combout\ : std_logic;
SIGNAL \ID|Mux46~6_combout\ : std_logic;
SIGNAL \ID|Mux46~7_combout\ : std_logic;
SIGNAL \ID|Mux46~8_combout\ : std_logic;
SIGNAL \ID|Mux46~11_combout\ : std_logic;
SIGNAL \ID|Mux46~16_combout\ : std_logic;
SIGNAL \ID|Mux46~19_combout\ : std_logic;
SIGNAL \ID|register_array~46_combout\ : std_logic;
SIGNAL \ID|register_array[9][16]~q\ : std_logic;
SIGNAL \ID|Mux47~10_combout\ : std_logic;
SIGNAL \ID|Mux47~11_combout\ : std_logic;
SIGNAL \ID|Mux47~12_combout\ : std_logic;
SIGNAL \ID|Mux47~13_combout\ : std_logic;
SIGNAL \ID|Mux47~14_combout\ : std_logic;
SIGNAL \ID|Mux47~15_combout\ : std_logic;
SIGNAL \ID|Mux47~16_combout\ : std_logic;
SIGNAL \ID|Mux47~7_combout\ : std_logic;
SIGNAL \ID|Mux47~8_combout\ : std_logic;
SIGNAL \ID|Mux47~2_combout\ : std_logic;
SIGNAL \ID|Mux47~3_combout\ : std_logic;
SIGNAL \ID|Mux47~4_combout\ : std_logic;
SIGNAL \ID|Mux47~5_combout\ : std_logic;
SIGNAL \ID|Mux47~6_combout\ : std_logic;
SIGNAL \ID|Mux47~0_combout\ : std_logic;
SIGNAL \ID|Mux47~1_combout\ : std_logic;
SIGNAL \ID|Mux47~9_combout\ : std_logic;
SIGNAL \ID|Mux47~17_combout\ : std_logic;
SIGNAL \ID|Mux47~18_combout\ : std_logic;
SIGNAL \ID|Mux47~19_combout\ : std_logic;
SIGNAL \EXE|Binput[15]~80_combout\ : std_logic;
SIGNAL \EXE|Add1~116_combout\ : std_logic;
SIGNAL \EXE|Add1~66_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[15]~17_combout\ : std_logic;
SIGNAL \ID|register_array~47_combout\ : std_logic;
SIGNAL \ID|register_array[10][15]~q\ : std_logic;
SIGNAL \ID|Mux48~0_combout\ : std_logic;
SIGNAL \ID|Mux48~1_combout\ : std_logic;
SIGNAL \ID|Mux48~9_combout\ : std_logic;
SIGNAL \ID|Mux48~10_combout\ : std_logic;
SIGNAL \ID|Mux48~6_combout\ : std_logic;
SIGNAL \ID|Mux48~7_combout\ : std_logic;
SIGNAL \ID|Mux48~4_combout\ : std_logic;
SIGNAL \ID|Mux48~5_combout\ : std_logic;
SIGNAL \ID|Mux48~8_combout\ : std_logic;
SIGNAL \ID|Mux48~2_combout\ : std_logic;
SIGNAL \ID|Mux48~3_combout\ : std_logic;
SIGNAL \ID|Mux48~11_combout\ : std_logic;
SIGNAL \ID|Mux48~12_combout\ : std_logic;
SIGNAL \ID|Mux48~13_combout\ : std_logic;
SIGNAL \ID|Mux48~14_combout\ : std_logic;
SIGNAL \ID|Mux48~15_combout\ : std_logic;
SIGNAL \ID|Mux48~16_combout\ : std_logic;
SIGNAL \ID|Mux48~17_combout\ : std_logic;
SIGNAL \ID|Mux48~18_combout\ : std_logic;
SIGNAL \ID|Mux48~19_combout\ : std_logic;
SIGNAL \ID|register_array~48_combout\ : std_logic;
SIGNAL \ID|register_array[12][14]~q\ : std_logic;
SIGNAL \ID|Mux49~17_combout\ : std_logic;
SIGNAL \ID|Mux49~18_combout\ : std_logic;
SIGNAL \ID|Mux49~10_combout\ : std_logic;
SIGNAL \ID|Mux49~11_combout\ : std_logic;
SIGNAL \ID|Mux49~12_combout\ : std_logic;
SIGNAL \ID|Mux49~13_combout\ : std_logic;
SIGNAL \ID|Mux49~14_combout\ : std_logic;
SIGNAL \ID|Mux49~15_combout\ : std_logic;
SIGNAL \ID|Mux49~16_combout\ : std_logic;
SIGNAL \ID|Mux49~7_combout\ : std_logic;
SIGNAL \ID|Mux49~8_combout\ : std_logic;
SIGNAL \ID|Mux49~0_combout\ : std_logic;
SIGNAL \ID|Mux49~1_combout\ : std_logic;
SIGNAL \ID|Mux49~4_combout\ : std_logic;
SIGNAL \ID|Mux49~5_combout\ : std_logic;
SIGNAL \ID|Mux49~2_combout\ : std_logic;
SIGNAL \ID|Mux49~3_combout\ : std_logic;
SIGNAL \ID|Mux49~6_combout\ : std_logic;
SIGNAL \ID|Mux49~9_combout\ : std_logic;
SIGNAL \ID|Mux49~19_combout\ : std_logic;
SIGNAL \ID|register_array~0_combout\ : std_logic;
SIGNAL \ID|register_array[15][31]~q\ : std_logic;
SIGNAL \ID|Mux0~17_combout\ : std_logic;
SIGNAL \ID|Mux0~18_combout\ : std_logic;
SIGNAL \ID|Mux0~12_combout\ : std_logic;
SIGNAL \ID|Mux0~13_combout\ : std_logic;
SIGNAL \ID|Mux0~14_combout\ : std_logic;
SIGNAL \ID|Mux0~15_combout\ : std_logic;
SIGNAL \ID|Mux0~2_combout\ : std_logic;
SIGNAL \ID|Mux0~3_combout\ : std_logic;
SIGNAL \ID|Mux0~9_combout\ : std_logic;
SIGNAL \ID|Mux0~10_combout\ : std_logic;
SIGNAL \ID|Mux0~4_combout\ : std_logic;
SIGNAL \ID|Mux0~5_combout\ : std_logic;
SIGNAL \ID|Mux0~6_combout\ : std_logic;
SIGNAL \ID|Mux0~7_combout\ : std_logic;
SIGNAL \ID|Mux0~8_combout\ : std_logic;
SIGNAL \ID|Mux0~11_combout\ : std_logic;
SIGNAL \ID|Mux0~16_combout\ : std_logic;
SIGNAL \ID|Mux0~0_combout\ : std_logic;
SIGNAL \ID|Mux0~1_combout\ : std_logic;
SIGNAL \ID|Mux0~19_combout\ : std_logic;
SIGNAL \EXE|Add1~2_combout\ : std_logic;
SIGNAL \EXE|Add1~97\ : std_logic;
SIGNAL \EXE|Add1~98_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~2_combout\ : std_logic;
SIGNAL \ID|register_array~66_combout\ : std_logic;
SIGNAL \ID|register_array[26][0]~q\ : std_logic;
SIGNAL \ID|Mux63~0_combout\ : std_logic;
SIGNAL \ID|Mux63~1_combout\ : std_logic;
SIGNAL \ID|Mux63~4_combout\ : std_logic;
SIGNAL \ID|Mux63~5_combout\ : std_logic;
SIGNAL \ID|Mux63~2_combout\ : std_logic;
SIGNAL \ID|Mux63~3_combout\ : std_logic;
SIGNAL \ID|Mux63~6_combout\ : std_logic;
SIGNAL \ID|Mux63~7_combout\ : std_logic;
SIGNAL \ID|Mux63~8_combout\ : std_logic;
SIGNAL \ID|Mux63~9_combout\ : std_logic;
SIGNAL \ID|Mux63~17_combout\ : std_logic;
SIGNAL \ID|Mux63~18_combout\ : std_logic;
SIGNAL \ID|Mux63~12_combout\ : std_logic;
SIGNAL \ID|Mux63~13_combout\ : std_logic;
SIGNAL \ID|Mux63~14_combout\ : std_logic;
SIGNAL \ID|Mux63~15_combout\ : std_logic;
SIGNAL \ID|Mux63~10_combout\ : std_logic;
SIGNAL \ID|Mux63~11_combout\ : std_logic;
SIGNAL \ID|Mux63~16_combout\ : std_logic;
SIGNAL \ID|Mux63~19_combout\ : std_logic;
SIGNAL \ID|register_array~54_combout\ : std_logic;
SIGNAL \ID|register_array[5][8]~q\ : std_logic;
SIGNAL \ID|Mux23~12_combout\ : std_logic;
SIGNAL \ID|Mux23~13_combout\ : std_logic;
SIGNAL \ID|Mux23~14_combout\ : std_logic;
SIGNAL \ID|Mux23~15_combout\ : std_logic;
SIGNAL \ID|Mux23~10_combout\ : std_logic;
SIGNAL \ID|Mux23~11_combout\ : std_logic;
SIGNAL \ID|Mux23~16_combout\ : std_logic;
SIGNAL \ID|Mux23~17_combout\ : std_logic;
SIGNAL \ID|Mux23~18_combout\ : std_logic;
SIGNAL \ID|Mux23~0_combout\ : std_logic;
SIGNAL \ID|Mux23~1_combout\ : std_logic;
SIGNAL \ID|Mux23~4_combout\ : std_logic;
SIGNAL \ID|Mux23~5_combout\ : std_logic;
SIGNAL \ID|Mux23~2_combout\ : std_logic;
SIGNAL \ID|Mux23~3_combout\ : std_logic;
SIGNAL \ID|Mux23~6_combout\ : std_logic;
SIGNAL \ID|Mux23~7_combout\ : std_logic;
SIGNAL \ID|Mux23~8_combout\ : std_logic;
SIGNAL \ID|Mux23~9_combout\ : std_logic;
SIGNAL \ID|Mux23~19_combout\ : std_logic;
SIGNAL \EXE|Add1~52_combout\ : std_logic;
SIGNAL \EXE|Add1~135_combout\ : std_logic;
SIGNAL \EXE|Equal0~5_combout\ : std_logic;
SIGNAL \EXE|Add1~136_combout\ : std_logic;
SIGNAL \EXE|Equal0~6_combout\ : std_logic;
SIGNAL \EXE|Add1~137_combout\ : std_logic;
SIGNAL \EXE|Equal0~7_combout\ : std_logic;
SIGNAL \EXE|Add1~138_combout\ : std_logic;
SIGNAL \EXE|Equal0~8_combout\ : std_logic;
SIGNAL \EXE|Equal0~9_combout\ : std_logic;
SIGNAL \EXE|Add1~143_combout\ : std_logic;
SIGNAL \EXE|Equal0~15_combout\ : std_logic;
SIGNAL \EXE|Add1~146_combout\ : std_logic;
SIGNAL \EXE|Equal0~18_combout\ : std_logic;
SIGNAL \EXE|Add1~145_combout\ : std_logic;
SIGNAL \EXE|Equal0~17_combout\ : std_logic;
SIGNAL \EXE|Add1~144_combout\ : std_logic;
SIGNAL \EXE|Equal0~16_combout\ : std_logic;
SIGNAL \EXE|Equal0~19_combout\ : std_logic;
SIGNAL \EXE|Add1~139_combout\ : std_logic;
SIGNAL \EXE|Equal0~10_combout\ : std_logic;
SIGNAL \EXE|Add1~142_combout\ : std_logic;
SIGNAL \EXE|Equal0~13_combout\ : std_logic;
SIGNAL \EXE|Add1~141_combout\ : std_logic;
SIGNAL \EXE|Equal0~12_combout\ : std_logic;
SIGNAL \EXE|Add1~140_combout\ : std_logic;
SIGNAL \EXE|Equal0~11_combout\ : std_logic;
SIGNAL \EXE|Equal0~14_combout\ : std_logic;
SIGNAL \EXE|Add1~101_combout\ : std_logic;
SIGNAL \EXE|Equal0~0_combout\ : std_logic;
SIGNAL \EXE|Add1~134_combout\ : std_logic;
SIGNAL \EXE|Equal0~3_combout\ : std_logic;
SIGNAL \EXE|Equal0~1_combout\ : std_logic;
SIGNAL \EXE|Equal0~2_combout\ : std_logic;
SIGNAL \EXE|Equal0~4_combout\ : std_logic;
SIGNAL \EXE|Equal0~20_combout\ : std_logic;
SIGNAL \EXE|Add0~0_combout\ : std_logic;
SIGNAL \EXE|Add0~10_combout\ : std_logic;
SIGNAL \EXE|Add_Result[4]~8_combout\ : std_logic;
SIGNAL \EXE|Add0~11_combout\ : std_logic;
SIGNAL \EXE|Add_Result[3]~6_combout\ : std_logic;
SIGNAL \EXE|Add0~8_combout\ : std_logic;
SIGNAL \EXE|Add0~9_combout\ : std_logic;
SIGNAL \CTL|Equal4~0_combout\ : std_logic;
SIGNAL \EXE|Add0~2_combout\ : std_logic;
SIGNAL \EXE|Add_Result[2]~4_combout\ : std_logic;
SIGNAL \EXE|Add0~6_combout\ : std_logic;
SIGNAL \EXE|Add0~7_combout\ : std_logic;
SIGNAL \EXE|Add_Result[1]~2_combout\ : std_logic;
SIGNAL \EXE|Add0~4_combout\ : std_logic;
SIGNAL \EXE|Add0~5_combout\ : std_logic;
SIGNAL \CTL|Equal1~0_combout\ : std_logic;
SIGNAL \EXE|Add0~1_combout\ : std_logic;
SIGNAL \EXE|Add_Result[0]~0_combout\ : std_logic;
SIGNAL \EXE|Add0~3_combout\ : std_logic;
SIGNAL \write_data_out~0_combout\ : std_logic;
SIGNAL \write_data_out~2_combout\ : std_logic;
SIGNAL \write_data_out~4_combout\ : std_logic;
SIGNAL \write_data_out~5_combout\ : std_logic;
SIGNAL \write_data_out~6_combout\ : std_logic;
SIGNAL \write_data_out~7_combout\ : std_logic;
SIGNAL \write_data_out~8_combout\ : std_logic;
SIGNAL \write_data_out~9_combout\ : std_logic;
SIGNAL \write_data_out~10_combout\ : std_logic;
SIGNAL \write_data_out~11_combout\ : std_logic;
SIGNAL \write_data_out~12_combout\ : std_logic;
SIGNAL \write_data_out~13_combout\ : std_logic;
SIGNAL \write_data_out~14_combout\ : std_logic;
SIGNAL \write_data_out~15_combout\ : std_logic;
SIGNAL \write_data_out~16_combout\ : std_logic;
SIGNAL \write_data_out~17_combout\ : std_logic;
SIGNAL \write_data_out~18_combout\ : std_logic;
SIGNAL \write_data_out~19_combout\ : std_logic;
SIGNAL \write_data_out~20_combout\ : std_logic;
SIGNAL \write_data_out~21_combout\ : std_logic;
SIGNAL \write_data_out~22_combout\ : std_logic;
SIGNAL \write_data_out~23_combout\ : std_logic;
SIGNAL \write_data_out~24_combout\ : std_logic;
SIGNAL \write_data_out~25_combout\ : std_logic;
SIGNAL \write_data_out~26_combout\ : std_logic;
SIGNAL \write_data_out~27_combout\ : std_logic;
SIGNAL \write_data_out~28_combout\ : std_logic;
SIGNAL \write_data_out~29_combout\ : std_logic;
SIGNAL \write_data_out~30_combout\ : std_logic;
SIGNAL \EXE|Add1~147_combout\ : std_logic;
SIGNAL \write_data_out~31_combout\ : std_logic;
SIGNAL \CTL|Equal3~0clkctrl_outclk\ : std_logic;
SIGNAL \memory_write_data_out[0]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[1]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[2]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[3]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[4]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[5]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[6]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[7]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[8]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[9]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[10]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[11]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[12]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[13]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[14]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[15]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[16]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[17]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[18]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[19]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[20]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[21]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[22]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[23]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[24]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[25]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[26]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[27]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[28]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[29]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[30]$latch~combout\ : std_logic;
SIGNAL \memory_write_data_out[31]$latch~combout\ : std_logic;
SIGNAL \CTL|RegWrite~combout\ : std_logic;
SIGNAL \EXE|ALU_ctl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFE|PC\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_clock~inputclkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_reset <= reset;
ww_clock <= clock;
PC <= ww_PC;
ALU_result_out <= ww_ALU_result_out;
read_data_1_out <= ww_read_data_1_out;
read_data_2_out <= ww_read_data_2_out;
write_data_out <= ww_write_data_out;
Instruction_out <= ww_Instruction_out;
memory_write_data_out <= ww_memory_write_data_out;
Branch_out <= ww_Branch_out;
Branch_Not_Equal_out <= ww_Branch_Not_Equal_out;
Zero_out <= ww_Zero_out;
Jump_out <= ww_Jump_out;
Memwrite_out <= ww_Memwrite_out;
Regwrite_out <= ww_Regwrite_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EXE|Add0~17_combout\ & \EXE|Add0~15_combout\ & \EXE|Add0~13_combout\ & \EXE|Add0~11_combout\ & \EXE|Add0~9_combout\ & \EXE|Add0~7_combout\ & \EXE|Add0~5_combout\ & \EXE|Add0~3_combout\);

\IFE|inst_memory|auto_generated|q_a\(0) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\IFE|inst_memory|auto_generated|q_a\(1) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\IFE|inst_memory|auto_generated|q_a\(2) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\IFE|inst_memory|auto_generated|q_a\(3) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\IFE|inst_memory|auto_generated|q_a\(4) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\IFE|inst_memory|auto_generated|q_a\(5) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\IFE|inst_memory|auto_generated|q_a\(6) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\IFE|inst_memory|auto_generated|q_a\(7) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\IFE|inst_memory|auto_generated|q_a\(8) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\IFE|inst_memory|auto_generated|q_a\(9) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\IFE|inst_memory|auto_generated|q_a\(10) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\IFE|inst_memory|auto_generated|q_a\(11) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\IFE|inst_memory|auto_generated|q_a\(12) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\IFE|inst_memory|auto_generated|q_a\(13) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\IFE|inst_memory|auto_generated|q_a\(14) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\IFE|inst_memory|auto_generated|q_a\(15) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\IFE|inst_memory|auto_generated|q_a\(16) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\IFE|inst_memory|auto_generated|q_a\(17) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\IFE|inst_memory|auto_generated|q_a\(18) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\IFE|inst_memory|auto_generated|q_a\(19) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\IFE|inst_memory|auto_generated|q_a\(20) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\IFE|inst_memory|auto_generated|q_a\(21) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\IFE|inst_memory|auto_generated|q_a\(22) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\IFE|inst_memory|auto_generated|q_a\(23) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\IFE|inst_memory|auto_generated|q_a\(24) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\IFE|inst_memory|auto_generated|q_a\(25) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\IFE|inst_memory|auto_generated|q_a\(26) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\IFE|inst_memory|auto_generated|q_a\(27) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\IFE|inst_memory|auto_generated|q_a\(28) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\IFE|inst_memory|auto_generated|q_a\(29) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\IFE|inst_memory|auto_generated|q_a\(30) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\IFE|inst_memory|auto_generated|q_a\(31) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \ID|Mux50~19_combout\ & \ID|Mux51~19_combout\ & \ID|Mux52~19_combout\ & \ID|Mux53~19_combout\ & \ID|Mux54~19_combout\ & \ID|Mux55~19_combout\ & \ID|Mux56~19_combout\
& \ID|Mux57~19_combout\ & \ID|Mux58~19_combout\ & \ID|Mux59~19_combout\ & \ID|Mux60~19_combout\ & \ID|Mux61~19_combout\ & \ID|Mux62~24_combout\ & \ID|Mux63~19_combout\);

\MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EXE|ALU_Result[7]~9_combout\ & \EXE|ALU_Result[6]~8_combout\ & \EXE|ALU_Result[5]~7_combout\ & \EXE|ALU_Result[4]~6_combout\ & \EXE|ALU_Result[3]~5_combout\ & \EXE|ALU_Result[2]~4_combout\
& \EXE|ALU_Result[1]~3_combout\ & \EXE|ALU_Result[0]~2_combout\);

\MEM|data_memory|auto_generated|q_a\(0) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(1) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(2) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(3) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(4) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(5) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(6) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(7) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(8) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(9) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(10) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(11) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(12) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(13) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\MEM|data_memory|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\ID|Mux32~19_combout\ & \ID|Mux33~19_combout\ & \ID|Mux34~19_combout\ & \ID|Mux35~19_combout\ & \ID|Mux36~19_combout\ & \ID|Mux37~19_combout\ & \ID|Mux38~19_combout\ & 
\ID|Mux39~19_combout\ & \ID|Mux40~19_combout\ & \ID|Mux41~19_combout\ & \ID|Mux42~19_combout\ & \ID|Mux43~19_combout\ & \ID|Mux44~19_combout\ & \ID|Mux45~19_combout\ & \ID|Mux46~19_combout\ & \ID|Mux47~19_combout\ & \ID|Mux48~19_combout\ & 
\ID|Mux49~19_combout\);

\MEM|data_memory|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\EXE|ALU_Result[7]~9_combout\ & \EXE|ALU_Result[6]~8_combout\ & \EXE|ALU_Result[5]~7_combout\ & \EXE|ALU_Result[4]~6_combout\ & \EXE|ALU_Result[3]~5_combout\ & \EXE|ALU_Result[2]~4_combout\
& \EXE|ALU_Result[1]~3_combout\ & \EXE|ALU_Result[0]~2_combout\);

\MEM|data_memory|auto_generated|q_a\(14) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(15) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(16) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(17) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(18) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(19) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(20) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(21) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(22) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(23) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(24) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(25) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(26) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(27) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\MEM|data_memory|auto_generated|q_a\(28) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\MEM|data_memory|auto_generated|q_a\(29) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\MEM|data_memory|auto_generated|q_a\(30) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\MEM|data_memory|auto_generated|q_a\(31) <= \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\CTL|Equal3~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CTL|Equal3~0_combout\);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);
\ALT_INV_clock~inputclkctrl_outclk\ <= NOT \clock~inputclkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X102_Y73_N2
\PC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \PC[0]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\PC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \PC[1]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\PC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(2),
	devoe => ww_devoe,
	o => \PC[2]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\PC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(3),
	devoe => ww_devoe,
	o => \PC[3]~output_o\);

-- Location: IOOBUF_X85_Y73_N2
\PC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(4),
	devoe => ww_devoe,
	o => \PC[4]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\PC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(5),
	devoe => ww_devoe,
	o => \PC[5]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\PC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(6),
	devoe => ww_devoe,
	o => \PC[6]~output_o\);

-- Location: IOOBUF_X83_Y73_N16
\PC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(7),
	devoe => ww_devoe,
	o => \PC[7]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\PC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(8),
	devoe => ww_devoe,
	o => \PC[8]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\PC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|PC\(9),
	devoe => ww_devoe,
	o => \PC[9]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\ALU_result_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[0]~2_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[0]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\ALU_result_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[1]~3_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[1]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\ALU_result_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[2]~4_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[2]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\ALU_result_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[3]~5_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[3]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\ALU_result_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[4]~6_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[4]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\ALU_result_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[5]~7_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[5]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\ALU_result_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[6]~8_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[6]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\ALU_result_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[7]~9_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[7]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\ALU_result_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[8]~10_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[8]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\ALU_result_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[9]~11_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[9]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\ALU_result_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[10]~12_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[10]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\ALU_result_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[11]~13_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[11]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\ALU_result_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[12]~14_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[12]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\ALU_result_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[13]~15_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[13]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\ALU_result_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[14]~16_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[14]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\ALU_result_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[15]~17_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[15]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\ALU_result_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[16]~18_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[16]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\ALU_result_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[17]~19_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[17]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\ALU_result_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[18]~20_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[18]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\ALU_result_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[19]~21_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[19]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\ALU_result_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[20]~22_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[20]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\ALU_result_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[21]~23_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[21]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\ALU_result_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[22]~24_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[22]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\ALU_result_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[23]~25_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[23]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\ALU_result_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[24]~26_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[24]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\ALU_result_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[25]~27_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[25]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\ALU_result_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[26]~28_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[26]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\ALU_result_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[27]~29_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[27]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\ALU_result_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[28]~30_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[28]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\ALU_result_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[29]~31_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[29]~output_o\);

-- Location: IOOBUF_X115_Y22_N23
\ALU_result_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[30]~32_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[30]~output_o\);

-- Location: IOOBUF_X115_Y27_N2
\ALU_result_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|ALU_Result[31]~33_combout\,
	devoe => ww_devoe,
	o => \ALU_result_out[31]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\read_data_1_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[0]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\read_data_1_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[1]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\read_data_1_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[2]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\read_data_1_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[3]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\read_data_1_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[4]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\read_data_1_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[5]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\read_data_1_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\read_data_1_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[7]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\read_data_1_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[8]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\read_data_1_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[9]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\read_data_1_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[10]~output_o\);

-- Location: IOOBUF_X115_Y26_N16
\read_data_1_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[11]~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\read_data_1_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[12]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\read_data_1_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[13]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\read_data_1_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[14]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\read_data_1_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\read_data_1_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[16]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\read_data_1_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[17]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\read_data_1_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[18]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\read_data_1_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[19]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\read_data_1_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[20]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\read_data_1_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[21]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\read_data_1_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[22]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\read_data_1_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux8~24_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[23]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\read_data_1_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[24]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\read_data_1_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[25]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\read_data_1_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[26]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\read_data_1_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[27]~output_o\);

-- Location: IOOBUF_X115_Y24_N9
\read_data_1_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[28]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\read_data_1_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[29]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\read_data_1_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[30]~output_o\);

-- Location: IOOBUF_X115_Y18_N9
\read_data_1_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux0~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1_out[31]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\read_data_2_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux63~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[0]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\read_data_2_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux62~24_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\read_data_2_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux61~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[2]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\read_data_2_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux60~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[3]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\read_data_2_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux59~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\read_data_2_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux58~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[5]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\read_data_2_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux57~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[6]~output_o\);

-- Location: IOOBUF_X115_Y24_N2
\read_data_2_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux56~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[7]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\read_data_2_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux55~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[8]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\read_data_2_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux54~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[9]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\read_data_2_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux53~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[10]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\read_data_2_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux52~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[11]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\read_data_2_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux51~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[12]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\read_data_2_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux50~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[13]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\read_data_2_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux49~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[14]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\read_data_2_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux48~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\read_data_2_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux47~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[16]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\read_data_2_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux46~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[17]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\read_data_2_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux45~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[18]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\read_data_2_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux44~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[19]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\read_data_2_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux43~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[20]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\read_data_2_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux42~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[21]~output_o\);

-- Location: IOOBUF_X115_Y26_N23
\read_data_2_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux41~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[22]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\read_data_2_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux40~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[23]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\read_data_2_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux39~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[24]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\read_data_2_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux38~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[25]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\read_data_2_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux37~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[26]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\read_data_2_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux36~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[27]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\read_data_2_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux35~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[28]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\read_data_2_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux34~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[29]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\read_data_2_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux33~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[30]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\read_data_2_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID|Mux32~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2_out[31]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\write_data_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~0_combout\,
	devoe => ww_devoe,
	o => \write_data_out[0]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\write_data_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~1_combout\,
	devoe => ww_devoe,
	o => \write_data_out[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\write_data_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~2_combout\,
	devoe => ww_devoe,
	o => \write_data_out[2]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\write_data_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~3_combout\,
	devoe => ww_devoe,
	o => \write_data_out[3]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\write_data_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~4_combout\,
	devoe => ww_devoe,
	o => \write_data_out[4]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\write_data_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~5_combout\,
	devoe => ww_devoe,
	o => \write_data_out[5]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\write_data_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~6_combout\,
	devoe => ww_devoe,
	o => \write_data_out[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\write_data_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~7_combout\,
	devoe => ww_devoe,
	o => \write_data_out[7]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\write_data_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~8_combout\,
	devoe => ww_devoe,
	o => \write_data_out[8]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\write_data_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~9_combout\,
	devoe => ww_devoe,
	o => \write_data_out[9]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\write_data_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~10_combout\,
	devoe => ww_devoe,
	o => \write_data_out[10]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\write_data_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~11_combout\,
	devoe => ww_devoe,
	o => \write_data_out[11]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\write_data_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~12_combout\,
	devoe => ww_devoe,
	o => \write_data_out[12]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\write_data_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~13_combout\,
	devoe => ww_devoe,
	o => \write_data_out[13]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\write_data_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~14_combout\,
	devoe => ww_devoe,
	o => \write_data_out[14]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\write_data_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~15_combout\,
	devoe => ww_devoe,
	o => \write_data_out[15]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\write_data_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~16_combout\,
	devoe => ww_devoe,
	o => \write_data_out[16]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\write_data_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~17_combout\,
	devoe => ww_devoe,
	o => \write_data_out[17]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\write_data_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~18_combout\,
	devoe => ww_devoe,
	o => \write_data_out[18]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\write_data_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~19_combout\,
	devoe => ww_devoe,
	o => \write_data_out[19]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\write_data_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~20_combout\,
	devoe => ww_devoe,
	o => \write_data_out[20]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\write_data_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~21_combout\,
	devoe => ww_devoe,
	o => \write_data_out[21]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\write_data_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~22_combout\,
	devoe => ww_devoe,
	o => \write_data_out[22]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\write_data_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~23_combout\,
	devoe => ww_devoe,
	o => \write_data_out[23]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\write_data_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~24_combout\,
	devoe => ww_devoe,
	o => \write_data_out[24]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\write_data_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~25_combout\,
	devoe => ww_devoe,
	o => \write_data_out[25]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\write_data_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~26_combout\,
	devoe => ww_devoe,
	o => \write_data_out[26]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\write_data_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~27_combout\,
	devoe => ww_devoe,
	o => \write_data_out[27]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\write_data_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~28_combout\,
	devoe => ww_devoe,
	o => \write_data_out[28]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\write_data_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~29_combout\,
	devoe => ww_devoe,
	o => \write_data_out[29]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\write_data_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~30_combout\,
	devoe => ww_devoe,
	o => \write_data_out[30]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\write_data_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \write_data_out~31_combout\,
	devoe => ww_devoe,
	o => \write_data_out[31]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\Instruction_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \Instruction_out[0]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\Instruction_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \Instruction_out[1]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\Instruction_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \Instruction_out[2]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\Instruction_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \Instruction_out[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\Instruction_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \Instruction_out[4]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\Instruction_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \Instruction_out[5]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\Instruction_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \Instruction_out[6]~output_o\);

-- Location: IOOBUF_X87_Y73_N2
\Instruction_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \Instruction_out[7]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\Instruction_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \Instruction_out[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\Instruction_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \Instruction_out[9]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\Instruction_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \Instruction_out[10]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\Instruction_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \Instruction_out[11]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\Instruction_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \Instruction_out[12]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\Instruction_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \Instruction_out[13]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\Instruction_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \Instruction_out[14]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\Instruction_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \Instruction_out[15]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\Instruction_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \Instruction_out[16]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\Instruction_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \Instruction_out[17]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\Instruction_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \Instruction_out[18]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\Instruction_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \Instruction_out[19]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\Instruction_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \Instruction_out[20]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\Instruction_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \Instruction_out[21]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\Instruction_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \Instruction_out[22]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\Instruction_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \Instruction_out[23]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\Instruction_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \Instruction_out[24]~output_o\);

-- Location: IOOBUF_X85_Y73_N9
\Instruction_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \Instruction_out[25]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\Instruction_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \Instruction_out[26]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\Instruction_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \Instruction_out[27]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\Instruction_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \Instruction_out[28]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\Instruction_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \Instruction_out[29]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\Instruction_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \Instruction_out[30]~output_o\);

-- Location: IOOBUF_X115_Y31_N2
\Instruction_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IFE|inst_memory|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \Instruction_out[31]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\memory_write_data_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[0]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[0]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\memory_write_data_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[1]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\memory_write_data_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[2]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[2]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\memory_write_data_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[3]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[3]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\memory_write_data_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[4]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[4]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\memory_write_data_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[5]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[5]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\memory_write_data_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[6]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[6]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\memory_write_data_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[7]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[7]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\memory_write_data_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[8]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[8]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\memory_write_data_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[9]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[9]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\memory_write_data_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[10]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[10]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\memory_write_data_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[11]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[11]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\memory_write_data_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[12]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[12]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\memory_write_data_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[13]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[13]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\memory_write_data_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[14]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[14]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\memory_write_data_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[15]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[15]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\memory_write_data_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[16]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[16]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\memory_write_data_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[17]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[17]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\memory_write_data_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[18]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[18]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\memory_write_data_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[19]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[19]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\memory_write_data_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[20]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[20]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\memory_write_data_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[21]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[21]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\memory_write_data_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[22]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[22]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\memory_write_data_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[23]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[23]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\memory_write_data_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[24]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[24]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\memory_write_data_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[25]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[25]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\memory_write_data_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[26]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[26]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\memory_write_data_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[27]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[27]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\memory_write_data_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[28]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[28]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\memory_write_data_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[29]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[29]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\memory_write_data_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[30]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[30]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\memory_write_data_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \memory_write_data_out[31]$latch~combout\,
	devoe => ww_devoe,
	o => \memory_write_data_out[31]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\Branch_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CTL|Equal4~0_combout\,
	devoe => ww_devoe,
	o => \Branch_out~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\Branch_Not_Equal_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CTL|Equal5~0_combout\,
	devoe => ww_devoe,
	o => \Branch_Not_Equal_out~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\Zero_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EXE|Equal0~20_combout\,
	devoe => ww_devoe,
	o => \Zero_out~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\Jump_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CTL|Equal1~0_combout\,
	devoe => ww_devoe,
	o => \Jump_out~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\Memwrite_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CTL|Equal3~0_combout\,
	devoe => ww_devoe,
	o => \Memwrite_out~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\Regwrite_out~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CTL|RegWrite~combout\,
	devoe => ww_devoe,
	o => \Regwrite_out~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G2
\clock~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: FF_X79_Y39_N27
\IFE|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(3));

-- Location: LCCOMB_X79_Y39_N10
\IFE|PC_plus_4_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[2]~0_combout\ = \IFE|PC\(2) $ (VCC)
-- \IFE|PC_plus_4_out[2]~1\ = CARRY(\IFE|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(2),
	datad => VCC,
	combout => \IFE|PC_plus_4_out[2]~0_combout\,
	cout => \IFE|PC_plus_4_out[2]~1\);

-- Location: LCCOMB_X79_Y39_N12
\IFE|PC_plus_4_out[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[3]~2_combout\ = (\IFE|PC\(3) & (!\IFE|PC_plus_4_out[2]~1\)) # (!\IFE|PC\(3) & ((\IFE|PC_plus_4_out[2]~1\) # (GND)))
-- \IFE|PC_plus_4_out[3]~3\ = CARRY((!\IFE|PC_plus_4_out[2]~1\) # (!\IFE|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(3),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[2]~1\,
	combout => \IFE|PC_plus_4_out[3]~2_combout\,
	cout => \IFE|PC_plus_4_out[3]~3\);

-- Location: FF_X79_Y39_N7
\IFE|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(5));

-- Location: FF_X79_Y39_N29
\IFE|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(4));

-- Location: LCCOMB_X79_Y39_N14
\IFE|PC_plus_4_out[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[4]~4_combout\ = (\IFE|PC\(4) & (\IFE|PC_plus_4_out[3]~3\ $ (GND))) # (!\IFE|PC\(4) & (!\IFE|PC_plus_4_out[3]~3\ & VCC))
-- \IFE|PC_plus_4_out[4]~5\ = CARRY((\IFE|PC\(4) & !\IFE|PC_plus_4_out[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(4),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[3]~3\,
	combout => \IFE|PC_plus_4_out[4]~4_combout\,
	cout => \IFE|PC_plus_4_out[4]~5\);

-- Location: LCCOMB_X79_Y39_N16
\IFE|PC_plus_4_out[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[5]~6_combout\ = (\IFE|PC\(5) & (!\IFE|PC_plus_4_out[4]~5\)) # (!\IFE|PC\(5) & ((\IFE|PC_plus_4_out[4]~5\) # (GND)))
-- \IFE|PC_plus_4_out[5]~7\ = CARRY((!\IFE|PC_plus_4_out[4]~5\) # (!\IFE|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(5),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[4]~5\,
	combout => \IFE|PC_plus_4_out[5]~6_combout\,
	cout => \IFE|PC_plus_4_out[5]~7\);

-- Location: M9K_X78_Y39_N0
\IFE|inst_memory|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001066FFF900085302500064282200022202408C03000208C02000108C010000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ShoreLab05Aprogram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Ifetch:IFE|altsyncram:inst_memory|altsyncram_5oo3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	portaaddr => \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X79_Y39_N5
\IFE|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(9));

-- Location: FF_X79_Y39_N3
\IFE|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(8));

-- Location: FF_X79_Y39_N1
\IFE|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(7));

-- Location: FF_X80_Y39_N1
\IFE|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(6));

-- Location: LCCOMB_X79_Y39_N18
\IFE|PC_plus_4_out[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[6]~8_combout\ = (\IFE|PC\(6) & (\IFE|PC_plus_4_out[5]~7\ $ (GND))) # (!\IFE|PC\(6) & (!\IFE|PC_plus_4_out[5]~7\ & VCC))
-- \IFE|PC_plus_4_out[6]~9\ = CARRY((\IFE|PC\(6) & !\IFE|PC_plus_4_out[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(6),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[5]~7\,
	combout => \IFE|PC_plus_4_out[6]~8_combout\,
	cout => \IFE|PC_plus_4_out[6]~9\);

-- Location: LCCOMB_X79_Y39_N20
\IFE|PC_plus_4_out[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[7]~10_combout\ = (\IFE|PC\(7) & (!\IFE|PC_plus_4_out[6]~9\)) # (!\IFE|PC\(7) & ((\IFE|PC_plus_4_out[6]~9\) # (GND)))
-- \IFE|PC_plus_4_out[7]~11\ = CARRY((!\IFE|PC_plus_4_out[6]~9\) # (!\IFE|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(7),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[6]~9\,
	combout => \IFE|PC_plus_4_out[7]~10_combout\,
	cout => \IFE|PC_plus_4_out[7]~11\);

-- Location: LCCOMB_X79_Y39_N22
\IFE|PC_plus_4_out[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[8]~12_combout\ = (\IFE|PC\(8) & (\IFE|PC_plus_4_out[7]~11\ $ (GND))) # (!\IFE|PC\(8) & (!\IFE|PC_plus_4_out[7]~11\ & VCC))
-- \IFE|PC_plus_4_out[8]~13\ = CARRY((\IFE|PC\(8) & !\IFE|PC_plus_4_out[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(8),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[7]~11\,
	combout => \IFE|PC_plus_4_out[8]~12_combout\,
	cout => \IFE|PC_plus_4_out[8]~13\);

-- Location: LCCOMB_X79_Y39_N24
\IFE|PC_plus_4_out[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[9]~14_combout\ = \IFE|PC\(9) $ (\IFE|PC_plus_4_out[8]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(9),
	cin => \IFE|PC_plus_4_out[8]~13\,
	combout => \IFE|PC_plus_4_out[9]~14_combout\);

-- Location: LCCOMB_X80_Y39_N16
\EXE|Add_Result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[0]~0_combout\ = (\IFE|PC_plus_4_out[2]~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(0) $ (VCC))) # (!\IFE|PC_plus_4_out[2]~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(0) & VCC))
-- \EXE|Add_Result[0]~1\ = CARRY((\IFE|PC_plus_4_out[2]~0_combout\ & \IFE|inst_memory|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[2]~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(0),
	datad => VCC,
	combout => \EXE|Add_Result[0]~0_combout\,
	cout => \EXE|Add_Result[0]~1\);

-- Location: LCCOMB_X80_Y39_N18
\EXE|Add_Result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[1]~2_combout\ = (\IFE|PC_plus_4_out[3]~2_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(1) & (\EXE|Add_Result[0]~1\ & VCC)) # (!\IFE|inst_memory|auto_generated|q_a\(1) & (!\EXE|Add_Result[0]~1\)))) # (!\IFE|PC_plus_4_out[3]~2_combout\ & 
-- ((\IFE|inst_memory|auto_generated|q_a\(1) & (!\EXE|Add_Result[0]~1\)) # (!\IFE|inst_memory|auto_generated|q_a\(1) & ((\EXE|Add_Result[0]~1\) # (GND)))))
-- \EXE|Add_Result[1]~3\ = CARRY((\IFE|PC_plus_4_out[3]~2_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(1) & !\EXE|Add_Result[0]~1\)) # (!\IFE|PC_plus_4_out[3]~2_combout\ & ((!\EXE|Add_Result[0]~1\) # (!\IFE|inst_memory|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[3]~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(1),
	datad => VCC,
	cin => \EXE|Add_Result[0]~1\,
	combout => \EXE|Add_Result[1]~2_combout\,
	cout => \EXE|Add_Result[1]~3\);

-- Location: LCCOMB_X80_Y39_N20
\EXE|Add_Result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[2]~4_combout\ = ((\IFE|PC_plus_4_out[4]~4_combout\ $ (\IFE|inst_memory|auto_generated|q_a\(2) $ (!\EXE|Add_Result[1]~3\)))) # (GND)
-- \EXE|Add_Result[2]~5\ = CARRY((\IFE|PC_plus_4_out[4]~4_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(2)) # (!\EXE|Add_Result[1]~3\))) # (!\IFE|PC_plus_4_out[4]~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(2) & !\EXE|Add_Result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[4]~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(2),
	datad => VCC,
	cin => \EXE|Add_Result[1]~3\,
	combout => \EXE|Add_Result[2]~4_combout\,
	cout => \EXE|Add_Result[2]~5\);

-- Location: LCCOMB_X80_Y39_N22
\EXE|Add_Result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[3]~6_combout\ = (\IFE|PC_plus_4_out[5]~6_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(3) & (\EXE|Add_Result[2]~5\ & VCC)) # (!\IFE|inst_memory|auto_generated|q_a\(3) & (!\EXE|Add_Result[2]~5\)))) # (!\IFE|PC_plus_4_out[5]~6_combout\ & 
-- ((\IFE|inst_memory|auto_generated|q_a\(3) & (!\EXE|Add_Result[2]~5\)) # (!\IFE|inst_memory|auto_generated|q_a\(3) & ((\EXE|Add_Result[2]~5\) # (GND)))))
-- \EXE|Add_Result[3]~7\ = CARRY((\IFE|PC_plus_4_out[5]~6_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(3) & !\EXE|Add_Result[2]~5\)) # (!\IFE|PC_plus_4_out[5]~6_combout\ & ((!\EXE|Add_Result[2]~5\) # (!\IFE|inst_memory|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[5]~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(3),
	datad => VCC,
	cin => \EXE|Add_Result[2]~5\,
	combout => \EXE|Add_Result[3]~6_combout\,
	cout => \EXE|Add_Result[3]~7\);

-- Location: LCCOMB_X80_Y39_N24
\EXE|Add_Result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[4]~8_combout\ = ((\IFE|inst_memory|auto_generated|q_a\(4) $ (\IFE|PC_plus_4_out[6]~8_combout\ $ (!\EXE|Add_Result[3]~7\)))) # (GND)
-- \EXE|Add_Result[4]~9\ = CARRY((\IFE|inst_memory|auto_generated|q_a\(4) & ((\IFE|PC_plus_4_out[6]~8_combout\) # (!\EXE|Add_Result[3]~7\))) # (!\IFE|inst_memory|auto_generated|q_a\(4) & (\IFE|PC_plus_4_out[6]~8_combout\ & !\EXE|Add_Result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(4),
	datab => \IFE|PC_plus_4_out[6]~8_combout\,
	datad => VCC,
	cin => \EXE|Add_Result[3]~7\,
	combout => \EXE|Add_Result[4]~8_combout\,
	cout => \EXE|Add_Result[4]~9\);

-- Location: LCCOMB_X80_Y39_N26
\EXE|Add_Result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[5]~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(5) & ((\IFE|PC_plus_4_out[7]~10_combout\ & (\EXE|Add_Result[4]~9\ & VCC)) # (!\IFE|PC_plus_4_out[7]~10_combout\ & (!\EXE|Add_Result[4]~9\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(5) & ((\IFE|PC_plus_4_out[7]~10_combout\ & (!\EXE|Add_Result[4]~9\)) # (!\IFE|PC_plus_4_out[7]~10_combout\ & ((\EXE|Add_Result[4]~9\) # (GND)))))
-- \EXE|Add_Result[5]~11\ = CARRY((\IFE|inst_memory|auto_generated|q_a\(5) & (!\IFE|PC_plus_4_out[7]~10_combout\ & !\EXE|Add_Result[4]~9\)) # (!\IFE|inst_memory|auto_generated|q_a\(5) & ((!\EXE|Add_Result[4]~9\) # (!\IFE|PC_plus_4_out[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(5),
	datab => \IFE|PC_plus_4_out[7]~10_combout\,
	datad => VCC,
	cin => \EXE|Add_Result[4]~9\,
	combout => \EXE|Add_Result[5]~10_combout\,
	cout => \EXE|Add_Result[5]~11\);

-- Location: LCCOMB_X80_Y39_N28
\EXE|Add_Result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[6]~12_combout\ = ((\IFE|inst_memory|auto_generated|q_a\(6) $ (\IFE|PC_plus_4_out[8]~12_combout\ $ (!\EXE|Add_Result[5]~11\)))) # (GND)
-- \EXE|Add_Result[6]~13\ = CARRY((\IFE|inst_memory|auto_generated|q_a\(6) & ((\IFE|PC_plus_4_out[8]~12_combout\) # (!\EXE|Add_Result[5]~11\))) # (!\IFE|inst_memory|auto_generated|q_a\(6) & (\IFE|PC_plus_4_out[8]~12_combout\ & !\EXE|Add_Result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(6),
	datab => \IFE|PC_plus_4_out[8]~12_combout\,
	datad => VCC,
	cin => \EXE|Add_Result[5]~11\,
	combout => \EXE|Add_Result[6]~12_combout\,
	cout => \EXE|Add_Result[6]~13\);

-- Location: LCCOMB_X80_Y39_N30
\EXE|Add_Result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[7]~14_combout\ = \IFE|inst_memory|auto_generated|q_a\(7) $ (\EXE|Add_Result[6]~13\ $ (\IFE|PC_plus_4_out[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(7),
	datad => \IFE|PC_plus_4_out[9]~14_combout\,
	cin => \EXE|Add_Result[6]~13\,
	combout => \EXE|Add_Result[7]~14_combout\);

-- Location: LCCOMB_X80_Y39_N14
\EXE|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~16_combout\ = (\EXE|Add0~0_combout\ & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(7)))) # (!\CTL|Equal1~0_combout\ & (\IFE|PC_plus_4_out[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|PC_plus_4_out[9]~14_combout\,
	datac => \EXE|Add0~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(7),
	combout => \EXE|Add0~16_combout\);

-- Location: LCCOMB_X79_Y39_N4
\EXE|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~17_combout\ = (\EXE|Add0~16_combout\) # ((\EXE|Add_Result[7]~14_combout\ & \EXE|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add_Result[7]~14_combout\,
	datab => \EXE|Add0~2_combout\,
	datac => \EXE|Add0~16_combout\,
	combout => \EXE|Add0~17_combout\);

-- Location: LCCOMB_X80_Y39_N12
\EXE|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~14_combout\ = (\EXE|Add0~0_combout\ & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(6)))) # (!\CTL|Equal1~0_combout\ & (\IFE|PC_plus_4_out[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|PC_plus_4_out[8]~12_combout\,
	datac => \EXE|Add0~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(6),
	combout => \EXE|Add0~14_combout\);

-- Location: LCCOMB_X79_Y39_N2
\EXE|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~15_combout\ = (\EXE|Add0~14_combout\) # ((\EXE|Add_Result[6]~12_combout\ & \EXE|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add_Result[6]~12_combout\,
	datac => \EXE|Add0~2_combout\,
	datad => \EXE|Add0~14_combout\,
	combout => \EXE|Add0~15_combout\);

-- Location: LCCOMB_X80_Y39_N10
\EXE|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~12_combout\ = (\EXE|Add0~0_combout\ & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(5))) # (!\CTL|Equal1~0_combout\ & ((\IFE|PC_plus_4_out[7]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(5),
	datac => \EXE|Add0~0_combout\,
	datad => \IFE|PC_plus_4_out[7]~10_combout\,
	combout => \EXE|Add0~12_combout\);

-- Location: LCCOMB_X79_Y39_N0
\EXE|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~13_combout\ = (\EXE|Add0~12_combout\) # ((\EXE|Add_Result[5]~10_combout\ & \EXE|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~12_combout\,
	datab => \EXE|Add_Result[5]~10_combout\,
	datac => \EXE|Add0~2_combout\,
	combout => \EXE|Add0~13_combout\);

-- Location: LCCOMB_X70_Y31_N8
\EXE|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Mux4~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(3) & !\IFE|inst_memory|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(3),
	datad => \IFE|inst_memory|auto_generated|q_a\(0),
	combout => \EXE|Mux4~0_combout\);

-- Location: LCCOMB_X80_Y35_N24
\CTL|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal0~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(30) & (!\IFE|inst_memory|auto_generated|q_a\(31) & !\IFE|inst_memory|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(30),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \IFE|inst_memory|auto_generated|q_a\(29),
	combout => \CTL|Equal0~0_combout\);

-- Location: LCCOMB_X80_Y35_N22
\CTL|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal0~1_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(26) & (!\IFE|inst_memory|auto_generated|q_a\(28) & (!\IFE|inst_memory|auto_generated|q_a\(27) & \CTL|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(26),
	datab => \IFE|inst_memory|auto_generated|q_a\(28),
	datac => \IFE|inst_memory|auto_generated|q_a\(27),
	datad => \CTL|Equal0~0_combout\,
	combout => \CTL|Equal0~1_combout\);

-- Location: LCCOMB_X80_Y35_N10
\CTL|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal5~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(26) & (\IFE|inst_memory|auto_generated|q_a\(28) & (!\IFE|inst_memory|auto_generated|q_a\(27) & \CTL|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(26),
	datab => \IFE|inst_memory|auto_generated|q_a\(28),
	datac => \IFE|inst_memory|auto_generated|q_a\(27),
	datad => \CTL|Equal0~0_combout\,
	combout => \CTL|Equal5~0_combout\);

-- Location: LCCOMB_X80_Y35_N8
\EXE|ALU_ctl[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl\(2) = (\CTL|Equal4~0_combout\) # ((\CTL|Equal5~0_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(1) & \CTL|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal4~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(1),
	datac => \CTL|Equal0~1_combout\,
	datad => \CTL|Equal5~0_combout\,
	combout => \EXE|ALU_ctl\(2));

-- Location: LCCOMB_X68_Y31_N22
\EXE|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Mux4~1_combout\ = ((!\IFE|inst_memory|auto_generated|q_a\(2) & ((\EXE|Mux4~0_combout\) # (\EXE|ALU_ctl\(2))))) # (!\CTL|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(2),
	datac => \CTL|Equal0~1_combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Mux4~1_combout\);

-- Location: LCCOMB_X67_Y31_N8
\ID|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25)) # ((\IFE|inst_memory|auto_generated|q_a\(23) & \IFE|inst_memory|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \IFE|inst_memory|auto_generated|q_a\(25),
	combout => \ID|Mux8~1_combout\);

-- Location: IOIBUF_X115_Y30_N8
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: LCCOMB_X70_Y31_N18
\EXE|ALU_ctl[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl[0]~2_combout\ = (\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(3)) # (\IFE|inst_memory|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal0~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(3),
	datad => \IFE|inst_memory|auto_generated|q_a\(0),
	combout => \EXE|ALU_ctl[0]~2_combout\);

-- Location: LCCOMB_X68_Y31_N8
\EXE|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal1~0_combout\ = (\EXE|ALU_ctl\(2) & (\EXE|ALU_ctl[0]~2_combout\ & ((!\IFE|inst_memory|auto_generated|q_a\(2)) # (!\CTL|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(2),
	combout => \EXE|Equal1~0_combout\);

-- Location: LCCOMB_X68_Y31_N2
\EXE|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(2) & (\CTL|Equal0~1_combout\ & !\EXE|ALU_ctl\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(2),
	datac => \CTL|Equal0~1_combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~0_combout\);

-- Location: LCCOMB_X80_Y35_N26
\CTL|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal2~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(30) & (!\IFE|inst_memory|auto_generated|q_a\(28) & (\IFE|inst_memory|auto_generated|q_a\(27) & \IFE|inst_memory|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(30),
	datab => \IFE|inst_memory|auto_generated|q_a\(28),
	datac => \IFE|inst_memory|auto_generated|q_a\(27),
	datad => \IFE|inst_memory|auto_generated|q_a\(26),
	combout => \CTL|Equal2~0_combout\);

-- Location: LCCOMB_X80_Y35_N20
\CTL|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal2~1_combout\ = (\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(31) & !\IFE|inst_memory|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \IFE|inst_memory|auto_generated|q_a\(29),
	combout => \CTL|Equal2~1_combout\);

-- Location: LCCOMB_X69_Y37_N2
\ID|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~20_combout\ = (\CTL|Equal0~1_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal0~1_combout\ & (((!\IFE|inst_memory|auto_generated|q_a\(20) & \CTL|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \CTL|Equal0~1_combout\,
	datad => \CTL|Equal2~1_combout\,
	combout => \ID|Decoder0~20_combout\);

-- Location: LCCOMB_X69_Y37_N6
\ID|write_register_address[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|write_register_address[2]~2_combout\ = (\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(13)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \CTL|Equal0~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(13),
	combout => \ID|write_register_address[2]~2_combout\);

-- Location: LCCOMB_X69_Y37_N12
\ID|write_register_address[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|write_register_address[3]~1_combout\ = (\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(14)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \CTL|Equal0~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(14),
	combout => \ID|write_register_address[3]~1_combout\);

-- Location: LCCOMB_X62_Y37_N26
\ID|Decoder0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~27_combout\ = (\ID|Decoder0~20_combout\ & (\ID|write_register_address[2]~2_combout\ & \ID|write_register_address[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~20_combout\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|write_register_address[3]~1_combout\,
	combout => \ID|Decoder0~27_combout\);

-- Location: LCCOMB_X65_Y35_N4
\ID|write_register_address[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|write_register_address[0]~3_combout\ = (\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(11)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal0~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(11),
	combout => \ID|write_register_address[0]~3_combout\);

-- Location: LCCOMB_X69_Y37_N0
\ID|write_register_address[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|write_register_address[1]~0_combout\ = (\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(12))) # (!\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(12),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \CTL|Equal0~1_combout\,
	combout => \ID|write_register_address[1]~0_combout\);

-- Location: LCCOMB_X62_Y37_N4
\ID|register_array[13][21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[13][21]~28_combout\ = (\reset~input_o\) # ((\ID|Decoder0~27_combout\ & (\ID|write_register_address[0]~3_combout\ & !\ID|write_register_address[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~27_combout\,
	datab => \reset~input_o\,
	datac => \ID|write_register_address[0]~3_combout\,
	datad => \ID|write_register_address[1]~0_combout\,
	combout => \ID|register_array[13][21]~28_combout\);

-- Location: FF_X61_Y33_N31
\ID|register_array[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][8]~q\);

-- Location: LCCOMB_X62_Y37_N14
\ID|register_array[12][24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[12][24]~30_combout\ = (\reset~input_o\) # ((\ID|Decoder0~27_combout\ & (!\ID|write_register_address[0]~3_combout\ & !\ID|write_register_address[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~27_combout\,
	datab => \reset~input_o\,
	datac => \ID|write_register_address[0]~3_combout\,
	datad => \ID|write_register_address[1]~0_combout\,
	combout => \ID|register_array[12][24]~30_combout\);

-- Location: FF_X62_Y33_N19
\ID|register_array[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][8]~q\);

-- Location: LCCOMB_X62_Y33_N18
\ID|Mux55~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][8]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][8]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][8]~q\,
	datac => \ID|register_array[12][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux55~17_combout\);

-- Location: LCCOMB_X69_Y37_N22
\ID|Decoder0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~32_combout\ = (!\ID|write_register_address[0]~3_combout\ & ((\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(12)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(12),
	combout => \ID|Decoder0~32_combout\);

-- Location: LCCOMB_X63_Y34_N4
\ID|register_array[14][15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[14][15]~29_combout\ = (\reset~input_o\) # ((\ID|Decoder0~27_combout\ & \ID|Decoder0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~27_combout\,
	datac => \reset~input_o\,
	datad => \ID|Decoder0~32_combout\,
	combout => \ID|register_array[14][15]~29_combout\);

-- Location: FF_X63_Y33_N31
\ID|register_array[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][8]~q\);

-- Location: LCCOMB_X65_Y35_N30
\ID|Decoder0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~33_combout\ = (\ID|write_register_address[0]~3_combout\ & ((\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(12)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|write_register_address[0]~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(12),
	datad => \CTL|Equal0~1_combout\,
	combout => \ID|Decoder0~33_combout\);

-- Location: LCCOMB_X63_Y34_N30
\ID|register_array[15][17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[15][17]~31_combout\ = (\reset~input_o\) # ((\ID|Decoder0~33_combout\ & \ID|Decoder0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~33_combout\,
	datac => \reset~input_o\,
	datad => \ID|Decoder0~27_combout\,
	combout => \ID|register_array[15][17]~31_combout\);

-- Location: FF_X63_Y33_N17
\ID|register_array[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~54_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][8]~q\);

-- Location: LCCOMB_X63_Y33_N30
\ID|Mux55~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux55~17_combout\ & ((\ID|register_array[15][8]~q\))) # (!\ID|Mux55~17_combout\ & (\ID|register_array[14][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux55~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux55~17_combout\,
	datac => \ID|register_array[14][8]~q\,
	datad => \ID|register_array[15][8]~q\,
	combout => \ID|Mux55~18_combout\);

-- Location: LCCOMB_X58_Y34_N26
\ID|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20)) # ((\IFE|inst_memory|auto_generated|q_a\(18) & \IFE|inst_memory|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux62~1_combout\);

-- Location: LCCOMB_X69_Y37_N16
\ID|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~23_combout\ = (\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal0~1_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(20) & \CTL|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \CTL|Equal0~1_combout\,
	datad => \CTL|Equal2~1_combout\,
	combout => \ID|Decoder0~23_combout\);

-- Location: LCCOMB_X69_Y37_N24
\ID|Decoder0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~29_combout\ = (\ID|Decoder0~23_combout\ & ((\CTL|Equal0~1_combout\ & ((!\IFE|inst_memory|auto_generated|q_a\(14)))) # (!\CTL|Equal0~1_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \CTL|Equal0~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(14),
	datad => \ID|Decoder0~23_combout\,
	combout => \ID|Decoder0~29_combout\);

-- Location: LCCOMB_X69_Y37_N26
\ID|register_array[23][8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[23][8]~18_combout\ = (\reset~input_o\) # ((\ID|Decoder0~29_combout\ & (\ID|Decoder0~33_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|Decoder0~29_combout\,
	datac => \ID|Decoder0~33_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|register_array[23][8]~18_combout\);

-- Location: FF_X68_Y38_N1
\ID|register_array[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][8]~q\);

-- Location: LCCOMB_X68_Y37_N6
\ID|register_array[19][5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[19][5]~19_combout\ = (\reset~input_o\) # ((!\ID|write_register_address[2]~2_combout\ & (\ID|Decoder0~33_combout\ & \ID|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[2]~2_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~33_combout\,
	datad => \ID|Decoder0~29_combout\,
	combout => \ID|register_array[19][5]~19_combout\);

-- Location: FF_X68_Y38_N11
\ID|register_array[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][8]~q\);

-- Location: LCCOMB_X68_Y38_N10
\ID|Mux55~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][8]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][8]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][8]~q\,
	datac => \ID|register_array[19][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux55~7_combout\);

-- Location: LCCOMB_X69_Y37_N20
\ID|Decoder0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~31_combout\ = (\ID|Decoder0~23_combout\ & ((\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(14)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \CTL|Equal0~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(14),
	datad => \ID|Decoder0~23_combout\,
	combout => \ID|Decoder0~31_combout\);

-- Location: LCCOMB_X68_Y37_N28
\ID|register_array[27][21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[27][21]~17_combout\ = (\reset~input_o\) # ((\ID|Decoder0~31_combout\ & (\ID|Decoder0~33_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~31_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~33_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|register_array[27][21]~17_combout\);

-- Location: FF_X66_Y37_N5
\ID|register_array[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][8]~q\);

-- Location: LCCOMB_X68_Y37_N24
\ID|register_array[31][7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[31][7]~20_combout\ = (\reset~input_o\) # ((\ID|Decoder0~31_combout\ & (\ID|Decoder0~33_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~31_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~33_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|register_array[31][7]~20_combout\);

-- Location: FF_X66_Y37_N23
\ID|register_array[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][8]~q\);

-- Location: LCCOMB_X66_Y37_N22
\ID|Mux55~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~8_combout\ = (\ID|Mux55~7_combout\ & (((\ID|register_array[31][8]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux55~7_combout\ & (\ID|register_array[27][8]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~7_combout\,
	datab => \ID|register_array[27][8]~q\,
	datac => \ID|register_array[31][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux55~8_combout\);

-- Location: LCCOMB_X69_Y37_N30
\ID|Decoder0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~28_combout\ = (!\ID|write_register_address[1]~0_combout\ & ((\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(13)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \CTL|Equal0~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(13),
	datad => \ID|write_register_address[1]~0_combout\,
	combout => \ID|Decoder0~28_combout\);

-- Location: LCCOMB_X68_Y37_N18
\ID|register_array[20][22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[20][22]~13_combout\ = (\reset~input_o\) # ((!\ID|write_register_address[0]~3_combout\ & (\ID|Decoder0~28_combout\ & \ID|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|write_register_address[0]~3_combout\,
	datac => \ID|Decoder0~28_combout\,
	datad => \ID|Decoder0~29_combout\,
	combout => \ID|register_array[20][22]~13_combout\);

-- Location: FF_X60_Y34_N31
\ID|register_array[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][8]~q\);

-- Location: LCCOMB_X69_Y37_N10
\ID|Decoder0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~30_combout\ = (!\ID|write_register_address[2]~2_combout\ & ((\CTL|Equal0~1_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(12))) # (!\CTL|Equal0~1_combout\ & ((!\IFE|inst_memory|auto_generated|q_a\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(12),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \CTL|Equal0~1_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~30_combout\);

-- Location: LCCOMB_X69_Y37_N8
\ID|register_array[16][2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[16][2]~15_combout\ = (\reset~input_o\) # ((\ID|Decoder0~29_combout\ & (!\ID|write_register_address[0]~3_combout\ & \ID|Decoder0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|Decoder0~29_combout\,
	datac => \ID|write_register_address[0]~3_combout\,
	datad => \ID|Decoder0~30_combout\,
	combout => \ID|register_array[16][2]~15_combout\);

-- Location: FF_X59_Y34_N23
\ID|register_array[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][8]~q\);

-- Location: LCCOMB_X69_Y37_N14
\ID|register_array[24][12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[24][12]~14_combout\ = (\reset~input_o\) # ((\ID|Decoder0~31_combout\ & (!\ID|write_register_address[0]~3_combout\ & \ID|Decoder0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|Decoder0~31_combout\,
	datac => \ID|write_register_address[0]~3_combout\,
	datad => \ID|Decoder0~30_combout\,
	combout => \ID|register_array[24][12]~14_combout\);

-- Location: FF_X59_Y34_N21
\ID|register_array[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][8]~q\);

-- Location: LCCOMB_X59_Y34_N22
\ID|Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][8]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][8]~q\,
	datad => \ID|register_array[24][8]~q\,
	combout => \ID|Mux55~4_combout\);

-- Location: LCCOMB_X69_Y35_N6
\ID|register_array[28][23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[28][23]~16_combout\ = (\reset~input_o\) # ((\ID|Decoder0~31_combout\ & (!\ID|write_register_address[0]~3_combout\ & \ID|Decoder0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|Decoder0~31_combout\,
	datac => \ID|write_register_address[0]~3_combout\,
	datad => \ID|Decoder0~28_combout\,
	combout => \ID|register_array[28][23]~16_combout\);

-- Location: FF_X60_Y34_N1
\ID|register_array[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][8]~q\);

-- Location: LCCOMB_X60_Y34_N0
\ID|Mux55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~5_combout\ = (\ID|Mux55~4_combout\ & (((\ID|register_array[28][8]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux55~4_combout\ & (\ID|register_array[20][8]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][8]~q\,
	datab => \ID|Mux55~4_combout\,
	datac => \ID|register_array[28][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux55~5_combout\);

-- Location: LCCOMB_X68_Y37_N22
\ID|register_array[21][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[21][19]~5_combout\ = (\reset~input_o\) # ((\ID|write_register_address[0]~3_combout\ & (\ID|Decoder0~28_combout\ & \ID|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|write_register_address[0]~3_combout\,
	datac => \ID|Decoder0~28_combout\,
	datad => \ID|Decoder0~29_combout\,
	combout => \ID|register_array[21][19]~5_combout\);

-- Location: FF_X66_Y35_N13
\ID|register_array[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][8]~q\);

-- Location: LCCOMB_X68_Y37_N0
\ID|register_array[29][2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[29][2]~8_combout\ = (\reset~input_o\) # ((\ID|Decoder0~28_combout\ & (\ID|Decoder0~31_combout\ & \ID|write_register_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~28_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~31_combout\,
	datad => \ID|write_register_address[0]~3_combout\,
	combout => \ID|register_array[29][2]~8_combout\);

-- Location: FF_X66_Y35_N23
\ID|register_array[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][8]~q\);

-- Location: LCCOMB_X69_Y37_N28
\ID|register_array[17][17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[17][17]~7_combout\ = (\reset~input_o\) # ((\ID|Decoder0~29_combout\ & (\ID|write_register_address[0]~3_combout\ & \ID|Decoder0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|Decoder0~29_combout\,
	datac => \ID|write_register_address[0]~3_combout\,
	datad => \ID|Decoder0~30_combout\,
	combout => \ID|register_array[17][17]~7_combout\);

-- Location: FF_X67_Y35_N19
\ID|register_array[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][8]~q\);

-- Location: LCCOMB_X69_Y37_N18
\ID|register_array[25][7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[25][7]~6_combout\ = (\reset~input_o\) # ((\ID|Decoder0~31_combout\ & (\ID|write_register_address[0]~3_combout\ & \ID|Decoder0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \ID|Decoder0~31_combout\,
	datac => \ID|write_register_address[0]~3_combout\,
	datad => \ID|Decoder0~30_combout\,
	combout => \ID|register_array[25][7]~6_combout\);

-- Location: FF_X67_Y35_N25
\ID|register_array[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][8]~q\);

-- Location: LCCOMB_X67_Y35_N18
\ID|Mux55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][8]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][8]~q\,
	datad => \ID|register_array[25][8]~q\,
	combout => \ID|Mux55~2_combout\);

-- Location: LCCOMB_X66_Y35_N22
\ID|Mux55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux55~2_combout\ & ((\ID|register_array[29][8]~q\))) # (!\ID|Mux55~2_combout\ & (\ID|register_array[21][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][8]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][8]~q\,
	datad => \ID|Mux55~2_combout\,
	combout => \ID|Mux55~3_combout\);

-- Location: LCCOMB_X67_Y36_N8
\ID|Mux55~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|Mux55~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux55~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux55~5_combout\,
	datad => \ID|Mux55~3_combout\,
	combout => \ID|Mux55~6_combout\);

-- Location: LCCOMB_X68_Y37_N26
\ID|register_array[26][27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[26][27]~9_combout\ = (\reset~input_o\) # ((\ID|Decoder0~32_combout\ & (!\ID|write_register_address[2]~2_combout\ & \ID|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~32_combout\,
	datab => \ID|write_register_address[2]~2_combout\,
	datac => \ID|Decoder0~31_combout\,
	datad => \reset~input_o\,
	combout => \ID|register_array[26][27]~9_combout\);

-- Location: FF_X67_Y36_N21
\ID|register_array[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][8]~q\);

-- Location: LCCOMB_X68_Y37_N8
\ID|register_array[30][21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[30][21]~12_combout\ = (\reset~input_o\) # ((\ID|Decoder0~32_combout\ & (\ID|write_register_address[2]~2_combout\ & \ID|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~32_combout\,
	datab => \ID|write_register_address[2]~2_combout\,
	datac => \ID|Decoder0~31_combout\,
	datad => \reset~input_o\,
	combout => \ID|register_array[30][21]~12_combout\);

-- Location: FF_X67_Y36_N23
\ID|register_array[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][8]~q\);

-- Location: LCCOMB_X68_Y37_N14
\ID|register_array[18][22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[18][22]~11_combout\ = (\reset~input_o\) # ((\ID|Decoder0~32_combout\ & (!\ID|write_register_address[2]~2_combout\ & \ID|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~32_combout\,
	datab => \reset~input_o\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|Decoder0~29_combout\,
	combout => \ID|register_array[18][22]~11_combout\);

-- Location: FF_X68_Y36_N19
\ID|register_array[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][8]~q\);

-- Location: LCCOMB_X68_Y37_N12
\ID|register_array[22][27]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[22][27]~10_combout\ = (\reset~input_o\) # ((\ID|Decoder0~32_combout\ & (\ID|write_register_address[2]~2_combout\ & \ID|Decoder0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~32_combout\,
	datab => \reset~input_o\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|Decoder0~29_combout\,
	combout => \ID|register_array[22][27]~10_combout\);

-- Location: FF_X68_Y36_N9
\ID|register_array[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][8]~q\);

-- Location: LCCOMB_X68_Y36_N18
\ID|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][8]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][8]~q\,
	datad => \ID|register_array[22][8]~q\,
	combout => \ID|Mux55~0_combout\);

-- Location: LCCOMB_X67_Y36_N22
\ID|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux55~0_combout\ & ((\ID|register_array[30][8]~q\))) # (!\ID|Mux55~0_combout\ & (\ID|register_array[26][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][8]~q\,
	datac => \ID|register_array[30][8]~q\,
	datad => \ID|Mux55~0_combout\,
	combout => \ID|Mux55~1_combout\);

-- Location: LCCOMB_X67_Y36_N26
\ID|Mux55~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~9_combout\ = (\ID|Mux55~6_combout\ & ((\ID|Mux55~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux55~6_combout\ & (((\ID|Mux55~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~8_combout\,
	datab => \ID|Mux55~6_combout\,
	datac => \ID|Mux55~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux55~9_combout\);

-- Location: LCCOMB_X58_Y34_N16
\ID|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(20) & \IFE|inst_memory|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux62~0_combout\);

-- Location: LCCOMB_X62_Y37_N10
\ID|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~21_combout\ = (!\ID|write_register_address[0]~3_combout\ & (\ID|Decoder0~20_combout\ & (!\ID|write_register_address[2]~2_combout\ & \ID|write_register_address[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~3_combout\,
	datab => \ID|Decoder0~20_combout\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|write_register_address[3]~1_combout\,
	combout => \ID|Decoder0~21_combout\);

-- Location: LCCOMB_X62_Y37_N20
\ID|register_array[10][14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[10][14]~1_combout\ = (\reset~input_o\) # ((\ID|write_register_address[1]~0_combout\ & \ID|Decoder0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[1]~0_combout\,
	datab => \reset~input_o\,
	datad => \ID|Decoder0~21_combout\,
	combout => \ID|register_array[10][14]~1_combout\);

-- Location: FF_X58_Y33_N5
\ID|register_array[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][8]~q\);

-- Location: LCCOMB_X62_Y37_N18
\ID|register_array[8][21]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[8][21]~3_combout\ = (\reset~input_o\) # ((!\ID|write_register_address[1]~0_combout\ & \ID|Decoder0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[1]~0_combout\,
	datab => \reset~input_o\,
	datad => \ID|Decoder0~21_combout\,
	combout => \ID|register_array[8][21]~3_combout\);

-- Location: FF_X58_Y33_N15
\ID|register_array[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][8]~q\);

-- Location: LCCOMB_X58_Y33_N14
\ID|Mux55~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][8]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][8]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux55~10_combout\);

-- Location: LCCOMB_X62_Y37_N22
\ID|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~22_combout\ = (\ID|write_register_address[0]~3_combout\ & (\ID|Decoder0~20_combout\ & (!\ID|write_register_address[2]~2_combout\ & \ID|write_register_address[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~3_combout\,
	datab => \ID|Decoder0~20_combout\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|write_register_address[3]~1_combout\,
	combout => \ID|Decoder0~22_combout\);

-- Location: LCCOMB_X62_Y37_N12
\ID|register_array[11][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[11][6]~4_combout\ = (\reset~input_o\) # ((\ID|write_register_address[1]~0_combout\ & \ID|Decoder0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[1]~0_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~22_combout\,
	combout => \ID|register_array[11][6]~4_combout\);

-- Location: FF_X65_Y33_N5
\ID|register_array[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][8]~q\);

-- Location: LCCOMB_X62_Y37_N8
\ID|register_array[9][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[9][15]~2_combout\ = (\reset~input_o\) # ((!\ID|write_register_address[1]~0_combout\ & \ID|Decoder0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[1]~0_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~22_combout\,
	combout => \ID|register_array[9][15]~2_combout\);

-- Location: FF_X65_Y33_N11
\ID|register_array[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][8]~q\);

-- Location: LCCOMB_X65_Y33_N4
\ID|Mux55~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux55~10_combout\ & (\ID|register_array[11][8]~q\)) # (!\ID|Mux55~10_combout\ & ((\ID|register_array[9][8]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux55~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux55~10_combout\,
	datac => \ID|register_array[11][8]~q\,
	datad => \ID|register_array[9][8]~q\,
	combout => \ID|Mux55~11_combout\);

-- Location: LCCOMB_X62_Y35_N10
\ID|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & !\IFE|inst_memory|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux62~2_combout\);

-- Location: LCCOMB_X62_Y35_N4
\ID|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18)) # ((\IFE|inst_memory|auto_generated|q_a\(16) & !\IFE|inst_memory|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux62~3_combout\);

-- Location: LCCOMB_X62_Y35_N22
\ID|Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18)) # ((\IFE|inst_memory|auto_generated|q_a\(16) & \IFE|inst_memory|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux62~4_combout\);

-- Location: LCCOMB_X62_Y37_N6
\ID|Decoder0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~25_combout\ = (\ID|write_register_address[0]~3_combout\ & (\ID|Decoder0~20_combout\ & (!\ID|write_register_address[2]~2_combout\ & !\ID|write_register_address[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~3_combout\,
	datab => \ID|Decoder0~20_combout\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|write_register_address[3]~1_combout\,
	combout => \ID|Decoder0~25_combout\);

-- Location: LCCOMB_X62_Y37_N2
\ID|register_array[1][14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[1][14]~23_combout\ = (\reset~input_o\) # ((!\ID|write_register_address[1]~0_combout\ & \ID|Decoder0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[1]~0_combout\,
	datab => \reset~input_o\,
	datad => \ID|Decoder0~25_combout\,
	combout => \ID|register_array[1][14]~23_combout\);

-- Location: FF_X59_Y37_N23
\ID|register_array[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][8]~q\);

-- Location: LCCOMB_X68_Y37_N4
\ID|Decoder0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~26_combout\ = (!\ID|write_register_address[3]~1_combout\ & (\ID|write_register_address[2]~2_combout\ & \ID|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|write_register_address[3]~1_combout\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|Decoder0~20_combout\,
	combout => \ID|Decoder0~26_combout\);

-- Location: LCCOMB_X62_Y37_N30
\ID|register_array[4][31]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[4][31]~26_combout\ = (\reset~input_o\) # ((!\ID|write_register_address[0]~3_combout\ & (\ID|Decoder0~26_combout\ & !\ID|write_register_address[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~3_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~26_combout\,
	datad => \ID|write_register_address[1]~0_combout\,
	combout => \ID|register_array[4][31]~26_combout\);

-- Location: FF_X57_Y37_N19
\ID|register_array[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][8]~q\);

-- Location: LCCOMB_X57_Y37_N18
\ID|Mux55~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][8]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[5][8]~q\,
	datac => \ID|register_array[4][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux55~12_combout\);

-- Location: LCCOMB_X62_Y37_N0
\ID|register_array[7][13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[7][13]~27_combout\ = (\reset~input_o\) # ((\ID|Decoder0~26_combout\ & \ID|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \ID|Decoder0~26_combout\,
	datad => \ID|Decoder0~33_combout\,
	combout => \ID|register_array[7][13]~27_combout\);

-- Location: FF_X59_Y37_N17
\ID|register_array[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][8]~q\);

-- Location: LCCOMB_X68_Y37_N30
\ID|register_array[6][12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[6][12]~25_combout\ = (\reset~input_o\) # ((\ID|Decoder0~32_combout\ & \ID|Decoder0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~32_combout\,
	datac => \ID|Decoder0~26_combout\,
	datad => \reset~input_o\,
	combout => \ID|register_array[6][12]~25_combout\);

-- Location: FF_X58_Y38_N21
\ID|register_array[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][8]~q\);

-- Location: LCCOMB_X59_Y37_N16
\ID|Mux55~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux55~12_combout\ & (\ID|register_array[7][8]~q\)) # (!\ID|Mux55~12_combout\ & ((\ID|register_array[6][8]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux55~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux55~12_combout\,
	datac => \ID|register_array[7][8]~q\,
	datad => \ID|register_array[6][8]~q\,
	combout => \ID|Mux55~13_combout\);

-- Location: LCCOMB_X59_Y37_N22
\ID|Mux55~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & ((\ID|Mux55~13_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[1][8]~q\)))) # (!\ID|Mux62~3_combout\ & (\ID|Mux62~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][8]~q\,
	datad => \ID|Mux55~13_combout\,
	combout => \ID|Mux55~14_combout\);

-- Location: LCCOMB_X62_Y37_N24
\ID|register_array[3][4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[3][4]~22_combout\ = (\reset~input_o\) # ((\ID|write_register_address[1]~0_combout\ & \ID|Decoder0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[1]~0_combout\,
	datab => \reset~input_o\,
	datad => \ID|Decoder0~25_combout\,
	combout => \ID|register_array[3][4]~22_combout\);

-- Location: FF_X58_Y37_N17
\ID|register_array[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][8]~q\);

-- Location: LCCOMB_X69_Y37_N4
\ID|Decoder0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Decoder0~24_combout\ = (\ID|Decoder0~20_combout\ & ((\CTL|Equal0~1_combout\ & ((!\IFE|inst_memory|auto_generated|q_a\(13)))) # (!\CTL|Equal0~1_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \CTL|Equal0~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(13),
	datad => \ID|Decoder0~20_combout\,
	combout => \ID|Decoder0~24_combout\);

-- Location: LCCOMB_X68_Y37_N2
\ID|register_array[2][27]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[2][27]~21_combout\ = (\reset~input_o\) # ((\ID|Decoder0~24_combout\ & (\ID|Decoder0~32_combout\ & !\ID|write_register_address[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~24_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~32_combout\,
	datad => \ID|write_register_address[3]~1_combout\,
	combout => \ID|register_array[2][27]~21_combout\);

-- Location: FF_X58_Y37_N23
\ID|register_array[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][8]~q\);

-- Location: LCCOMB_X58_Y37_N16
\ID|Mux55~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux55~14_combout\ & (\ID|register_array[3][8]~q\)) # (!\ID|Mux55~14_combout\ & ((\ID|register_array[2][8]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux55~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux55~14_combout\,
	datac => \ID|register_array[3][8]~q\,
	datad => \ID|register_array[2][8]~q\,
	combout => \ID|Mux55~15_combout\);

-- Location: LCCOMB_X63_Y36_N16
\ID|Mux55~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\) # ((\ID|Mux55~11_combout\)))) # (!\ID|Mux62~0_combout\ & (!\ID|Mux62~1_combout\ & ((\ID|Mux55~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux55~11_combout\,
	datad => \ID|Mux55~15_combout\,
	combout => \ID|Mux55~16_combout\);

-- Location: LCCOMB_X63_Y36_N18
\ID|Mux55~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux55~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux55~16_combout\ & (\ID|Mux55~18_combout\)) # (!\ID|Mux55~16_combout\ & ((\ID|Mux55~9_combout\))))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~18_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux55~9_combout\,
	datad => \ID|Mux55~16_combout\,
	combout => \ID|Mux55~19_combout\);

-- Location: LCCOMB_X70_Y30_N8
\EXE|Binput[8]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[8]~73_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(8)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux55~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux55~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(8),
	combout => \EXE|Binput[8]~73_combout\);

-- Location: LCCOMB_X70_Y30_N2
\EXE|Add1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~109_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux23~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[8]~73_combout\))) # (!\ID|Mux23~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[8]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~19_combout\,
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|Binput[8]~73_combout\,
	combout => \EXE|Add1~109_combout\);

-- Location: LCCOMB_X67_Y29_N20
\EXE|ALU_Result[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[8]~10_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~109_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~52_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~109_combout\,
	combout => \EXE|ALU_Result[8]~10_combout\);

-- Location: LCCOMB_X80_Y35_N0
\CTL|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal3~0_combout\ = (\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(31) & \IFE|inst_memory|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \IFE|inst_memory|auto_generated|q_a\(29),
	combout => \CTL|Equal3~0_combout\);

-- Location: LCCOMB_X68_Y32_N8
\ID|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(25) & \IFE|inst_memory|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux8~0_combout\);

-- Location: LCCOMB_X68_Y33_N24
\CTL|ALUSrc\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|ALUSrc~combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & \CTL|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	combout => \CTL|ALUSrc~combout\);

-- Location: LCCOMB_X63_Y34_N8
\ID|register_array~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~64_combout\ = (\reset~input_o\) # (\write_data_out~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \write_data_out~1_combout\,
	combout => \ID|register_array~64_combout\);

-- Location: FF_X61_Y30_N7
\ID|register_array[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][1]~q\);

-- Location: FF_X59_Y30_N27
\ID|register_array[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][1]~q\);

-- Location: FF_X60_Y30_N23
\ID|register_array[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][1]~q\);

-- Location: FF_X60_Y30_N29
\ID|register_array[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][1]~q\);

-- Location: LCCOMB_X60_Y30_N22
\ID|Mux62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][1]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][1]~q\,
	datad => \ID|register_array[9][1]~q\,
	combout => \ID|Mux62~5_combout\);

-- Location: LCCOMB_X59_Y30_N26
\ID|Mux62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux62~5_combout\ & ((\ID|register_array[11][1]~q\))) # (!\ID|Mux62~5_combout\ & (\ID|register_array[10][1]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][1]~q\,
	datad => \ID|Mux62~5_combout\,
	combout => \ID|Mux62~6_combout\);

-- Location: FF_X58_Y37_N3
\ID|register_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][1]~q\);

-- Location: FF_X58_Y37_N21
\ID|register_array[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][1]~q\);

-- Location: FF_X57_Y37_N5
\ID|register_array[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][1]~q\);

-- Location: FF_X57_Y37_N23
\ID|register_array[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][1]~q\);

-- Location: LCCOMB_X57_Y37_N22
\ID|Mux62~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][1]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][1]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][1]~q\,
	datac => \ID|register_array[4][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux62~17_combout\);

-- Location: LCCOMB_X62_Y37_N28
\ID|register_array[5][2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array[5][2]~24_combout\ = (\reset~input_o\) # ((\ID|write_register_address[0]~3_combout\ & (\ID|Decoder0~26_combout\ & !\ID|write_register_address[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~3_combout\,
	datab => \reset~input_o\,
	datac => \ID|Decoder0~26_combout\,
	datad => \ID|write_register_address[1]~0_combout\,
	combout => \ID|register_array[5][2]~24_combout\);

-- Location: FF_X58_Y38_N31
\ID|register_array[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][1]~q\);

-- Location: FF_X61_Y37_N29
\ID|register_array[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][1]~q\);

-- Location: LCCOMB_X61_Y37_N28
\ID|Mux62~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~18_combout\ = (\ID|Mux62~17_combout\ & (((\ID|register_array[7][1]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux62~17_combout\ & (\ID|register_array[5][1]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~17_combout\,
	datab => \ID|register_array[5][1]~q\,
	datac => \ID|register_array[7][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux62~18_combout\);

-- Location: FF_X61_Y37_N19
\ID|register_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][1]~q\);

-- Location: LCCOMB_X61_Y37_N18
\ID|Mux62~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~19_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux62~18_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][1]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux62~18_combout\,
	datac => \ID|register_array[1][1]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux62~19_combout\);

-- Location: LCCOMB_X58_Y37_N20
\ID|Mux62~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~20_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux62~19_combout\ & ((\ID|register_array[3][1]~q\))) # (!\ID|Mux62~19_combout\ & (\ID|register_array[2][1]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|register_array[2][1]~q\,
	datac => \ID|register_array[3][1]~q\,
	datad => \ID|Mux62~19_combout\,
	combout => \ID|Mux62~20_combout\);

-- Location: FF_X61_Y34_N7
\ID|register_array[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][1]~q\);

-- Location: FF_X61_Y34_N13
\ID|register_array[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][1]~q\);

-- Location: LCCOMB_X61_Y34_N6
\ID|Mux62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][1]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][1]~q\,
	datad => \ID|register_array[23][1]~q\,
	combout => \ID|Mux62~14_combout\);

-- Location: FF_X62_Y34_N5
\ID|register_array[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][1]~q\);

-- Location: FF_X62_Y34_N23
\ID|register_array[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][1]~q\);

-- Location: LCCOMB_X62_Y34_N22
\ID|Mux62~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~15_combout\ = (\ID|Mux62~14_combout\ & (((\ID|register_array[31][1]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux62~14_combout\ & (\ID|register_array[27][1]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~14_combout\,
	datab => \ID|register_array[27][1]~q\,
	datac => \ID|register_array[31][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux62~15_combout\);

-- Location: FF_X67_Y33_N31
\ID|register_array[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][1]~q\);

-- Location: FF_X67_Y33_N29
\ID|register_array[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][1]~q\);

-- Location: LCCOMB_X67_Y33_N30
\ID|Mux62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][1]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][1]~q\,
	datad => \ID|register_array[25][1]~q\,
	combout => \ID|Mux62~7_combout\);

-- Location: FF_X66_Y33_N23
\ID|register_array[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][1]~q\);

-- Location: FF_X66_Y33_N29
\ID|register_array[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][1]~q\);

-- Location: LCCOMB_X66_Y33_N22
\ID|Mux62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~8_combout\ = (\ID|Mux62~7_combout\ & (((\ID|register_array[29][1]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux62~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][1]~q\,
	datad => \ID|register_array[21][1]~q\,
	combout => \ID|Mux62~8_combout\);

-- Location: FF_X59_Y29_N5
\ID|register_array[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][1]~q\);

-- Location: FF_X59_Y29_N7
\ID|register_array[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][1]~q\);

-- Location: FF_X58_Y29_N23
\ID|register_array[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][1]~q\);

-- Location: FF_X58_Y29_N21
\ID|register_array[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][1]~q\);

-- Location: LCCOMB_X58_Y29_N22
\ID|Mux62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][1]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][1]~q\,
	datad => \ID|register_array[22][1]~q\,
	combout => \ID|Mux62~9_combout\);

-- Location: LCCOMB_X59_Y29_N6
\ID|Mux62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux62~9_combout\ & ((\ID|register_array[30][1]~q\))) # (!\ID|Mux62~9_combout\ & (\ID|register_array[26][1]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux62~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][1]~q\,
	datac => \ID|register_array[30][1]~q\,
	datad => \ID|Mux62~9_combout\,
	combout => \ID|Mux62~10_combout\);

-- Location: FF_X60_Y31_N25
\ID|register_array[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][1]~q\);

-- Location: FF_X60_Y31_N19
\ID|register_array[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][1]~q\);

-- Location: FF_X61_Y31_N23
\ID|register_array[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][1]~q\);

-- Location: FF_X61_Y31_N5
\ID|register_array[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][1]~q\);

-- Location: LCCOMB_X61_Y31_N22
\ID|Mux62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][1]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][1]~q\,
	datad => \ID|register_array[24][1]~q\,
	combout => \ID|Mux62~11_combout\);

-- Location: LCCOMB_X60_Y31_N18
\ID|Mux62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux62~11_combout\ & ((\ID|register_array[28][1]~q\))) # (!\ID|Mux62~11_combout\ & (\ID|register_array[20][1]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][1]~q\,
	datac => \ID|register_array[28][1]~q\,
	datad => \ID|Mux62~11_combout\,
	combout => \ID|Mux62~12_combout\);

-- Location: LCCOMB_X59_Y31_N8
\ID|Mux62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux62~10_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux62~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux62~12_combout\,
	combout => \ID|Mux62~13_combout\);

-- Location: LCCOMB_X58_Y34_N8
\ID|Mux62~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~16_combout\ = (\ID|Mux62~13_combout\ & ((\ID|Mux62~15_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux62~13_combout\ & (((\ID|Mux62~8_combout\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~15_combout\,
	datab => \ID|Mux62~8_combout\,
	datac => \ID|Mux62~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux62~16_combout\);

-- Location: LCCOMB_X58_Y34_N18
\ID|Mux62~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~21_combout\ = (\ID|Mux62~0_combout\ & (((\ID|Mux62~1_combout\)))) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux62~16_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux62~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~20_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux62~16_combout\,
	combout => \ID|Mux62~21_combout\);

-- Location: FF_X63_Y34_N9
\ID|register_array[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~64_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][1]~q\);

-- Location: FF_X59_Y31_N19
\ID|register_array[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][1]~q\);

-- Location: FF_X63_Y30_N13
\ID|register_array[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][1]~q\);

-- Location: LCCOMB_X63_Y30_N12
\ID|Mux62~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~22_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][1]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[12][1]~q\,
	datac => \ID|register_array[14][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux62~22_combout\);

-- Location: LCCOMB_X59_Y31_N18
\ID|Mux62~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~23_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux62~22_combout\ & (\ID|register_array[15][1]~q\)) # (!\ID|Mux62~22_combout\ & ((\ID|register_array[13][1]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux62~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[15][1]~q\,
	datac => \ID|register_array[13][1]~q\,
	datad => \ID|Mux62~22_combout\,
	combout => \ID|Mux62~23_combout\);

-- Location: LCCOMB_X58_Y34_N12
\ID|Mux62~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux62~24_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux62~21_combout\ & ((\ID|Mux62~23_combout\))) # (!\ID|Mux62~21_combout\ & (\ID|Mux62~6_combout\)))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux62~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~6_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux62~21_combout\,
	datad => \ID|Mux62~23_combout\,
	combout => \ID|Mux62~24_combout\);

-- Location: LCCOMB_X67_Y34_N28
\ID|register_array~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~63_combout\ = (\reset~input_o\) # ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(2))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(2),
	datab => \EXE|ALU_Result[2]~4_combout\,
	datac => \reset~input_o\,
	datad => \CTL|Equal2~1_combout\,
	combout => \ID|register_array~63_combout\);

-- Location: FF_X66_Y34_N3
\ID|register_array[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][2]~q\);

-- Location: FF_X66_Y34_N17
\ID|register_array[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][2]~q\);

-- Location: LCCOMB_X66_Y34_N2
\ID|Mux61~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][2]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][2]~q\,
	datad => \ID|register_array[13][2]~q\,
	combout => \ID|Mux61~17_combout\);

-- Location: FF_X67_Y34_N29
\ID|register_array[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~63_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][2]~q\);

-- Location: FF_X67_Y34_N11
\ID|register_array[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][2]~q\);

-- Location: LCCOMB_X67_Y34_N10
\ID|Mux61~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~18_combout\ = (\ID|Mux61~17_combout\ & ((\ID|register_array[15][2]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux61~17_combout\ & (((\ID|register_array[14][2]~q\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~17_combout\,
	datab => \ID|register_array[15][2]~q\,
	datac => \ID|register_array[14][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux61~18_combout\);

-- Location: FF_X65_Y37_N23
\ID|register_array[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][2]~q\);

-- Location: FF_X65_Y37_N29
\ID|register_array[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][2]~q\);

-- Location: LCCOMB_X65_Y37_N22
\ID|Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][2]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][2]~q\,
	datad => \ID|register_array[23][2]~q\,
	combout => \ID|Mux61~7_combout\);

-- Location: FF_X66_Y37_N29
\ID|register_array[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][2]~q\);

-- Location: FF_X66_Y37_N31
\ID|register_array[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][2]~q\);

-- Location: LCCOMB_X66_Y37_N30
\ID|Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~8_combout\ = (\ID|Mux61~7_combout\ & (((\ID|register_array[31][2]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux61~7_combout\ & (\ID|register_array[27][2]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~7_combout\,
	datab => \ID|register_array[27][2]~q\,
	datac => \ID|register_array[31][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux61~8_combout\);

-- Location: FF_X65_Y36_N23
\ID|register_array[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][2]~q\);

-- Location: FF_X65_Y36_N29
\ID|register_array[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][2]~q\);

-- Location: LCCOMB_X65_Y36_N22
\ID|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][2]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][2]~q\,
	datad => \ID|register_array[22][2]~q\,
	combout => \ID|Mux61~0_combout\);

-- Location: FF_X66_Y36_N31
\ID|register_array[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][2]~q\);

-- Location: FF_X66_Y36_N29
\ID|register_array[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][2]~q\);

-- Location: LCCOMB_X66_Y36_N30
\ID|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux61~0_combout\ & (\ID|register_array[30][2]~q\)) # (!\ID|Mux61~0_combout\ & ((\ID|register_array[26][2]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux61~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux61~0_combout\,
	datac => \ID|register_array[30][2]~q\,
	datad => \ID|register_array[26][2]~q\,
	combout => \ID|Mux61~1_combout\);

-- Location: FF_X59_Y34_N5
\ID|register_array[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][2]~q\);

-- Location: FF_X59_Y34_N15
\ID|register_array[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][2]~q\);

-- Location: LCCOMB_X59_Y34_N14
\ID|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[24][2]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[24][2]~q\,
	datac => \ID|register_array[16][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux61~4_combout\);

-- Location: FF_X60_Y34_N5
\ID|register_array[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][2]~q\);

-- Location: FF_X60_Y34_N23
\ID|register_array[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][2]~q\);

-- Location: LCCOMB_X60_Y34_N22
\ID|Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~5_combout\ = (\ID|Mux61~4_combout\ & (((\ID|register_array[28][2]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux61~4_combout\ & (\ID|register_array[20][2]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~4_combout\,
	datab => \ID|register_array[20][2]~q\,
	datac => \ID|register_array[28][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux61~5_combout\);

-- Location: FF_X65_Y38_N31
\ID|register_array[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][2]~q\);

-- Location: FF_X65_Y38_N29
\ID|register_array[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][2]~q\);

-- Location: LCCOMB_X65_Y38_N30
\ID|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][2]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][2]~q\,
	datad => \ID|register_array[25][2]~q\,
	combout => \ID|Mux61~2_combout\);

-- Location: FF_X66_Y38_N23
\ID|register_array[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][2]~q\);

-- Location: FF_X66_Y38_N21
\ID|register_array[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][2]~q\);

-- Location: LCCOMB_X66_Y38_N22
\ID|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux61~2_combout\ & (\ID|register_array[29][2]~q\)) # (!\ID|Mux61~2_combout\ & ((\ID|register_array[21][2]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux61~2_combout\,
	datac => \ID|register_array[29][2]~q\,
	datad => \ID|register_array[21][2]~q\,
	combout => \ID|Mux61~3_combout\);

-- Location: LCCOMB_X65_Y35_N2
\ID|Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux61~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux61~5_combout\,
	datad => \ID|Mux61~3_combout\,
	combout => \ID|Mux61~6_combout\);

-- Location: LCCOMB_X66_Y35_N4
\ID|Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux61~6_combout\ & (\ID|Mux61~8_combout\)) # (!\ID|Mux61~6_combout\ & ((\ID|Mux61~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux61~8_combout\,
	datac => \ID|Mux61~1_combout\,
	datad => \ID|Mux61~6_combout\,
	combout => \ID|Mux61~9_combout\);

-- Location: FF_X63_Y32_N31
\ID|register_array[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][2]~q\);

-- Location: FF_X63_Y32_N17
\ID|register_array[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][2]~q\);

-- Location: FF_X58_Y33_N29
\ID|register_array[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][2]~q\);

-- Location: FF_X58_Y33_N7
\ID|register_array[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][2]~q\);

-- Location: LCCOMB_X58_Y33_N6
\ID|Mux61~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][2]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux61~10_combout\);

-- Location: LCCOMB_X63_Y32_N16
\ID|Mux61~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux61~10_combout\ & ((\ID|register_array[11][2]~q\))) # (!\ID|Mux61~10_combout\ & (\ID|register_array[9][2]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][2]~q\,
	datad => \ID|Mux61~10_combout\,
	combout => \ID|Mux61~11_combout\);

-- Location: FF_X58_Y38_N27
\ID|register_array[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][2]~q\);

-- Location: FF_X59_Y38_N15
\ID|register_array[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][2]~q\);

-- Location: FF_X58_Y38_N29
\ID|register_array[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][2]~q\);

-- Location: FF_X59_Y38_N29
\ID|register_array[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][2]~q\);

-- Location: LCCOMB_X59_Y38_N28
\ID|Mux61~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][2]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux61~12_combout\);

-- Location: LCCOMB_X59_Y38_N14
\ID|Mux61~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux61~12_combout\ & ((\ID|register_array[7][2]~q\))) # (!\ID|Mux61~12_combout\ & (\ID|register_array[6][2]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][2]~q\,
	datad => \ID|Mux61~12_combout\,
	combout => \ID|Mux61~13_combout\);

-- Location: LCCOMB_X60_Y39_N20
\ID|Mux61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & ((\ID|Mux61~13_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[1][2]~q\)))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][2]~q\,
	datab => \ID|Mux61~13_combout\,
	datac => \ID|Mux62~3_combout\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux61~14_combout\);

-- Location: FF_X61_Y36_N5
\ID|register_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][2]~q\);

-- Location: FF_X61_Y36_N15
\ID|register_array[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][2]~q\);

-- Location: LCCOMB_X61_Y36_N14
\ID|Mux61~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~15_combout\ = (\ID|Mux61~14_combout\ & (((\ID|register_array[3][2]~q\) # (!\ID|Mux62~2_combout\)))) # (!\ID|Mux61~14_combout\ & (\ID|register_array[2][2]~q\ & ((\ID|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~14_combout\,
	datab => \ID|register_array[2][2]~q\,
	datac => \ID|register_array[3][2]~q\,
	datad => \ID|Mux62~2_combout\,
	combout => \ID|Mux61~15_combout\);

-- Location: LCCOMB_X62_Y36_N16
\ID|Mux61~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux61~11_combout\) # ((\ID|Mux62~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((!\ID|Mux62~1_combout\ & \ID|Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux61~11_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux61~15_combout\,
	combout => \ID|Mux61~16_combout\);

-- Location: LCCOMB_X66_Y35_N30
\ID|Mux61~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux61~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux61~16_combout\ & (\ID|Mux61~18_combout\)) # (!\ID|Mux61~16_combout\ & ((\ID|Mux61~9_combout\))))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux61~18_combout\,
	datac => \ID|Mux61~9_combout\,
	datad => \ID|Mux61~16_combout\,
	combout => \ID|Mux61~19_combout\);

-- Location: FF_X67_Y30_N13
\ID|register_array[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~60_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][3]~q\);

-- Location: FF_X59_Y31_N21
\ID|register_array[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][3]~q\);

-- Location: FF_X58_Y30_N27
\ID|register_array[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][3]~q\);

-- Location: LCCOMB_X58_Y30_N4
\ID|Mux60~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][3]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[12][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux60~17_combout\);

-- Location: LCCOMB_X59_Y31_N20
\ID|Mux60~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux60~17_combout\ & (\ID|register_array[15][3]~q\)) # (!\ID|Mux60~17_combout\ & ((\ID|register_array[13][3]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[13][3]~q\,
	datad => \ID|Mux60~17_combout\,
	combout => \ID|Mux60~18_combout\);

-- Location: LCCOMB_X62_Y39_N30
\ID|register_array~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~61_combout\ = (\write_data_out~3_combout\ & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_data_out~3_combout\,
	datac => \reset~input_o\,
	combout => \ID|register_array~61_combout\);

-- Location: FF_X62_Y39_N31
\ID|register_array[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~61_combout\,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][3]~q\);

-- Location: FF_X62_Y39_N29
\ID|register_array[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][3]~q\);

-- Location: FF_X57_Y38_N9
\ID|register_array[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][3]~q\);

-- Location: FF_X57_Y37_N3
\ID|register_array[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][3]~q\);

-- Location: LCCOMB_X57_Y37_N2
\ID|Mux60~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][3]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][3]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][3]~q\,
	datac => \ID|register_array[4][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux60~12_combout\);

-- Location: LCCOMB_X62_Y39_N28
\ID|Mux60~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux60~12_combout\ & (\ID|register_array[7][3]~q\)) # (!\ID|Mux60~12_combout\ & ((\ID|register_array[5][3]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[7][3]~q\,
	datac => \ID|register_array[5][3]~q\,
	datad => \ID|Mux60~12_combout\,
	combout => \ID|Mux60~13_combout\);

-- Location: FF_X62_Y38_N17
\ID|register_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][3]~q\);

-- Location: LCCOMB_X62_Y38_N16
\ID|Mux60~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux60~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][3]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~13_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][3]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux60~14_combout\);

-- Location: FF_X63_Y35_N7
\ID|register_array[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][3]~q\);

-- Location: FF_X63_Y35_N21
\ID|register_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][3]~q\);

-- Location: LCCOMB_X63_Y35_N6
\ID|Mux60~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux60~14_combout\ & (\ID|register_array[3][3]~q\)) # (!\ID|Mux60~14_combout\ & ((\ID|register_array[2][3]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux60~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux60~14_combout\,
	datac => \ID|register_array[3][3]~q\,
	datad => \ID|register_array[2][3]~q\,
	combout => \ID|Mux60~15_combout\);

-- Location: FF_X67_Y36_N5
\ID|register_array[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][3]~q\);

-- Location: FF_X67_Y36_N15
\ID|register_array[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][3]~q\);

-- Location: FF_X68_Y36_N31
\ID|register_array[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][3]~q\);

-- Location: FF_X68_Y36_N29
\ID|register_array[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][3]~q\);

-- Location: LCCOMB_X68_Y36_N30
\ID|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][3]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][3]~q\,
	datad => \ID|register_array[22][3]~q\,
	combout => \ID|Mux60~4_combout\);

-- Location: LCCOMB_X67_Y36_N14
\ID|Mux60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux60~4_combout\ & ((\ID|register_array[30][3]~q\))) # (!\ID|Mux60~4_combout\ & (\ID|register_array[26][3]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][3]~q\,
	datac => \ID|register_array[30][3]~q\,
	datad => \ID|Mux60~4_combout\,
	combout => \ID|Mux60~5_combout\);

-- Location: FF_X60_Y35_N29
\ID|register_array[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][3]~q\);

-- Location: FF_X61_Y38_N7
\ID|register_array[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][3]~q\);

-- Location: FF_X61_Y38_N29
\ID|register_array[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][3]~q\);

-- Location: LCCOMB_X61_Y38_N6
\ID|Mux60~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][3]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][3]~q\,
	datad => \ID|register_array[24][3]~q\,
	combout => \ID|Mux60~6_combout\);

-- Location: FF_X60_Y34_N19
\ID|register_array[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][3]~q\);

-- Location: LCCOMB_X60_Y34_N18
\ID|Mux60~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~7_combout\ = (\ID|Mux60~6_combout\ & (((\ID|register_array[28][3]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux60~6_combout\ & (\ID|register_array[20][3]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][3]~q\,
	datab => \ID|Mux60~6_combout\,
	datac => \ID|register_array[28][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux60~7_combout\);

-- Location: LCCOMB_X67_Y34_N20
\ID|Mux60~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux60~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- \ID|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux60~7_combout\,
	combout => \ID|Mux60~8_combout\);

-- Location: FF_X66_Y35_N9
\ID|register_array[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][3]~q\);

-- Location: FF_X66_Y35_N11
\ID|register_array[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][3]~q\);

-- Location: FF_X67_Y35_N31
\ID|register_array[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][3]~q\);

-- Location: FF_X67_Y35_N29
\ID|register_array[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][3]~q\);

-- Location: LCCOMB_X67_Y35_N30
\ID|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][3]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][3]~q\,
	datad => \ID|register_array[25][3]~q\,
	combout => \ID|Mux60~2_combout\);

-- Location: LCCOMB_X66_Y35_N10
\ID|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux60~2_combout\ & ((\ID|register_array[29][3]~q\))) # (!\ID|Mux60~2_combout\ & (\ID|register_array[21][3]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][3]~q\,
	datad => \ID|Mux60~2_combout\,
	combout => \ID|Mux60~3_combout\);

-- Location: FF_X68_Y38_N29
\ID|register_array[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][3]~q\);

-- Location: FF_X68_Y38_N15
\ID|register_array[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][3]~q\);

-- Location: LCCOMB_X68_Y38_N14
\ID|Mux60~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][3]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][3]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][3]~q\,
	datac => \ID|register_array[19][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux60~9_combout\);

-- Location: FF_X67_Y38_N15
\ID|register_array[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][3]~q\);

-- Location: FF_X67_Y38_N21
\ID|register_array[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][3]~q\);

-- Location: LCCOMB_X67_Y38_N14
\ID|Mux60~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~10_combout\ = (\ID|Mux60~9_combout\ & (((\ID|register_array[31][3]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux60~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][3]~q\,
	datad => \ID|register_array[27][3]~q\,
	combout => \ID|Mux60~10_combout\);

-- Location: LCCOMB_X68_Y34_N16
\ID|Mux60~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux60~8_combout\ & ((\ID|Mux60~10_combout\))) # (!\ID|Mux60~8_combout\ & (\ID|Mux60~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux60~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux60~8_combout\,
	datac => \ID|Mux60~3_combout\,
	datad => \ID|Mux60~10_combout\,
	combout => \ID|Mux60~11_combout\);

-- Location: LCCOMB_X68_Y34_N18
\ID|Mux60~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux60~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux60~15_combout\,
	datad => \ID|Mux60~11_combout\,
	combout => \ID|Mux60~16_combout\);

-- Location: FF_X57_Y33_N23
\ID|register_array[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][3]~q\);

-- Location: FF_X58_Y33_N19
\ID|register_array[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][3]~q\);

-- Location: LCCOMB_X58_Y33_N18
\ID|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][3]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][3]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux60~0_combout\);

-- Location: FF_X59_Y31_N11
\ID|register_array[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][3]~q\);

-- Location: FF_X59_Y32_N5
\ID|register_array[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][3]~q\);

-- Location: LCCOMB_X59_Y31_N10
\ID|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux60~0_combout\ & (\ID|register_array[11][3]~q\)) # (!\ID|Mux60~0_combout\ & ((\ID|register_array[10][3]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux60~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux60~0_combout\,
	datac => \ID|register_array[11][3]~q\,
	datad => \ID|register_array[10][3]~q\,
	combout => \ID|Mux60~1_combout\);

-- Location: LCCOMB_X59_Y31_N26
\ID|Mux60~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux60~19_combout\ = (\ID|Mux60~16_combout\ & ((\ID|Mux60~18_combout\) # ((!\ID|Mux62~0_combout\)))) # (!\ID|Mux60~16_combout\ & (((\ID|Mux62~0_combout\ & \ID|Mux60~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~18_combout\,
	datab => \ID|Mux60~16_combout\,
	datac => \ID|Mux62~0_combout\,
	datad => \ID|Mux60~1_combout\,
	combout => \ID|Mux60~19_combout\);

-- Location: LCCOMB_X65_Y34_N14
\ID|register_array~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~59_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(4))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(4),
	datac => \reset~input_o\,
	datad => \EXE|ALU_Result[4]~6_combout\,
	combout => \ID|register_array~59_combout\);

-- Location: FF_X65_Y34_N15
\ID|register_array[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~59_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][4]~q\);

-- Location: FF_X65_Y34_N21
\ID|register_array[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][4]~q\);

-- Location: FF_X62_Y33_N23
\ID|register_array[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][4]~q\);

-- Location: FF_X61_Y33_N3
\ID|register_array[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][4]~q\);

-- Location: LCCOMB_X62_Y33_N22
\ID|Mux59~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][4]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][4]~q\,
	datad => \ID|register_array[13][4]~q\,
	combout => \ID|Mux59~17_combout\);

-- Location: LCCOMB_X65_Y34_N20
\ID|Mux59~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux59~17_combout\ & (\ID|register_array[15][4]~q\)) # (!\ID|Mux59~17_combout\ & ((\ID|register_array[14][4]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[15][4]~q\,
	datac => \ID|register_array[14][4]~q\,
	datad => \ID|Mux59~17_combout\,
	combout => \ID|Mux59~18_combout\);

-- Location: FF_X57_Y33_N29
\ID|register_array[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][4]~q\);

-- Location: FF_X57_Y37_N17
\ID|register_array[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][4]~q\);

-- Location: LCCOMB_X57_Y37_N16
\ID|Mux59~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][4]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[5][4]~q\,
	datac => \ID|register_array[4][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux59~12_combout\);

-- Location: FF_X57_Y38_N31
\ID|register_array[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][4]~q\);

-- Location: FF_X57_Y38_N29
\ID|register_array[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][4]~q\);

-- Location: LCCOMB_X57_Y38_N30
\ID|Mux59~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux59~12_combout\ & (\ID|register_array[7][4]~q\)) # (!\ID|Mux59~12_combout\ & ((\ID|register_array[6][4]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux59~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux59~12_combout\,
	datac => \ID|register_array[7][4]~q\,
	datad => \ID|register_array[6][4]~q\,
	combout => \ID|Mux59~13_combout\);

-- Location: FF_X59_Y37_N21
\ID|register_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][4]~q\);

-- Location: LCCOMB_X59_Y37_N20
\ID|Mux59~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux59~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][4]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux59~13_combout\,
	datac => \ID|register_array[1][4]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux59~14_combout\);

-- Location: FF_X63_Y35_N19
\ID|register_array[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][4]~q\);

-- Location: FF_X63_Y35_N17
\ID|register_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][4]~q\);

-- Location: LCCOMB_X63_Y35_N18
\ID|Mux59~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux59~14_combout\ & (\ID|register_array[3][4]~q\)) # (!\ID|Mux59~14_combout\ & ((\ID|register_array[2][4]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux59~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux59~14_combout\,
	datac => \ID|register_array[3][4]~q\,
	datad => \ID|register_array[2][4]~q\,
	combout => \ID|Mux59~15_combout\);

-- Location: FF_X60_Y32_N27
\ID|register_array[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][4]~q\);

-- Location: FF_X60_Y32_N1
\ID|register_array[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][4]~q\);

-- Location: LCCOMB_X60_Y32_N26
\ID|Mux59~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][4]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][4]~q\,
	datad => \ID|register_array[10][4]~q\,
	combout => \ID|Mux59~10_combout\);

-- Location: FF_X60_Y33_N17
\ID|register_array[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][4]~q\);

-- Location: FF_X61_Y33_N1
\ID|register_array[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][4]~q\);

-- Location: LCCOMB_X61_Y33_N0
\ID|Mux59~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~11_combout\ = (\ID|Mux59~10_combout\ & (((\ID|register_array[11][4]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux59~10_combout\ & (\ID|register_array[9][4]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~10_combout\,
	datab => \ID|register_array[9][4]~q\,
	datac => \ID|register_array[11][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux59~11_combout\);

-- Location: LCCOMB_X59_Y33_N14
\ID|Mux59~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~16_combout\ = (\ID|Mux62~1_combout\ & (((\ID|Mux62~0_combout\)))) # (!\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\ & ((\ID|Mux59~11_combout\))) # (!\ID|Mux62~0_combout\ & (\ID|Mux59~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~15_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux62~0_combout\,
	datad => \ID|Mux59~11_combout\,
	combout => \ID|Mux59~16_combout\);

-- Location: FF_X60_Y34_N15
\ID|register_array[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][4]~q\);

-- Location: FF_X60_Y34_N9
\ID|register_array[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][4]~q\);

-- Location: FF_X61_Y38_N19
\ID|register_array[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][4]~q\);

-- Location: FF_X61_Y38_N17
\ID|register_array[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][4]~q\);

-- Location: LCCOMB_X61_Y38_N18
\ID|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][4]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][4]~q\,
	datad => \ID|register_array[24][4]~q\,
	combout => \ID|Mux59~4_combout\);

-- Location: LCCOMB_X60_Y34_N8
\ID|Mux59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux59~4_combout\ & ((\ID|register_array[28][4]~q\))) # (!\ID|Mux59~4_combout\ & (\ID|register_array[20][4]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][4]~q\,
	datac => \ID|register_array[28][4]~q\,
	datad => \ID|Mux59~4_combout\,
	combout => \ID|Mux59~5_combout\);

-- Location: FF_X67_Y35_N3
\ID|register_array[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][4]~q\);

-- Location: FF_X67_Y35_N17
\ID|register_array[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][4]~q\);

-- Location: LCCOMB_X67_Y35_N2
\ID|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][4]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][4]~q\,
	datad => \ID|register_array[25][4]~q\,
	combout => \ID|Mux59~2_combout\);

-- Location: FF_X66_Y35_N7
\ID|register_array[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][4]~q\);

-- Location: FF_X66_Y35_N21
\ID|register_array[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][4]~q\);

-- Location: LCCOMB_X66_Y35_N6
\ID|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~3_combout\ = (\ID|Mux59~2_combout\ & (((\ID|register_array[29][4]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux59~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][4]~q\,
	datad => \ID|register_array[21][4]~q\,
	combout => \ID|Mux59~3_combout\);

-- Location: LCCOMB_X67_Y34_N26
\ID|Mux59~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|Mux59~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux59~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux59~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux59~3_combout\,
	combout => \ID|Mux59~6_combout\);

-- Location: FF_X68_Y38_N17
\ID|register_array[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][4]~q\);

-- Location: FF_X68_Y38_N27
\ID|register_array[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][4]~q\);

-- Location: LCCOMB_X68_Y38_N26
\ID|Mux59~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][4]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][4]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][4]~q\,
	datac => \ID|register_array[19][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux59~7_combout\);

-- Location: FF_X68_Y37_N17
\ID|register_array[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][4]~q\);

-- Location: FF_X68_Y37_N11
\ID|register_array[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~58_combout\,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][4]~q\);

-- Location: LCCOMB_X68_Y37_N16
\ID|Mux59~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~8_combout\ = (\ID|Mux59~7_combout\ & (((\ID|register_array[31][4]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux59~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[27][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[27][4]~q\,
	datad => \ID|register_array[31][4]~q\,
	combout => \ID|Mux59~8_combout\);

-- Location: FF_X67_Y36_N1
\ID|register_array[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][4]~q\);

-- Location: FF_X67_Y36_N3
\ID|register_array[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][4]~q\);

-- Location: FF_X68_Y36_N1
\ID|register_array[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][4]~q\);

-- Location: LCCOMB_X68_Y36_N10
\ID|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][4]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][4]~q\,
	datad => \ID|register_array[22][4]~q\,
	combout => \ID|Mux59~0_combout\);

-- Location: LCCOMB_X67_Y36_N2
\ID|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux59~0_combout\ & ((\ID|register_array[30][4]~q\))) # (!\ID|Mux59~0_combout\ & (\ID|register_array[26][4]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][4]~q\,
	datac => \ID|register_array[30][4]~q\,
	datad => \ID|Mux59~0_combout\,
	combout => \ID|Mux59~1_combout\);

-- Location: LCCOMB_X68_Y33_N10
\ID|Mux59~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~9_combout\ = (\ID|Mux59~6_combout\ & ((\ID|Mux59~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux59~6_combout\ & (((\ID|Mux59~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~6_combout\,
	datab => \ID|Mux59~8_combout\,
	datac => \ID|Mux59~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux59~9_combout\);

-- Location: LCCOMB_X68_Y33_N20
\ID|Mux59~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux59~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux59~16_combout\ & (\ID|Mux59~18_combout\)) # (!\ID|Mux59~16_combout\ & ((\ID|Mux59~9_combout\))))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux59~18_combout\,
	datac => \ID|Mux59~16_combout\,
	datad => \ID|Mux59~9_combout\,
	combout => \ID|Mux59~19_combout\);

-- Location: LCCOMB_X62_Y35_N8
\ID|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~2_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(23) & \IFE|inst_memory|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux8~2_combout\);

-- Location: FF_X59_Y38_N25
\ID|register_array[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][9]~q\);

-- Location: FF_X58_Y38_N1
\ID|register_array[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][9]~q\);

-- Location: FF_X58_Y38_N11
\ID|register_array[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][9]~q\);

-- Location: FF_X59_Y38_N23
\ID|register_array[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][9]~q\);

-- Location: LCCOMB_X58_Y38_N10
\ID|Mux22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][9]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][9]~q\,
	datad => \ID|register_array[4][9]~q\,
	combout => \ID|Mux22~12_combout\);

-- Location: LCCOMB_X58_Y38_N0
\ID|Mux22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux22~12_combout\ & (\ID|register_array[7][9]~q\)) # (!\ID|Mux22~12_combout\ & ((\ID|register_array[5][9]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][9]~q\,
	datac => \ID|register_array[5][9]~q\,
	datad => \ID|Mux22~12_combout\,
	combout => \ID|Mux22~13_combout\);

-- Location: LCCOMB_X60_Y35_N24
\ID|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23)) # ((\IFE|inst_memory|auto_generated|q_a\(22) & \IFE|inst_memory|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux8~4_combout\);

-- Location: LCCOMB_X60_Y39_N10
\ID|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23)) # ((\IFE|inst_memory|auto_generated|q_a\(21) & !\IFE|inst_memory|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux8~3_combout\);

-- Location: FF_X59_Y37_N29
\ID|register_array[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][9]~q\);

-- Location: LCCOMB_X58_Y37_N28
\ID|Mux22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux22~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|Mux8~3_combout\ & \ID|register_array[1][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~13_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|register_array[1][9]~q\,
	combout => \ID|Mux22~14_combout\);

-- Location: FF_X58_Y37_N25
\ID|register_array[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][9]~q\);

-- Location: FF_X58_Y37_N19
\ID|register_array[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][9]~q\);

-- Location: LCCOMB_X58_Y37_N24
\ID|Mux22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux22~14_combout\ & ((\ID|register_array[3][9]~q\))) # (!\ID|Mux22~14_combout\ & (\ID|register_array[2][9]~q\)))) # (!\ID|Mux8~2_combout\ & (\ID|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~2_combout\,
	datab => \ID|Mux22~14_combout\,
	datac => \ID|register_array[2][9]~q\,
	datad => \ID|register_array[3][9]~q\,
	combout => \ID|Mux22~15_combout\);

-- Location: FF_X65_Y38_N17
\ID|register_array[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][9]~q\);

-- Location: FF_X65_Y38_N11
\ID|register_array[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][9]~q\);

-- Location: LCCOMB_X65_Y38_N16
\ID|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][9]~q\,
	datad => \ID|register_array[17][9]~q\,
	combout => \ID|Mux22~2_combout\);

-- Location: FF_X66_Y35_N25
\ID|register_array[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][9]~q\);

-- Location: FF_X66_Y35_N19
\ID|register_array[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][9]~q\);

-- Location: LCCOMB_X66_Y35_N24
\ID|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~3_combout\ = (\ID|Mux22~2_combout\ & (((\ID|register_array[29][9]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux22~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][9]~q\,
	datad => \ID|register_array[29][9]~q\,
	combout => \ID|Mux22~3_combout\);

-- Location: FF_X67_Y38_N27
\ID|register_array[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][9]~q\);

-- Location: FF_X67_Y38_N9
\ID|register_array[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][9]~q\);

-- Location: FF_X68_Y38_N23
\ID|register_array[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][9]~q\);

-- Location: FF_X68_Y38_N5
\ID|register_array[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][9]~q\);

-- Location: LCCOMB_X68_Y38_N4
\ID|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][9]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][9]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][9]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux22~9_combout\);

-- Location: LCCOMB_X67_Y38_N8
\ID|Mux22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux22~9_combout\ & (\ID|register_array[31][9]~q\)) # (!\ID|Mux22~9_combout\ & ((\ID|register_array[27][9]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][9]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][9]~q\,
	datad => \ID|Mux22~9_combout\,
	combout => \ID|Mux22~10_combout\);

-- Location: FF_X68_Y36_N23
\ID|register_array[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][9]~q\);

-- Location: FF_X68_Y36_N13
\ID|register_array[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][9]~q\);

-- Location: LCCOMB_X68_Y36_N12
\ID|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][9]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][9]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][9]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux22~4_combout\);

-- Location: FF_X67_Y36_N25
\ID|register_array[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][9]~q\);

-- Location: FF_X67_Y36_N19
\ID|register_array[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][9]~q\);

-- Location: LCCOMB_X67_Y36_N24
\ID|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux22~4_combout\ & ((\ID|register_array[30][9]~q\))) # (!\ID|Mux22~4_combout\ & (\ID|register_array[26][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux22~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux22~4_combout\,
	datac => \ID|register_array[26][9]~q\,
	datad => \ID|register_array[30][9]~q\,
	combout => \ID|Mux22~5_combout\);

-- Location: FF_X59_Y34_N1
\ID|register_array[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][9]~q\);

-- Location: FF_X59_Y34_N11
\ID|register_array[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][9]~q\);

-- Location: LCCOMB_X59_Y34_N0
\ID|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][9]~q\,
	datad => \ID|register_array[16][9]~q\,
	combout => \ID|Mux22~6_combout\);

-- Location: FF_X60_Y34_N21
\ID|register_array[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][9]~q\);

-- Location: FF_X60_Y34_N11
\ID|register_array[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][9]~q\);

-- Location: LCCOMB_X60_Y34_N10
\ID|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~7_combout\ = (\ID|Mux22~6_combout\ & ((\ID|register_array[28][9]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux22~6_combout\ & (((\ID|register_array[20][9]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~6_combout\,
	datab => \ID|register_array[28][9]~q\,
	datac => \ID|register_array[20][9]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux22~7_combout\);

-- Location: LCCOMB_X59_Y32_N24
\ID|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux22~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux22~7_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux22~7_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux22~8_combout\);

-- Location: LCCOMB_X59_Y32_N10
\ID|Mux22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux22~8_combout\ & ((\ID|Mux22~10_combout\))) # (!\ID|Mux22~8_combout\ & (\ID|Mux22~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux22~10_combout\,
	datad => \ID|Mux22~8_combout\,
	combout => \ID|Mux22~11_combout\);

-- Location: LCCOMB_X59_Y32_N20
\ID|Mux22~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux22~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~15_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux22~11_combout\,
	combout => \ID|Mux22~16_combout\);

-- Location: FF_X59_Y33_N11
\ID|register_array[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][9]~q\);

-- Location: FF_X58_Y30_N15
\ID|register_array[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][9]~q\);

-- Location: FF_X58_Y30_N1
\ID|register_array[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][9]~q\);

-- Location: LCCOMB_X58_Y30_N14
\ID|Mux22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[14][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[12][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[14][9]~q\,
	datad => \ID|register_array[12][9]~q\,
	combout => \ID|Mux22~17_combout\);

-- Location: LCCOMB_X59_Y33_N12
\ID|Mux22~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux22~17_combout\ & (\ID|register_array[15][9]~q\)) # (!\ID|Mux22~17_combout\ & ((\ID|register_array[13][9]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][9]~q\,
	datab => \ID|register_array[13][9]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux22~17_combout\,
	combout => \ID|Mux22~18_combout\);

-- Location: FF_X59_Y33_N1
\ID|register_array[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][9]~q\);

-- Location: FF_X58_Y33_N17
\ID|register_array[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][9]~q\);

-- Location: FF_X57_Y33_N5
\ID|register_array[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][9]~q\);

-- Location: FF_X58_Y33_N3
\ID|register_array[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][9]~q\);

-- Location: LCCOMB_X57_Y33_N4
\ID|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][9]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][9]~q\,
	datad => \ID|register_array[8][9]~q\,
	combout => \ID|Mux22~0_combout\);

-- Location: LCCOMB_X58_Y33_N16
\ID|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux22~0_combout\ & (\ID|register_array[11][9]~q\)) # (!\ID|Mux22~0_combout\ & ((\ID|register_array[10][9]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[11][9]~q\,
	datac => \ID|register_array[10][9]~q\,
	datad => \ID|Mux22~0_combout\,
	combout => \ID|Mux22~1_combout\);

-- Location: LCCOMB_X59_Y32_N14
\ID|Mux22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux22~19_combout\ = (\ID|Mux22~16_combout\ & ((\ID|Mux22~18_combout\) # ((!\ID|Mux8~0_combout\)))) # (!\ID|Mux22~16_combout\ & (((\ID|Mux8~0_combout\ & \ID|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~16_combout\,
	datab => \ID|Mux22~18_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux22~1_combout\,
	combout => \ID|Mux22~19_combout\);

-- Location: LCCOMB_X70_Y30_N26
\EXE|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~24_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(9)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(9),
	datac => \EXE|ALU_ctl\(2),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~24_combout\);

-- Location: LCCOMB_X70_Y30_N28
\EXE|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~25_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(8)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \IFE|inst_memory|auto_generated|q_a\(8),
	combout => \EXE|Add1~25_combout\);

-- Location: FF_X67_Y29_N3
\ID|register_array[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~55_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][7]~q\);

-- Location: FF_X58_Y30_N11
\ID|register_array[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][7]~q\);

-- Location: LCCOMB_X58_Y30_N10
\ID|Mux24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[14][7]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[14][7]~q\,
	datad => \ID|register_array[12][7]~q\,
	combout => \ID|Mux24~17_combout\);

-- Location: FF_X67_Y32_N25
\ID|register_array[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][7]~q\);

-- Location: LCCOMB_X67_Y32_N18
\ID|Mux24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~18_combout\ = (\ID|Mux24~17_combout\ & ((\ID|register_array[15][7]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux24~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|register_array[13][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][7]~q\,
	datab => \ID|Mux24~17_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|register_array[13][7]~q\,
	combout => \ID|Mux24~18_combout\);

-- Location: FF_X58_Y37_N31
\ID|register_array[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][7]~q\);

-- Location: FF_X58_Y37_N5
\ID|register_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][7]~q\);

-- Location: FF_X61_Y37_N13
\ID|register_array[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][7]~q\);

-- Location: FF_X57_Y33_N17
\ID|register_array[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][7]~q\);

-- Location: FF_X57_Y37_N29
\ID|register_array[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][7]~q\);

-- Location: FF_X57_Y37_N7
\ID|register_array[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][7]~q\);

-- Location: LCCOMB_X57_Y37_N28
\ID|Mux24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][7]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][7]~q\,
	datad => \ID|register_array[4][7]~q\,
	combout => \ID|Mux24~12_combout\);

-- Location: LCCOMB_X57_Y33_N16
\ID|Mux24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux24~12_combout\ & (\ID|register_array[7][7]~q\)) # (!\ID|Mux24~12_combout\ & ((\ID|register_array[5][7]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][7]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][7]~q\,
	datad => \ID|Mux24~12_combout\,
	combout => \ID|Mux24~13_combout\);

-- Location: FF_X61_Y37_N11
\ID|register_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][7]~q\);

-- Location: LCCOMB_X58_Y37_N0
\ID|Mux24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux24~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|Mux8~3_combout\ & \ID|register_array[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~13_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|register_array[1][7]~q\,
	combout => \ID|Mux24~14_combout\);

-- Location: LCCOMB_X58_Y37_N4
\ID|Mux24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux24~14_combout\ & (\ID|register_array[3][7]~q\)) # (!\ID|Mux24~14_combout\ & ((\ID|register_array[2][7]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][7]~q\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][7]~q\,
	datad => \ID|Mux24~14_combout\,
	combout => \ID|Mux24~15_combout\);

-- Location: FF_X66_Y37_N3
\ID|register_array[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][7]~q\);

-- Location: FF_X66_Y37_N9
\ID|register_array[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][7]~q\);

-- Location: FF_X68_Y38_N31
\ID|register_array[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][7]~q\);

-- Location: FF_X68_Y38_N13
\ID|register_array[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][7]~q\);

-- Location: LCCOMB_X68_Y38_N12
\ID|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][7]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][7]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux24~9_combout\);

-- Location: LCCOMB_X66_Y37_N8
\ID|Mux24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux24~9_combout\ & (\ID|register_array[31][7]~q\)) # (!\ID|Mux24~9_combout\ & ((\ID|register_array[27][7]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][7]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][7]~q\,
	datad => \ID|Mux24~9_combout\,
	combout => \ID|Mux24~10_combout\);

-- Location: FF_X59_Y34_N27
\ID|register_array[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][7]~q\);

-- Location: FF_X59_Y34_N9
\ID|register_array[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][7]~q\);

-- Location: LCCOMB_X59_Y34_N8
\ID|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][7]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][7]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux24~6_combout\);

-- Location: FF_X60_Y34_N29
\ID|register_array[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][7]~q\);

-- Location: FF_X60_Y34_N27
\ID|register_array[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][7]~q\);

-- Location: LCCOMB_X60_Y34_N26
\ID|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~7_combout\ = (\ID|Mux24~6_combout\ & ((\ID|register_array[28][7]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux24~6_combout\ & (((\ID|register_array[20][7]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~6_combout\,
	datab => \ID|register_array[28][7]~q\,
	datac => \ID|register_array[20][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux24~7_combout\);

-- Location: FF_X68_Y36_N7
\ID|register_array[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][7]~q\);

-- Location: FF_X68_Y36_N21
\ID|register_array[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][7]~q\);

-- Location: LCCOMB_X68_Y36_N20
\ID|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][7]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][7]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux24~4_combout\);

-- Location: FF_X67_Y36_N13
\ID|register_array[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][7]~q\);

-- Location: FF_X67_Y36_N7
\ID|register_array[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][7]~q\);

-- Location: LCCOMB_X67_Y36_N12
\ID|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux24~4_combout\ & ((\ID|register_array[30][7]~q\))) # (!\ID|Mux24~4_combout\ & (\ID|register_array[26][7]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux24~4_combout\,
	datac => \ID|register_array[26][7]~q\,
	datad => \ID|register_array[30][7]~q\,
	combout => \ID|Mux24~5_combout\);

-- Location: LCCOMB_X60_Y32_N4
\ID|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux24~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux24~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~7_combout\,
	datab => \ID|Mux24~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux24~8_combout\);

-- Location: FF_X66_Y35_N27
\ID|register_array[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][7]~q\);

-- Location: FF_X66_Y35_N1
\ID|register_array[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][7]~q\);

-- Location: FF_X67_Y35_N23
\ID|register_array[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][7]~q\);

-- Location: FF_X67_Y35_N5
\ID|register_array[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][7]~q\);

-- Location: LCCOMB_X67_Y35_N4
\ID|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][7]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][7]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux24~2_combout\);

-- Location: LCCOMB_X66_Y35_N0
\ID|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux24~2_combout\ & (\ID|register_array[29][7]~q\)) # (!\ID|Mux24~2_combout\ & ((\ID|register_array[21][7]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][7]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][7]~q\,
	datad => \ID|Mux24~2_combout\,
	combout => \ID|Mux24~3_combout\);

-- Location: LCCOMB_X60_Y32_N30
\ID|Mux24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux24~8_combout\ & (\ID|Mux24~10_combout\)) # (!\ID|Mux24~8_combout\ & ((\ID|Mux24~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux24~10_combout\,
	datac => \ID|Mux24~8_combout\,
	datad => \ID|Mux24~3_combout\,
	combout => \ID|Mux24~11_combout\);

-- Location: LCCOMB_X59_Y32_N8
\ID|Mux24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~16_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\) # ((\ID|Mux24~11_combout\)))) # (!\ID|Mux8~1_combout\ & (!\ID|Mux8~0_combout\ & (\ID|Mux24~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux24~15_combout\,
	datad => \ID|Mux24~11_combout\,
	combout => \ID|Mux24~16_combout\);

-- Location: FF_X57_Y33_N31
\ID|register_array[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][7]~q\);

-- Location: FF_X58_Y33_N9
\ID|register_array[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][7]~q\);

-- Location: LCCOMB_X57_Y33_N30
\ID|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][7]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][7]~q\,
	datad => \ID|register_array[8][7]~q\,
	combout => \ID|Mux24~0_combout\);

-- Location: FF_X57_Y32_N25
\ID|register_array[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][7]~q\);

-- Location: FF_X57_Y32_N11
\ID|register_array[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][7]~q\);

-- Location: LCCOMB_X57_Y32_N24
\ID|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~1_combout\ = (\ID|Mux24~0_combout\ & (((\ID|register_array[11][7]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux24~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][7]~q\,
	datad => \ID|register_array[11][7]~q\,
	combout => \ID|Mux24~1_combout\);

-- Location: LCCOMB_X59_Y32_N18
\ID|Mux24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux24~19_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux24~16_combout\ & (\ID|Mux24~18_combout\)) # (!\ID|Mux24~16_combout\ & ((\ID|Mux24~1_combout\))))) # (!\ID|Mux8~0_combout\ & (((\ID|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~18_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux24~16_combout\,
	datad => \ID|Mux24~1_combout\,
	combout => \ID|Mux24~19_combout\);

-- Location: FF_X67_Y38_N23
\ID|register_array[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][6]~q\);

-- Location: FF_X67_Y38_N5
\ID|register_array[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][6]~q\);

-- Location: FF_X68_Y38_N3
\ID|register_array[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][6]~q\);

-- Location: FF_X68_Y38_N9
\ID|register_array[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][6]~q\);

-- Location: LCCOMB_X68_Y38_N8
\ID|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][6]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][6]~q\,
	datac => \ID|register_array[23][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux25~7_combout\);

-- Location: LCCOMB_X67_Y38_N4
\ID|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux25~7_combout\ & (\ID|register_array[31][6]~q\)) # (!\ID|Mux25~7_combout\ & ((\ID|register_array[27][6]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][6]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][6]~q\,
	datad => \ID|Mux25~7_combout\,
	combout => \ID|Mux25~8_combout\);

-- Location: FF_X68_Y36_N27
\ID|register_array[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][6]~q\);

-- Location: FF_X68_Y36_N17
\ID|register_array[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][6]~q\);

-- Location: LCCOMB_X68_Y36_N16
\ID|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][6]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][6]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux25~0_combout\);

-- Location: FF_X67_Y36_N17
\ID|register_array[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][6]~q\);

-- Location: FF_X67_Y36_N11
\ID|register_array[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][6]~q\);

-- Location: LCCOMB_X67_Y36_N16
\ID|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux25~0_combout\ & ((\ID|register_array[30][6]~q\))) # (!\ID|Mux25~0_combout\ & (\ID|register_array[26][6]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux25~0_combout\,
	datac => \ID|register_array[26][6]~q\,
	datad => \ID|register_array[30][6]~q\,
	combout => \ID|Mux25~1_combout\);

-- Location: FF_X66_Y35_N15
\ID|register_array[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][6]~q\);

-- Location: FF_X66_Y35_N29
\ID|register_array[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][6]~q\);

-- Location: FF_X67_Y35_N9
\ID|register_array[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][6]~q\);

-- Location: FF_X67_Y35_N11
\ID|register_array[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][6]~q\);

-- Location: LCCOMB_X67_Y35_N8
\ID|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][6]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][6]~q\,
	datad => \ID|register_array[17][6]~q\,
	combout => \ID|Mux25~2_combout\);

-- Location: LCCOMB_X66_Y35_N28
\ID|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux25~2_combout\ & (\ID|register_array[29][6]~q\)) # (!\ID|Mux25~2_combout\ & ((\ID|register_array[21][6]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[29][6]~q\,
	datac => \ID|register_array[21][6]~q\,
	datad => \ID|Mux25~2_combout\,
	combout => \ID|Mux25~3_combout\);

-- Location: FF_X60_Y34_N25
\ID|register_array[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][6]~q\);

-- Location: FF_X60_Y34_N7
\ID|register_array[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][6]~q\);

-- Location: FF_X59_Y34_N31
\ID|register_array[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][6]~q\);

-- Location: FF_X59_Y34_N29
\ID|register_array[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][6]~q\);

-- Location: LCCOMB_X59_Y34_N28
\ID|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][6]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][6]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux25~4_combout\);

-- Location: LCCOMB_X60_Y34_N6
\ID|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux25~4_combout\ & (\ID|register_array[28][6]~q\)) # (!\ID|Mux25~4_combout\ & ((\ID|register_array[20][6]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][6]~q\,
	datac => \ID|register_array[20][6]~q\,
	datad => \ID|Mux25~4_combout\,
	combout => \ID|Mux25~5_combout\);

-- Location: LCCOMB_X63_Y34_N24
\ID|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux25~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux25~5_combout\,
	combout => \ID|Mux25~6_combout\);

-- Location: LCCOMB_X63_Y34_N10
\ID|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux25~6_combout\ & (\ID|Mux25~8_combout\)) # (!\ID|Mux25~6_combout\ & ((\ID|Mux25~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux25~1_combout\,
	datad => \ID|Mux25~6_combout\,
	combout => \ID|Mux25~9_combout\);

-- Location: FF_X62_Y33_N13
\ID|register_array[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][6]~q\);

-- Location: LCCOMB_X61_Y33_N18
\ID|Mux25~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][6]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][6]~q\,
	datac => \ID|register_array[13][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux25~17_combout\);

-- Location: FF_X63_Y34_N15
\ID|register_array[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][6]~q\);

-- Location: FF_X63_Y34_N1
\ID|register_array[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~56_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][6]~q\);

-- Location: LCCOMB_X63_Y34_N2
\ID|Mux25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~18_combout\ = (\ID|Mux25~17_combout\ & (((\ID|register_array[15][6]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux25~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[14][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][6]~q\,
	datad => \ID|register_array[15][6]~q\,
	combout => \ID|Mux25~18_combout\);

-- Location: FF_X60_Y32_N11
\ID|register_array[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][6]~q\);

-- Location: FF_X60_Y32_N17
\ID|register_array[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][6]~q\);

-- Location: LCCOMB_X60_Y32_N16
\ID|Mux25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][6]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][6]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][6]~q\,
	datac => \ID|register_array[10][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux25~10_combout\);

-- Location: FF_X60_Y33_N23
\ID|register_array[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][6]~q\);

-- Location: FF_X61_Y33_N17
\ID|register_array[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][6]~q\);

-- Location: LCCOMB_X60_Y33_N22
\ID|Mux25~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux25~10_combout\ & ((\ID|register_array[11][6]~q\))) # (!\ID|Mux25~10_combout\ & (\ID|register_array[9][6]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux25~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux25~10_combout\,
	datac => \ID|register_array[9][6]~q\,
	datad => \ID|register_array[11][6]~q\,
	combout => \ID|Mux25~11_combout\);

-- Location: FF_X58_Y38_N17
\ID|register_array[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][6]~q\);

-- Location: FF_X59_Y38_N19
\ID|register_array[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][6]~q\);

-- Location: LCCOMB_X58_Y38_N16
\ID|Mux25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][6]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][6]~q\,
	datad => \ID|register_array[4][6]~q\,
	combout => \ID|Mux25~12_combout\);

-- Location: FF_X57_Y38_N17
\ID|register_array[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][6]~q\);

-- Location: FF_X57_Y38_N11
\ID|register_array[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][6]~q\);

-- Location: LCCOMB_X57_Y38_N16
\ID|Mux25~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux25~12_combout\ & ((\ID|register_array[7][6]~q\))) # (!\ID|Mux25~12_combout\ & (\ID|register_array[6][6]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux25~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux25~12_combout\,
	datac => \ID|register_array[6][6]~q\,
	datad => \ID|register_array[7][6]~q\,
	combout => \ID|Mux25~13_combout\);

-- Location: FF_X59_Y37_N19
\ID|register_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][6]~q\);

-- Location: LCCOMB_X58_Y37_N6
\ID|Mux25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux25~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|Mux8~3_combout\ & \ID|register_array[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~13_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|register_array[1][6]~q\,
	combout => \ID|Mux25~14_combout\);

-- Location: FF_X58_Y37_N11
\ID|register_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][6]~q\);

-- Location: FF_X58_Y37_N13
\ID|register_array[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][6]~q\);

-- Location: LCCOMB_X58_Y37_N10
\ID|Mux25~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~15_combout\ = (\ID|Mux25~14_combout\ & (((\ID|register_array[3][6]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux25~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][6]~q\,
	datad => \ID|register_array[3][6]~q\,
	combout => \ID|Mux25~15_combout\);

-- Location: LCCOMB_X63_Y34_N28
\ID|Mux25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & (\ID|Mux25~11_combout\)) # (!\ID|Mux8~0_combout\ & ((\ID|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~11_combout\,
	datab => \ID|Mux25~15_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux25~16_combout\);

-- Location: LCCOMB_X63_Y34_N20
\ID|Mux25~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux25~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux25~16_combout\ & ((\ID|Mux25~18_combout\))) # (!\ID|Mux25~16_combout\ & (\ID|Mux25~9_combout\)))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~9_combout\,
	datab => \ID|Mux25~18_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux25~16_combout\,
	combout => \ID|Mux25~19_combout\);

-- Location: LCCOMB_X69_Y31_N4
\EXE|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~27_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(6)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~19_combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \CTL|ALUSrc~combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(6),
	combout => \EXE|Add1~27_combout\);

-- Location: FF_X58_Y30_N9
\ID|register_array[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][5]~q\);

-- Location: FF_X58_Y30_N31
\ID|register_array[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][5]~q\);

-- Location: LCCOMB_X58_Y30_N30
\ID|Mux26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][5]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][5]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][5]~q\,
	datac => \ID|register_array[14][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux26~17_combout\);

-- Location: FF_X62_Y29_N15
\ID|register_array[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][5]~q\);

-- Location: LCCOMB_X62_Y29_N10
\ID|Mux26~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~18_combout\ = (\ID|Mux26~17_combout\ & ((\ID|register_array[15][5]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux26~17_combout\ & (((\ID|register_array[13][5]~q\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~17_combout\,
	datab => \ID|register_array[15][5]~q\,
	datac => \ID|register_array[13][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux26~18_combout\);

-- Location: FF_X61_Y37_N15
\ID|register_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][5]~q\);

-- Location: FF_X61_Y37_N25
\ID|register_array[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][5]~q\);

-- Location: FF_X61_Y39_N17
\ID|register_array[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][5]~q\);

-- Location: FF_X62_Y36_N31
\ID|register_array[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][5]~q\);

-- Location: FF_X61_Y39_N19
\ID|register_array[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][5]~q\);

-- Location: LCCOMB_X61_Y39_N18
\ID|Mux26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][5]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][5]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][5]~q\,
	datac => \ID|register_array[6][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux26~12_combout\);

-- Location: LCCOMB_X61_Y39_N16
\ID|Mux26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux26~12_combout\ & (\ID|register_array[7][5]~q\)) # (!\ID|Mux26~12_combout\ & ((\ID|register_array[5][5]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][5]~q\,
	datac => \ID|register_array[5][5]~q\,
	datad => \ID|Mux26~12_combout\,
	combout => \ID|Mux26~13_combout\);

-- Location: LCCOMB_X61_Y39_N20
\ID|Mux26~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux26~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][5]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][5]~q\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux8~4_combout\,
	datad => \ID|Mux26~13_combout\,
	combout => \ID|Mux26~14_combout\);

-- Location: FF_X62_Y35_N17
\ID|register_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][5]~q\);

-- Location: FF_X62_Y35_N27
\ID|register_array[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][5]~q\);

-- Location: LCCOMB_X62_Y35_N16
\ID|Mux26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~15_combout\ = (\ID|Mux26~14_combout\ & (((\ID|register_array[3][5]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux26~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][5]~q\,
	datad => \ID|register_array[3][5]~q\,
	combout => \ID|Mux26~15_combout\);

-- Location: FF_X68_Y38_N7
\ID|register_array[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][5]~q\);

-- Location: FF_X68_Y38_N21
\ID|register_array[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][5]~q\);

-- Location: LCCOMB_X68_Y38_N20
\ID|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][5]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][5]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux26~9_combout\);

-- Location: FF_X67_Y38_N25
\ID|register_array[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][5]~q\);

-- Location: FF_X67_Y38_N3
\ID|register_array[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][5]~q\);

-- Location: LCCOMB_X67_Y38_N24
\ID|Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~10_combout\ = (\ID|Mux26~9_combout\ & (((\ID|register_array[31][5]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux26~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][5]~q\,
	datad => \ID|register_array[31][5]~q\,
	combout => \ID|Mux26~10_combout\);

-- Location: FF_X67_Y35_N15
\ID|register_array[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][5]~q\);

-- Location: FF_X67_Y35_N21
\ID|register_array[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][5]~q\);

-- Location: LCCOMB_X67_Y35_N20
\ID|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][5]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][5]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[17][5]~q\,
	datac => \ID|register_array[25][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux26~2_combout\);

-- Location: FF_X66_Y35_N17
\ID|register_array[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][5]~q\);

-- Location: FF_X66_Y35_N3
\ID|register_array[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][5]~q\);

-- Location: LCCOMB_X66_Y35_N16
\ID|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~3_combout\ = (\ID|Mux26~2_combout\ & (((\ID|register_array[29][5]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux26~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][5]~q\,
	datad => \ID|register_array[29][5]~q\,
	combout => \ID|Mux26~3_combout\);

-- Location: FF_X60_Y34_N13
\ID|register_array[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][5]~q\);

-- Location: FF_X59_Y34_N3
\ID|register_array[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][5]~q\);

-- Location: FF_X59_Y34_N25
\ID|register_array[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][5]~q\);

-- Location: LCCOMB_X59_Y34_N24
\ID|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][5]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][5]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux26~6_combout\);

-- Location: FF_X60_Y34_N3
\ID|register_array[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][5]~q\);

-- Location: LCCOMB_X60_Y34_N2
\ID|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~7_combout\ = (\ID|Mux26~6_combout\ & ((\ID|register_array[28][5]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux26~6_combout\ & (((\ID|register_array[20][5]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][5]~q\,
	datab => \ID|Mux26~6_combout\,
	datac => \ID|register_array[20][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux26~7_combout\);

-- Location: FF_X67_Y36_N31
\ID|register_array[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][5]~q\);

-- Location: FF_X67_Y36_N29
\ID|register_array[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][5]~q\);

-- Location: FF_X68_Y36_N15
\ID|register_array[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][5]~q\);

-- Location: FF_X68_Y36_N5
\ID|register_array[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][5]~q\);

-- Location: LCCOMB_X68_Y36_N4
\ID|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][5]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][5]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][5]~q\,
	datac => \ID|register_array[22][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux26~4_combout\);

-- Location: LCCOMB_X67_Y36_N28
\ID|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux26~4_combout\ & (\ID|register_array[30][5]~q\)) # (!\ID|Mux26~4_combout\ & ((\ID|register_array[26][5]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][5]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][5]~q\,
	datad => \ID|Mux26~4_combout\,
	combout => \ID|Mux26~5_combout\);

-- Location: LCCOMB_X62_Y35_N28
\ID|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux26~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux26~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux26~7_combout\,
	datac => \ID|Mux26~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux26~8_combout\);

-- Location: LCCOMB_X62_Y35_N6
\ID|Mux26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux26~8_combout\ & (\ID|Mux26~10_combout\)) # (!\ID|Mux26~8_combout\ & ((\ID|Mux26~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux26~3_combout\,
	datad => \ID|Mux26~8_combout\,
	combout => \ID|Mux26~11_combout\);

-- Location: LCCOMB_X62_Y35_N20
\ID|Mux26~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux26~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux26~15_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux26~11_combout\,
	combout => \ID|Mux26~16_combout\);

-- Location: FF_X57_Y33_N27
\ID|register_array[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][5]~q\);

-- Location: FF_X62_Y36_N29
\ID|register_array[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][5]~q\);

-- Location: LCCOMB_X57_Y33_N26
\ID|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][5]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][5]~q\,
	datad => \ID|register_array[8][5]~q\,
	combout => \ID|Mux26~0_combout\);

-- Location: FF_X60_Y32_N21
\ID|register_array[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][5]~q\);

-- Location: FF_X61_Y33_N29
\ID|register_array[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][5]~q\);

-- Location: LCCOMB_X60_Y32_N20
\ID|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux26~0_combout\ & ((\ID|register_array[11][5]~q\))) # (!\ID|Mux26~0_combout\ & (\ID|register_array[10][5]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux26~0_combout\,
	datac => \ID|register_array[10][5]~q\,
	datad => \ID|register_array[11][5]~q\,
	combout => \ID|Mux26~1_combout\);

-- Location: LCCOMB_X60_Y32_N22
\ID|Mux26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux26~19_combout\ = (\ID|Mux26~16_combout\ & ((\ID|Mux26~18_combout\) # ((!\ID|Mux8~0_combout\)))) # (!\ID|Mux26~16_combout\ & (((\ID|Mux8~0_combout\ & \ID|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~18_combout\,
	datab => \ID|Mux26~16_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux26~1_combout\,
	combout => \ID|Mux26~19_combout\);

-- Location: LCCOMB_X68_Y33_N6
\EXE|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~29_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(4)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \ID|Mux59~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(4),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~29_combout\);

-- Location: LCCOMB_X70_Y30_N24
\EXE|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~30_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(3)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \ID|Mux60~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(3),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~30_combout\);

-- Location: LCCOMB_X70_Y31_N14
\EXE|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~31_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(2))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux61~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(2),
	datab => \EXE|ALU_ctl\(2),
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|Mux61~19_combout\,
	combout => \EXE|Add1~31_combout\);

-- Location: LCCOMB_X70_Y29_N14
\EXE|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~32_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(1)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux62~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~24_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \IFE|inst_memory|auto_generated|q_a\(1),
	combout => \EXE|Add1~32_combout\);

-- Location: LCCOMB_X70_Y29_N0
\EXE|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~33_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(0))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux63~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(0),
	datab => \CTL|ALUSrc~combout\,
	datac => \ID|Mux63~19_combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~33_combout\);

-- Location: LCCOMB_X69_Y30_N16
\EXE|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~35_cout\ = CARRY(\EXE|ALU_ctl\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|ALU_ctl\(2),
	datad => VCC,
	cout => \EXE|Add1~35_cout\);

-- Location: LCCOMB_X69_Y30_N18
\EXE|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~36_combout\ = (\EXE|Add1~33_combout\ & ((\ID|Mux31~19_combout\ & (\EXE|Add1~35_cout\ & VCC)) # (!\ID|Mux31~19_combout\ & (!\EXE|Add1~35_cout\)))) # (!\EXE|Add1~33_combout\ & ((\ID|Mux31~19_combout\ & (!\EXE|Add1~35_cout\)) # 
-- (!\ID|Mux31~19_combout\ & ((\EXE|Add1~35_cout\) # (GND)))))
-- \EXE|Add1~37\ = CARRY((\EXE|Add1~33_combout\ & (!\ID|Mux31~19_combout\ & !\EXE|Add1~35_cout\)) # (!\EXE|Add1~33_combout\ & ((!\EXE|Add1~35_cout\) # (!\ID|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~33_combout\,
	datab => \ID|Mux31~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~35_cout\,
	combout => \EXE|Add1~36_combout\,
	cout => \EXE|Add1~37\);

-- Location: LCCOMB_X69_Y30_N20
\EXE|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~38_combout\ = ((\ID|Mux30~19_combout\ $ (\EXE|Add1~32_combout\ $ (!\EXE|Add1~37\)))) # (GND)
-- \EXE|Add1~39\ = CARRY((\ID|Mux30~19_combout\ & ((\EXE|Add1~32_combout\) # (!\EXE|Add1~37\))) # (!\ID|Mux30~19_combout\ & (\EXE|Add1~32_combout\ & !\EXE|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~19_combout\,
	datab => \EXE|Add1~32_combout\,
	datad => VCC,
	cin => \EXE|Add1~37\,
	combout => \EXE|Add1~38_combout\,
	cout => \EXE|Add1~39\);

-- Location: LCCOMB_X69_Y30_N22
\EXE|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~40_combout\ = (\ID|Mux29~19_combout\ & ((\EXE|Add1~31_combout\ & (\EXE|Add1~39\ & VCC)) # (!\EXE|Add1~31_combout\ & (!\EXE|Add1~39\)))) # (!\ID|Mux29~19_combout\ & ((\EXE|Add1~31_combout\ & (!\EXE|Add1~39\)) # (!\EXE|Add1~31_combout\ & 
-- ((\EXE|Add1~39\) # (GND)))))
-- \EXE|Add1~41\ = CARRY((\ID|Mux29~19_combout\ & (!\EXE|Add1~31_combout\ & !\EXE|Add1~39\)) # (!\ID|Mux29~19_combout\ & ((!\EXE|Add1~39\) # (!\EXE|Add1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~19_combout\,
	datab => \EXE|Add1~31_combout\,
	datad => VCC,
	cin => \EXE|Add1~39\,
	combout => \EXE|Add1~40_combout\,
	cout => \EXE|Add1~41\);

-- Location: LCCOMB_X69_Y30_N24
\EXE|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~42_combout\ = ((\ID|Mux28~19_combout\ $ (\EXE|Add1~30_combout\ $ (!\EXE|Add1~41\)))) # (GND)
-- \EXE|Add1~43\ = CARRY((\ID|Mux28~19_combout\ & ((\EXE|Add1~30_combout\) # (!\EXE|Add1~41\))) # (!\ID|Mux28~19_combout\ & (\EXE|Add1~30_combout\ & !\EXE|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~19_combout\,
	datab => \EXE|Add1~30_combout\,
	datad => VCC,
	cin => \EXE|Add1~41\,
	combout => \EXE|Add1~42_combout\,
	cout => \EXE|Add1~43\);

-- Location: LCCOMB_X69_Y30_N26
\EXE|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~44_combout\ = (\ID|Mux27~19_combout\ & ((\EXE|Add1~29_combout\ & (\EXE|Add1~43\ & VCC)) # (!\EXE|Add1~29_combout\ & (!\EXE|Add1~43\)))) # (!\ID|Mux27~19_combout\ & ((\EXE|Add1~29_combout\ & (!\EXE|Add1~43\)) # (!\EXE|Add1~29_combout\ & 
-- ((\EXE|Add1~43\) # (GND)))))
-- \EXE|Add1~45\ = CARRY((\ID|Mux27~19_combout\ & (!\EXE|Add1~29_combout\ & !\EXE|Add1~43\)) # (!\ID|Mux27~19_combout\ & ((!\EXE|Add1~43\) # (!\EXE|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~19_combout\,
	datab => \EXE|Add1~29_combout\,
	datad => VCC,
	cin => \EXE|Add1~43\,
	combout => \EXE|Add1~44_combout\,
	cout => \EXE|Add1~45\);

-- Location: LCCOMB_X69_Y30_N28
\EXE|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~46_combout\ = ((\EXE|Add1~28_combout\ $ (\ID|Mux26~19_combout\ $ (!\EXE|Add1~45\)))) # (GND)
-- \EXE|Add1~47\ = CARRY((\EXE|Add1~28_combout\ & ((\ID|Mux26~19_combout\) # (!\EXE|Add1~45\))) # (!\EXE|Add1~28_combout\ & (\ID|Mux26~19_combout\ & !\EXE|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~28_combout\,
	datab => \ID|Mux26~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~45\,
	combout => \EXE|Add1~46_combout\,
	cout => \EXE|Add1~47\);

-- Location: LCCOMB_X69_Y30_N30
\EXE|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~48_combout\ = (\ID|Mux25~19_combout\ & ((\EXE|Add1~27_combout\ & (\EXE|Add1~47\ & VCC)) # (!\EXE|Add1~27_combout\ & (!\EXE|Add1~47\)))) # (!\ID|Mux25~19_combout\ & ((\EXE|Add1~27_combout\ & (!\EXE|Add1~47\)) # (!\EXE|Add1~27_combout\ & 
-- ((\EXE|Add1~47\) # (GND)))))
-- \EXE|Add1~49\ = CARRY((\ID|Mux25~19_combout\ & (!\EXE|Add1~27_combout\ & !\EXE|Add1~47\)) # (!\ID|Mux25~19_combout\ & ((!\EXE|Add1~47\) # (!\EXE|Add1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~19_combout\,
	datab => \EXE|Add1~27_combout\,
	datad => VCC,
	cin => \EXE|Add1~47\,
	combout => \EXE|Add1~48_combout\,
	cout => \EXE|Add1~49\);

-- Location: LCCOMB_X69_Y29_N0
\EXE|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~50_combout\ = ((\EXE|Add1~26_combout\ $ (\ID|Mux24~19_combout\ $ (!\EXE|Add1~49\)))) # (GND)
-- \EXE|Add1~51\ = CARRY((\EXE|Add1~26_combout\ & ((\ID|Mux24~19_combout\) # (!\EXE|Add1~49\))) # (!\EXE|Add1~26_combout\ & (\ID|Mux24~19_combout\ & !\EXE|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~26_combout\,
	datab => \ID|Mux24~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~49\,
	combout => \EXE|Add1~50_combout\,
	cout => \EXE|Add1~51\);

-- Location: LCCOMB_X69_Y29_N2
\EXE|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~52_combout\ = (\ID|Mux23~19_combout\ & ((\EXE|Add1~25_combout\ & (\EXE|Add1~51\ & VCC)) # (!\EXE|Add1~25_combout\ & (!\EXE|Add1~51\)))) # (!\ID|Mux23~19_combout\ & ((\EXE|Add1~25_combout\ & (!\EXE|Add1~51\)) # (!\EXE|Add1~25_combout\ & 
-- ((\EXE|Add1~51\) # (GND)))))
-- \EXE|Add1~53\ = CARRY((\ID|Mux23~19_combout\ & (!\EXE|Add1~25_combout\ & !\EXE|Add1~51\)) # (!\ID|Mux23~19_combout\ & ((!\EXE|Add1~51\) # (!\EXE|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~19_combout\,
	datab => \EXE|Add1~25_combout\,
	datad => VCC,
	cin => \EXE|Add1~51\,
	combout => \EXE|Add1~52_combout\,
	cout => \EXE|Add1~53\);

-- Location: LCCOMB_X69_Y29_N4
\EXE|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~54_combout\ = ((\ID|Mux22~19_combout\ $ (\EXE|Add1~24_combout\ $ (!\EXE|Add1~53\)))) # (GND)
-- \EXE|Add1~55\ = CARRY((\ID|Mux22~19_combout\ & ((\EXE|Add1~24_combout\) # (!\EXE|Add1~53\))) # (!\ID|Mux22~19_combout\ & (\EXE|Add1~24_combout\ & !\EXE|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~19_combout\,
	datab => \EXE|Add1~24_combout\,
	datad => VCC,
	cin => \EXE|Add1~53\,
	combout => \EXE|Add1~54_combout\,
	cout => \EXE|Add1~55\);

-- Location: LCCOMB_X70_Y30_N18
\EXE|Binput[9]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[9]~74_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(9)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux54~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(9),
	combout => \EXE|Binput[9]~74_combout\);

-- Location: LCCOMB_X68_Y29_N24
\EXE|Add1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~110_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\ID|Mux22~19_combout\) # (\EXE|Binput[9]~74_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\ID|Mux22~19_combout\ & \EXE|Binput[9]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~0_combout\,
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \ID|Mux22~19_combout\,
	datad => \EXE|Binput[9]~74_combout\,
	combout => \EXE|Add1~110_combout\);

-- Location: LCCOMB_X67_Y29_N14
\EXE|ALU_Result[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[9]~11_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~110_combout\) # ((\EXE|Add1~54_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~54_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~110_combout\,
	combout => \EXE|ALU_Result[9]~11_combout\);

-- Location: LCCOMB_X70_Y30_N12
\EXE|Binput[10]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[10]~75_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(10))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux53~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(10),
	datab => \ID|Mux53~19_combout\,
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[10]~75_combout\);

-- Location: FF_X58_Y33_N31
\ID|register_array[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][10]~q\);

-- Location: FF_X58_Y33_N21
\ID|register_array[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][10]~q\);

-- Location: LCCOMB_X58_Y33_N20
\ID|Mux21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][10]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][10]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][10]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux21~10_combout\);

-- Location: FF_X61_Y33_N11
\ID|register_array[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][10]~q\);

-- Location: LCCOMB_X60_Y33_N12
\ID|Mux21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~11_combout\ = (\ID|Mux21~10_combout\ & ((\ID|register_array[11][10]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux21~10_combout\ & (((\ID|register_array[9][10]~q\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~10_combout\,
	datab => \ID|register_array[11][10]~q\,
	datac => \ID|register_array[9][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux21~11_combout\);

-- Location: FF_X59_Y36_N9
\ID|register_array[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][10]~q\);

-- Location: FF_X59_Y36_N7
\ID|register_array[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][10]~q\);

-- Location: LCCOMB_X59_Y36_N6
\ID|Mux21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[5][10]~q\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][10]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][10]~q\,
	datac => \ID|register_array[5][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux21~12_combout\);

-- Location: FF_X60_Y38_N19
\ID|register_array[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][10]~q\);

-- Location: FF_X60_Y36_N11
\ID|register_array[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][10]~q\);

-- Location: LCCOMB_X60_Y38_N18
\ID|Mux21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~13_combout\ = (\ID|Mux21~12_combout\ & (((\ID|register_array[7][10]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux21~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][10]~q\,
	datad => \ID|register_array[7][10]~q\,
	combout => \ID|Mux21~13_combout\);

-- Location: FF_X60_Y36_N1
\ID|register_array[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][10]~q\);

-- Location: LCCOMB_X60_Y36_N28
\ID|Mux21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~14_combout\ = (\ID|Mux8~4_combout\ & (((\ID|Mux21~13_combout\)) # (!\ID|Mux8~3_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|Mux8~3_combout\ & ((\ID|register_array[1][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~4_combout\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux21~13_combout\,
	datad => \ID|register_array[1][10]~q\,
	combout => \ID|Mux21~14_combout\);

-- Location: FF_X61_Y35_N9
\ID|register_array[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][10]~q\);

-- Location: FF_X61_Y35_N3
\ID|register_array[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][10]~q\);

-- Location: LCCOMB_X61_Y35_N8
\ID|Mux21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux21~14_combout\ & ((\ID|register_array[3][10]~q\))) # (!\ID|Mux21~14_combout\ & (\ID|register_array[2][10]~q\)))) # (!\ID|Mux8~2_combout\ & (\ID|Mux21~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~2_combout\,
	datab => \ID|Mux21~14_combout\,
	datac => \ID|register_array[2][10]~q\,
	datad => \ID|register_array[3][10]~q\,
	combout => \ID|Mux21~15_combout\);

-- Location: LCCOMB_X65_Y33_N6
\ID|Mux21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & (\ID|Mux21~11_combout\)) # (!\ID|Mux8~0_combout\ & ((\ID|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~11_combout\,
	datab => \ID|Mux21~15_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux21~16_combout\);

-- Location: FF_X63_Y33_N19
\ID|register_array[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][10]~q\);

-- Location: FF_X61_Y33_N21
\ID|register_array[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][10]~q\);

-- Location: FF_X62_Y33_N25
\ID|register_array[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][10]~q\);

-- Location: LCCOMB_X61_Y33_N20
\ID|Mux21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][10]~q\,
	datad => \ID|register_array[12][10]~q\,
	combout => \ID|Mux21~17_combout\);

-- Location: FF_X63_Y33_N13
\ID|register_array[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~52_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][10]~q\);

-- Location: LCCOMB_X63_Y33_N6
\ID|Mux21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux21~17_combout\ & ((\ID|register_array[15][10]~q\))) # (!\ID|Mux21~17_combout\ & (\ID|register_array[14][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[14][10]~q\,
	datac => \ID|Mux21~17_combout\,
	datad => \ID|register_array[15][10]~q\,
	combout => \ID|Mux21~18_combout\);

-- Location: FF_X65_Y38_N23
\ID|register_array[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][10]~q\);

-- Location: FF_X65_Y38_N21
\ID|register_array[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][10]~q\);

-- Location: LCCOMB_X65_Y38_N20
\ID|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][10]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][10]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[17][10]~q\,
	datac => \ID|register_array[25][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux21~2_combout\);

-- Location: FF_X66_Y38_N17
\ID|register_array[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][10]~q\);

-- Location: FF_X66_Y38_N19
\ID|register_array[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][10]~q\);

-- Location: LCCOMB_X66_Y38_N16
\ID|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux21~2_combout\ & ((\ID|register_array[29][10]~q\))) # (!\ID|Mux21~2_combout\ & (\ID|register_array[21][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux21~2_combout\,
	datac => \ID|register_array[21][10]~q\,
	datad => \ID|register_array[29][10]~q\,
	combout => \ID|Mux21~3_combout\);

-- Location: FF_X59_Y34_N13
\ID|register_array[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][10]~q\);

-- Location: FF_X59_Y34_N7
\ID|register_array[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][10]~q\);

-- Location: LCCOMB_X59_Y34_N12
\ID|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][10]~q\,
	datad => \ID|register_array[16][10]~q\,
	combout => \ID|Mux21~4_combout\);

-- Location: FF_X60_Y33_N19
\ID|register_array[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][10]~q\);

-- Location: FF_X60_Y34_N17
\ID|register_array[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][10]~q\);

-- Location: LCCOMB_X60_Y34_N16
\ID|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~5_combout\ = (\ID|Mux21~4_combout\ & ((\ID|register_array[28][10]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux21~4_combout\ & (((\ID|register_array[20][10]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~4_combout\,
	datab => \ID|register_array[28][10]~q\,
	datac => \ID|register_array[20][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux21~5_combout\);

-- Location: LCCOMB_X65_Y35_N22
\ID|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux21~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- \ID|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux21~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux21~5_combout\,
	combout => \ID|Mux21~6_combout\);

-- Location: FF_X68_Y36_N25
\ID|register_array[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][10]~q\);

-- Location: FF_X68_Y36_N3
\ID|register_array[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][10]~q\);

-- Location: LCCOMB_X68_Y36_N24
\ID|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][10]~q\,
	datad => \ID|register_array[18][10]~q\,
	combout => \ID|Mux21~0_combout\);

-- Location: FF_X66_Y36_N9
\ID|register_array[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][10]~q\);

-- Location: FF_X66_Y36_N3
\ID|register_array[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][10]~q\);

-- Location: LCCOMB_X66_Y36_N8
\ID|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~1_combout\ = (\ID|Mux21~0_combout\ & (((\ID|register_array[30][10]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux21~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][10]~q\,
	datad => \ID|register_array[30][10]~q\,
	combout => \ID|Mux21~1_combout\);

-- Location: FF_X67_Y38_N31
\ID|register_array[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][10]~q\);

-- Location: FF_X67_Y38_N13
\ID|register_array[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][10]~q\);

-- Location: FF_X68_Y38_N19
\ID|register_array[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][10]~q\);

-- Location: FF_X68_Y38_N25
\ID|register_array[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][10]~q\);

-- Location: LCCOMB_X68_Y38_N24
\ID|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][10]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][10]~q\,
	datac => \ID|register_array[23][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux21~7_combout\);

-- Location: LCCOMB_X67_Y38_N12
\ID|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux21~7_combout\ & (\ID|register_array[31][10]~q\)) # (!\ID|Mux21~7_combout\ & ((\ID|register_array[27][10]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][10]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][10]~q\,
	datad => \ID|Mux21~7_combout\,
	combout => \ID|Mux21~8_combout\);

-- Location: LCCOMB_X65_Y35_N8
\ID|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~9_combout\ = (\ID|Mux21~6_combout\ & (((\ID|Mux21~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux21~6_combout\ & (\ID|Mux21~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~6_combout\,
	datab => \ID|Mux21~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux21~8_combout\,
	combout => \ID|Mux21~9_combout\);

-- Location: LCCOMB_X65_Y33_N8
\ID|Mux21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux21~19_combout\ = (\ID|Mux21~16_combout\ & ((\ID|Mux21~18_combout\) # ((!\ID|Mux8~1_combout\)))) # (!\ID|Mux21~16_combout\ & (((\ID|Mux8~1_combout\ & \ID|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~16_combout\,
	datab => \ID|Mux21~18_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux21~9_combout\,
	combout => \ID|Mux21~19_combout\);

-- Location: LCCOMB_X68_Y31_N16
\EXE|Add1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~111_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|Binput[10]~75_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\ID|Mux21~19_combout\))) # (!\EXE|Binput[10]~75_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \ID|Mux21~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[10]~75_combout\,
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \ID|Mux21~19_combout\,
	datad => \EXE|Add1~0_combout\,
	combout => \EXE|Add1~111_combout\);

-- Location: LCCOMB_X70_Y30_N16
\EXE|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~23_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(10))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux53~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(10),
	datab => \ID|Mux53~19_combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~23_combout\);

-- Location: LCCOMB_X69_Y29_N6
\EXE|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~56_combout\ = (\EXE|Add1~23_combout\ & ((\ID|Mux21~19_combout\ & (\EXE|Add1~55\ & VCC)) # (!\ID|Mux21~19_combout\ & (!\EXE|Add1~55\)))) # (!\EXE|Add1~23_combout\ & ((\ID|Mux21~19_combout\ & (!\EXE|Add1~55\)) # (!\ID|Mux21~19_combout\ & 
-- ((\EXE|Add1~55\) # (GND)))))
-- \EXE|Add1~57\ = CARRY((\EXE|Add1~23_combout\ & (!\ID|Mux21~19_combout\ & !\EXE|Add1~55\)) # (!\EXE|Add1~23_combout\ & ((!\EXE|Add1~55\) # (!\ID|Mux21~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~23_combout\,
	datab => \ID|Mux21~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~55\,
	combout => \EXE|Add1~56_combout\,
	cout => \EXE|Add1~57\);

-- Location: LCCOMB_X67_Y29_N16
\EXE|ALU_Result[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[10]~12_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~111_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~111_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~56_combout\,
	combout => \EXE|ALU_Result[10]~12_combout\);

-- Location: LCCOMB_X70_Y29_N26
\EXE|Binput[13]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[13]~78_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(13))) # (!\CTL|Equal2~0_combout\ & ((\ID|Mux50~19_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \CTL|Equal2~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(13),
	datad => \ID|Mux50~19_combout\,
	combout => \EXE|Binput[13]~78_combout\);

-- Location: FF_X58_Y33_N11
\ID|register_array[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][13]~q\);

-- Location: LCCOMB_X57_Y33_N24
\ID|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][13]~q\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][13]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][13]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux18~0_combout\);

-- Location: FF_X59_Y33_N19
\ID|register_array[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][13]~q\);

-- Location: FF_X58_Y33_N25
\ID|register_array[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][13]~q\);

-- Location: LCCOMB_X58_Y33_N24
\ID|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~1_combout\ = (\ID|Mux18~0_combout\ & ((\ID|register_array[11][13]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux18~0_combout\ & (((\ID|register_array[10][13]~q\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~0_combout\,
	datab => \ID|register_array[11][13]~q\,
	datac => \ID|register_array[10][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux18~1_combout\);

-- Location: FF_X59_Y33_N29
\ID|register_array[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][13]~q\);

-- Location: FF_X62_Y33_N3
\ID|register_array[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][13]~q\);

-- Location: FF_X62_Y33_N17
\ID|register_array[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][13]~q\);

-- Location: LCCOMB_X62_Y33_N16
\ID|Mux18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][13]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][13]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][13]~q\,
	datac => \ID|register_array[14][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux18~17_combout\);

-- Location: FF_X66_Y29_N27
\ID|register_array[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~49_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][13]~q\);

-- Location: LCCOMB_X59_Y33_N30
\ID|Mux18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~18_combout\ = (\ID|Mux18~17_combout\ & (((\ID|register_array[15][13]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux18~17_combout\ & (\ID|register_array[13][13]~q\ & (\IFE|inst_memory|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][13]~q\,
	datab => \ID|Mux18~17_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|register_array[15][13]~q\,
	combout => \ID|Mux18~18_combout\);

-- Location: FF_X66_Y38_N31
\ID|register_array[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][13]~q\);

-- Location: FF_X65_Y38_N25
\ID|register_array[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][13]~q\);

-- Location: FF_X65_Y38_N3
\ID|register_array[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][13]~q\);

-- Location: LCCOMB_X65_Y38_N24
\ID|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][13]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][13]~q\,
	datad => \ID|register_array[17][13]~q\,
	combout => \ID|Mux18~2_combout\);

-- Location: FF_X66_Y38_N29
\ID|register_array[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][13]~q\);

-- Location: LCCOMB_X66_Y38_N28
\ID|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~3_combout\ = (\ID|Mux18~2_combout\ & ((\ID|register_array[29][13]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux18~2_combout\ & (((\ID|register_array[21][13]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][13]~q\,
	datab => \ID|Mux18~2_combout\,
	datac => \ID|register_array[21][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux18~3_combout\);

-- Location: FF_X65_Y37_N25
\ID|register_array[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][13]~q\);

-- Location: FF_X65_Y37_N3
\ID|register_array[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][13]~q\);

-- Location: LCCOMB_X65_Y37_N24
\ID|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][13]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][13]~q\,
	datad => \ID|register_array[19][13]~q\,
	combout => \ID|Mux18~9_combout\);

-- Location: FF_X66_Y37_N15
\ID|register_array[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][13]~q\);

-- Location: FF_X66_Y37_N21
\ID|register_array[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][13]~q\);

-- Location: LCCOMB_X66_Y37_N20
\ID|Mux18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~10_combout\ = (\ID|Mux18~9_combout\ & ((\ID|register_array[31][13]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux18~9_combout\ & (((\ID|register_array[27][13]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~9_combout\,
	datab => \ID|register_array[31][13]~q\,
	datac => \ID|register_array[27][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux18~10_combout\);

-- Location: FF_X61_Y31_N31
\ID|register_array[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][13]~q\);

-- Location: FF_X61_Y31_N13
\ID|register_array[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][13]~q\);

-- Location: LCCOMB_X61_Y31_N12
\ID|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][13]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][13]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][13]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux18~6_combout\);

-- Location: FF_X60_Y31_N5
\ID|register_array[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][13]~q\);

-- Location: FF_X60_Y31_N7
\ID|register_array[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][13]~q\);

-- Location: LCCOMB_X60_Y31_N4
\ID|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux18~6_combout\ & ((\ID|register_array[28][13]~q\))) # (!\ID|Mux18~6_combout\ & (\ID|register_array[20][13]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux18~6_combout\,
	datac => \ID|register_array[20][13]~q\,
	datad => \ID|register_array[28][13]~q\,
	combout => \ID|Mux18~7_combout\);

-- Location: FF_X65_Y36_N1
\ID|register_array[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][13]~q\);

-- Location: FF_X65_Y36_N11
\ID|register_array[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][13]~q\);

-- Location: LCCOMB_X65_Y36_N0
\ID|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][13]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][13]~q\,
	datad => \ID|register_array[18][13]~q\,
	combout => \ID|Mux18~4_combout\);

-- Location: FF_X66_Y36_N15
\ID|register_array[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][13]~q\);

-- Location: FF_X66_Y36_N5
\ID|register_array[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][13]~q\);

-- Location: LCCOMB_X66_Y36_N4
\ID|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~5_combout\ = (\ID|Mux18~4_combout\ & ((\ID|register_array[30][13]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux18~4_combout\ & (((\ID|register_array[26][13]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~4_combout\,
	datab => \ID|register_array[30][13]~q\,
	datac => \ID|register_array[26][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux18~5_combout\);

-- Location: LCCOMB_X59_Y32_N0
\ID|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux18~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux18~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux18~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux18~8_combout\);

-- Location: LCCOMB_X59_Y32_N2
\ID|Mux18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux18~8_combout\ & ((\ID|Mux18~10_combout\))) # (!\ID|Mux18~8_combout\ & (\ID|Mux18~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux18~10_combout\,
	datad => \ID|Mux18~8_combout\,
	combout => \ID|Mux18~11_combout\);

-- Location: FF_X61_Y35_N13
\ID|register_array[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][13]~q\);

-- Location: FF_X57_Y36_N7
\ID|register_array[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][13]~q\);

-- Location: FF_X57_Y36_N29
\ID|register_array[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][13]~q\);

-- Location: FF_X57_Y37_N31
\ID|register_array[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][13]~q\);

-- Location: FF_X57_Y37_N13
\ID|register_array[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][13]~q\);

-- Location: LCCOMB_X57_Y37_N12
\ID|Mux18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][13]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][13]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][13]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux18~12_combout\);

-- Location: LCCOMB_X57_Y36_N28
\ID|Mux18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux18~12_combout\ & (\ID|register_array[7][13]~q\)) # (!\ID|Mux18~12_combout\ & ((\ID|register_array[5][13]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][13]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][13]~q\,
	datad => \ID|Mux18~12_combout\,
	combout => \ID|Mux18~13_combout\);

-- Location: FF_X60_Y36_N31
\ID|register_array[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][13]~q\);

-- Location: LCCOMB_X61_Y35_N30
\ID|Mux18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux18~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][13]~q\))))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux18~13_combout\,
	datad => \ID|register_array[1][13]~q\,
	combout => \ID|Mux18~14_combout\);

-- Location: FF_X61_Y35_N19
\ID|register_array[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][13]~q\);

-- Location: LCCOMB_X61_Y35_N18
\ID|Mux18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~15_combout\ = (\ID|Mux18~14_combout\ & ((\ID|register_array[3][13]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux18~14_combout\ & (((\ID|register_array[2][13]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][13]~q\,
	datab => \ID|Mux18~14_combout\,
	datac => \ID|register_array[2][13]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux18~15_combout\);

-- Location: LCCOMB_X59_Y32_N28
\ID|Mux18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~16_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux18~11_combout\) # ((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & (((!\ID|Mux8~0_combout\ & \ID|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux18~11_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux18~15_combout\,
	combout => \ID|Mux18~16_combout\);

-- Location: LCCOMB_X59_Y32_N22
\ID|Mux18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux18~19_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux18~16_combout\ & ((\ID|Mux18~18_combout\))) # (!\ID|Mux18~16_combout\ & (\ID|Mux18~1_combout\)))) # (!\ID|Mux8~0_combout\ & (((\ID|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~1_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux18~18_combout\,
	datad => \ID|Mux18~16_combout\,
	combout => \ID|Mux18~19_combout\);

-- Location: LCCOMB_X66_Y29_N12
\EXE|Add1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~114_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\EXE|Binput[13]~78_combout\) # (\ID|Mux18~19_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\EXE|Binput[13]~78_combout\ & \ID|Mux18~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|Binput[13]~78_combout\,
	datad => \ID|Mux18~19_combout\,
	combout => \EXE|Add1~114_combout\);

-- Location: LCCOMB_X70_Y29_N20
\EXE|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~20_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(13))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux50~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(13),
	datad => \ID|Mux50~19_combout\,
	combout => \EXE|Add1~20_combout\);

-- Location: FF_X65_Y34_N31
\ID|register_array[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][12]~q\);

-- Location: FF_X65_Y34_N9
\ID|register_array[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~50_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][12]~q\);

-- Location: FF_X66_Y34_N31
\ID|register_array[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][12]~q\);

-- Location: FF_X66_Y34_N13
\ID|register_array[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][12]~q\);

-- Location: LCCOMB_X66_Y34_N12
\ID|Mux19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][12]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][12]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux19~17_combout\);

-- Location: LCCOMB_X65_Y34_N2
\ID|Mux19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux19~17_combout\ & ((\ID|register_array[15][12]~q\))) # (!\ID|Mux19~17_combout\ & (\ID|register_array[14][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][12]~q\,
	datab => \ID|register_array[15][12]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux19~17_combout\,
	combout => \ID|Mux19~18_combout\);

-- Location: FF_X58_Y33_N23
\ID|register_array[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][12]~q\);

-- Location: FF_X58_Y33_N13
\ID|register_array[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][12]~q\);

-- Location: LCCOMB_X58_Y33_N12
\ID|Mux19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][12]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][12]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][12]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux19~10_combout\);

-- Location: FF_X65_Y33_N19
\ID|register_array[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][12]~q\);

-- Location: FF_X65_Y33_N21
\ID|register_array[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][12]~q\);

-- Location: LCCOMB_X65_Y33_N18
\ID|Mux19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux19~10_combout\ & ((\ID|register_array[11][12]~q\))) # (!\ID|Mux19~10_combout\ & (\ID|register_array[9][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux19~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux19~10_combout\,
	datac => \ID|register_array[9][12]~q\,
	datad => \ID|register_array[11][12]~q\,
	combout => \ID|Mux19~11_combout\);

-- Location: FF_X59_Y37_N13
\ID|register_array[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][12]~q\);

-- Location: FF_X59_Y37_N7
\ID|register_array[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][12]~q\);

-- Location: FF_X58_Y38_N25
\ID|register_array[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][12]~q\);

-- Location: FF_X57_Y37_N25
\ID|register_array[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][12]~q\);

-- Location: FF_X58_Y38_N19
\ID|register_array[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][12]~q\);

-- Location: LCCOMB_X58_Y38_N18
\ID|Mux19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[5][12]~q\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][12]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][12]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux19~12_combout\);

-- Location: LCCOMB_X58_Y38_N24
\ID|Mux19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux19~12_combout\ & (\ID|register_array[7][12]~q\)) # (!\ID|Mux19~12_combout\ & ((\ID|register_array[6][12]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][12]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][12]~q\,
	datad => \ID|Mux19~12_combout\,
	combout => \ID|Mux19~13_combout\);

-- Location: LCCOMB_X60_Y37_N26
\ID|Mux19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux19~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][12]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][12]~q\,
	datab => \ID|Mux19~13_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|Mux8~4_combout\,
	combout => \ID|Mux19~14_combout\);

-- Location: FF_X60_Y37_N15
\ID|register_array[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][12]~q\);

-- Location: FF_X60_Y37_N25
\ID|register_array[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][12]~q\);

-- Location: LCCOMB_X60_Y37_N14
\ID|Mux19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~15_combout\ = (\ID|Mux19~14_combout\ & (((\ID|register_array[3][12]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux19~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][12]~q\,
	datad => \ID|register_array[3][12]~q\,
	combout => \ID|Mux19~15_combout\);

-- Location: LCCOMB_X65_Y34_N4
\ID|Mux19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & (\ID|Mux19~11_combout\)) # (!\ID|Mux8~0_combout\ & ((\ID|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux19~11_combout\,
	datac => \ID|Mux19~15_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux19~16_combout\);

-- Location: FF_X66_Y37_N27
\ID|register_array[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][12]~q\);

-- Location: FF_X66_Y37_N17
\ID|register_array[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][12]~q\);

-- Location: FF_X65_Y37_N21
\ID|register_array[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][12]~q\);

-- Location: FF_X65_Y37_N7
\ID|register_array[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][12]~q\);

-- Location: LCCOMB_X65_Y37_N20
\ID|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][12]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][12]~q\,
	datad => \ID|register_array[19][12]~q\,
	combout => \ID|Mux19~7_combout\);

-- Location: LCCOMB_X66_Y37_N16
\ID|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux19~7_combout\ & (\ID|register_array[31][12]~q\)) # (!\ID|Mux19~7_combout\ & ((\ID|register_array[27][12]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][12]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][12]~q\,
	datad => \ID|Mux19~7_combout\,
	combout => \ID|Mux19~8_combout\);

-- Location: FF_X61_Y31_N9
\ID|register_array[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][12]~q\);

-- Location: FF_X61_Y31_N19
\ID|register_array[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][12]~q\);

-- Location: LCCOMB_X61_Y31_N8
\ID|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][12]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][12]~q\,
	datad => \ID|register_array[16][12]~q\,
	combout => \ID|Mux19~4_combout\);

-- Location: FF_X60_Y31_N17
\ID|register_array[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][12]~q\);

-- Location: FF_X60_Y31_N11
\ID|register_array[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][12]~q\);

-- Location: LCCOMB_X60_Y31_N16
\ID|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux19~4_combout\ & ((\ID|register_array[28][12]~q\))) # (!\ID|Mux19~4_combout\ & (\ID|register_array[20][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux19~4_combout\,
	datac => \ID|register_array[20][12]~q\,
	datad => \ID|register_array[28][12]~q\,
	combout => \ID|Mux19~5_combout\);

-- Location: FF_X65_Y38_N5
\ID|register_array[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][12]~q\);

-- Location: FF_X65_Y38_N15
\ID|register_array[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][12]~q\);

-- Location: LCCOMB_X65_Y38_N4
\ID|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][12]~q\,
	datad => \ID|register_array[17][12]~q\,
	combout => \ID|Mux19~2_combout\);

-- Location: FF_X66_Y38_N1
\ID|register_array[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][12]~q\);

-- Location: FF_X66_Y38_N3
\ID|register_array[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][12]~q\);

-- Location: LCCOMB_X66_Y38_N0
\ID|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux19~2_combout\ & ((\ID|register_array[29][12]~q\))) # (!\ID|Mux19~2_combout\ & (\ID|register_array[21][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux19~2_combout\,
	datac => \ID|register_array[21][12]~q\,
	datad => \ID|register_array[29][12]~q\,
	combout => \ID|Mux19~3_combout\);

-- Location: LCCOMB_X65_Y34_N24
\ID|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux19~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux19~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux19~3_combout\,
	combout => \ID|Mux19~6_combout\);

-- Location: FF_X65_Y36_N21
\ID|register_array[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][12]~q\);

-- Location: LCCOMB_X65_Y36_N20
\ID|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][12]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][12]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][12]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux19~0_combout\);

-- Location: FF_X66_Y36_N17
\ID|register_array[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][12]~q\);

-- Location: FF_X66_Y36_N19
\ID|register_array[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][12]~q\);

-- Location: LCCOMB_X66_Y36_N16
\ID|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~1_combout\ = (\ID|Mux19~0_combout\ & (((\ID|register_array[30][12]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux19~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][12]~q\,
	datad => \ID|register_array[30][12]~q\,
	combout => \ID|Mux19~1_combout\);

-- Location: LCCOMB_X65_Y34_N10
\ID|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~9_combout\ = (\ID|Mux19~6_combout\ & ((\ID|Mux19~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux19~6_combout\ & (((\ID|Mux19~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~8_combout\,
	datab => \ID|Mux19~6_combout\,
	datac => \ID|Mux19~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux19~9_combout\);

-- Location: LCCOMB_X65_Y34_N28
\ID|Mux19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux19~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux19~16_combout\ & (\ID|Mux19~18_combout\)) # (!\ID|Mux19~16_combout\ & ((\ID|Mux19~9_combout\))))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux19~18_combout\,
	datac => \ID|Mux19~16_combout\,
	datad => \ID|Mux19~9_combout\,
	combout => \ID|Mux19~19_combout\);

-- Location: LCCOMB_X68_Y33_N8
\EXE|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~21_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(12)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(12),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~21_combout\);

-- Location: LCCOMB_X70_Y31_N28
\EXE|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~22_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(11)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~19_combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \CTL|ALUSrc~combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(11),
	combout => \EXE|Add1~22_combout\);

-- Location: FF_X57_Y33_N11
\ID|register_array[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][11]~q\);

-- Location: FF_X58_Y33_N27
\ID|register_array[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][11]~q\);

-- Location: LCCOMB_X57_Y33_N10
\ID|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][11]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][11]~q\,
	datad => \ID|register_array[8][11]~q\,
	combout => \ID|Mux20~0_combout\);

-- Location: FF_X58_Y33_N1
\ID|register_array[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][11]~q\);

-- Location: FF_X65_Y35_N25
\ID|register_array[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][11]~q\);

-- Location: LCCOMB_X58_Y33_N0
\ID|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~1_combout\ = (\ID|Mux20~0_combout\ & (((\ID|register_array[11][11]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux20~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][11]~q\,
	datad => \ID|register_array[11][11]~q\,
	combout => \ID|Mux20~1_combout\);

-- Location: FF_X62_Y33_N31
\ID|register_array[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][11]~q\);

-- Location: FF_X62_Y33_N21
\ID|register_array[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][11]~q\);

-- Location: LCCOMB_X62_Y33_N20
\ID|Mux20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[14][11]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][11]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[14][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux20~17_combout\);

-- Location: FF_X66_Y32_N17
\ID|register_array[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~51_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][11]~q\);

-- Location: FF_X65_Y35_N27
\ID|register_array[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][11]~q\);

-- Location: LCCOMB_X65_Y35_N20
\ID|Mux20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~18_combout\ = (\ID|Mux20~17_combout\ & ((\ID|register_array[15][11]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux20~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|register_array[13][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~17_combout\,
	datab => \ID|register_array[15][11]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|register_array[13][11]~q\,
	combout => \ID|Mux20~18_combout\);

-- Location: FF_X60_Y37_N31
\ID|register_array[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][11]~q\);

-- Location: FF_X60_Y37_N21
\ID|register_array[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][11]~q\);

-- Location: FF_X59_Y38_N21
\ID|register_array[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][11]~q\);

-- Location: FF_X58_Y38_N15
\ID|register_array[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][11]~q\);

-- Location: LCCOMB_X58_Y38_N14
\ID|Mux20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[6][11]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][11]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[6][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux20~12_combout\);

-- Location: FF_X58_Y38_N5
\ID|register_array[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][11]~q\);

-- Location: FF_X59_Y37_N11
\ID|register_array[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][11]~q\);

-- Location: LCCOMB_X58_Y38_N4
\ID|Mux20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux20~12_combout\ & ((\ID|register_array[7][11]~q\))) # (!\ID|Mux20~12_combout\ & (\ID|register_array[5][11]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux20~12_combout\,
	datac => \ID|register_array[5][11]~q\,
	datad => \ID|register_array[7][11]~q\,
	combout => \ID|Mux20~13_combout\);

-- Location: LCCOMB_X60_Y37_N0
\ID|Mux20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux20~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][11]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][11]~q\,
	datab => \ID|Mux20~13_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|Mux8~4_combout\,
	combout => \ID|Mux20~14_combout\);

-- Location: LCCOMB_X60_Y37_N20
\ID|Mux20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux20~14_combout\ & (\ID|register_array[3][11]~q\)) # (!\ID|Mux20~14_combout\ & ((\ID|register_array[2][11]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][11]~q\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][11]~q\,
	datad => \ID|Mux20~14_combout\,
	combout => \ID|Mux20~15_combout\);

-- Location: FF_X66_Y36_N7
\ID|register_array[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][11]~q\);

-- Location: FF_X66_Y36_N21
\ID|register_array[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][11]~q\);

-- Location: FF_X65_Y36_N25
\ID|register_array[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][11]~q\);

-- Location: FF_X65_Y36_N19
\ID|register_array[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][11]~q\);

-- Location: LCCOMB_X65_Y36_N24
\ID|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][11]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][11]~q\,
	datad => \ID|register_array[18][11]~q\,
	combout => \ID|Mux20~4_combout\);

-- Location: LCCOMB_X66_Y36_N20
\ID|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux20~4_combout\ & (\ID|register_array[30][11]~q\)) # (!\ID|Mux20~4_combout\ & ((\ID|register_array[26][11]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][11]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][11]~q\,
	datad => \ID|Mux20~4_combout\,
	combout => \ID|Mux20~5_combout\);

-- Location: FF_X59_Y34_N19
\ID|register_array[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][11]~q\);

-- Location: FF_X59_Y34_N17
\ID|register_array[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][11]~q\);

-- Location: LCCOMB_X59_Y34_N16
\ID|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][11]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][11]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][11]~q\,
	datac => \ID|register_array[24][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux20~6_combout\);

-- Location: FF_X60_Y31_N29
\ID|register_array[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][11]~q\);

-- Location: FF_X60_Y31_N31
\ID|register_array[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][11]~q\);

-- Location: LCCOMB_X60_Y31_N28
\ID|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~7_combout\ = (\ID|Mux20~6_combout\ & (((\ID|register_array[28][11]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux20~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[20][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][11]~q\,
	datad => \ID|register_array[28][11]~q\,
	combout => \ID|Mux20~7_combout\);

-- Location: LCCOMB_X67_Y34_N12
\ID|Mux20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|Mux20~5_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux20~5_combout\,
	datad => \ID|Mux20~7_combout\,
	combout => \ID|Mux20~8_combout\);

-- Location: FF_X65_Y38_N27
\ID|register_array[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][11]~q\);

-- Location: FF_X65_Y38_N1
\ID|register_array[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][11]~q\);

-- Location: LCCOMB_X65_Y38_N0
\ID|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][11]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][11]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux20~2_combout\);

-- Location: FF_X66_Y38_N15
\ID|register_array[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][11]~q\);

-- Location: FF_X66_Y38_N5
\ID|register_array[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][11]~q\);

-- Location: LCCOMB_X66_Y38_N4
\ID|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~3_combout\ = (\ID|Mux20~2_combout\ & ((\ID|register_array[29][11]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux20~2_combout\ & (((\ID|register_array[21][11]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~2_combout\,
	datab => \ID|register_array[29][11]~q\,
	datac => \ID|register_array[21][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux20~3_combout\);

-- Location: FF_X65_Y37_N17
\ID|register_array[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][11]~q\);

-- Location: FF_X65_Y37_N27
\ID|register_array[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][11]~q\);

-- Location: LCCOMB_X65_Y37_N16
\ID|Mux20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][11]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][11]~q\,
	datad => \ID|register_array[19][11]~q\,
	combout => \ID|Mux20~9_combout\);

-- Location: FF_X67_Y38_N17
\ID|register_array[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][11]~q\);

-- Location: FF_X67_Y38_N19
\ID|register_array[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][11]~q\);

-- Location: LCCOMB_X67_Y38_N16
\ID|Mux20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~10_combout\ = (\ID|Mux20~9_combout\ & (((\ID|register_array[31][11]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux20~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][11]~q\,
	datad => \ID|register_array[31][11]~q\,
	combout => \ID|Mux20~10_combout\);

-- Location: LCCOMB_X67_Y34_N14
\ID|Mux20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~11_combout\ = (\ID|Mux20~8_combout\ & (((\ID|Mux20~10_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux20~8_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux20~3_combout\,
	datad => \ID|Mux20~10_combout\,
	combout => \ID|Mux20~11_combout\);

-- Location: LCCOMB_X67_Y34_N16
\ID|Mux20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux20~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~15_combout\,
	datab => \ID|Mux20~11_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux20~16_combout\);

-- Location: LCCOMB_X65_Y34_N6
\ID|Mux20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux20~19_combout\ = (\ID|Mux20~16_combout\ & (((\ID|Mux20~18_combout\) # (!\ID|Mux8~0_combout\)))) # (!\ID|Mux20~16_combout\ & (\ID|Mux20~1_combout\ & ((\ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~1_combout\,
	datab => \ID|Mux20~18_combout\,
	datac => \ID|Mux20~16_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux20~19_combout\);

-- Location: LCCOMB_X69_Y29_N8
\EXE|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~58_combout\ = ((\EXE|Add1~22_combout\ $ (\ID|Mux20~19_combout\ $ (!\EXE|Add1~57\)))) # (GND)
-- \EXE|Add1~59\ = CARRY((\EXE|Add1~22_combout\ & ((\ID|Mux20~19_combout\) # (!\EXE|Add1~57\))) # (!\EXE|Add1~22_combout\ & (\ID|Mux20~19_combout\ & !\EXE|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~22_combout\,
	datab => \ID|Mux20~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~57\,
	combout => \EXE|Add1~58_combout\,
	cout => \EXE|Add1~59\);

-- Location: LCCOMB_X69_Y29_N10
\EXE|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~60_combout\ = (\ID|Mux19~19_combout\ & ((\EXE|Add1~21_combout\ & (\EXE|Add1~59\ & VCC)) # (!\EXE|Add1~21_combout\ & (!\EXE|Add1~59\)))) # (!\ID|Mux19~19_combout\ & ((\EXE|Add1~21_combout\ & (!\EXE|Add1~59\)) # (!\EXE|Add1~21_combout\ & 
-- ((\EXE|Add1~59\) # (GND)))))
-- \EXE|Add1~61\ = CARRY((\ID|Mux19~19_combout\ & (!\EXE|Add1~21_combout\ & !\EXE|Add1~59\)) # (!\ID|Mux19~19_combout\ & ((!\EXE|Add1~59\) # (!\EXE|Add1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~19_combout\,
	datab => \EXE|Add1~21_combout\,
	datad => VCC,
	cin => \EXE|Add1~59\,
	combout => \EXE|Add1~60_combout\,
	cout => \EXE|Add1~61\);

-- Location: LCCOMB_X69_Y29_N12
\EXE|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~62_combout\ = ((\EXE|Add1~20_combout\ $ (\ID|Mux18~19_combout\ $ (!\EXE|Add1~61\)))) # (GND)
-- \EXE|Add1~63\ = CARRY((\EXE|Add1~20_combout\ & ((\ID|Mux18~19_combout\) # (!\EXE|Add1~61\))) # (!\EXE|Add1~20_combout\ & (\ID|Mux18~19_combout\ & !\EXE|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~20_combout\,
	datab => \ID|Mux18~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~61\,
	combout => \EXE|Add1~62_combout\,
	cout => \EXE|Add1~63\);

-- Location: LCCOMB_X66_Y29_N14
\EXE|ALU_Result[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[13]~15_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~114_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~114_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~62_combout\,
	combout => \EXE|ALU_Result[13]~15_combout\);

-- Location: M9K_X64_Y30_N0
\MEM|data_memory|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000063001880061",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ShoreLab05Amemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_koq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CTL|Equal3~0_combout\,
	portare => VCC,
	clk0 => \ALT_INV_clock~inputclkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y29_N26
\ID|register_array~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~49_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(13)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[13]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|ALU_Result[13]~15_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(13),
	combout => \ID|register_array~49_combout\);

-- Location: FF_X57_Y33_N25
\ID|register_array[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][13]~q\);

-- Location: LCCOMB_X58_Y33_N10
\ID|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][13]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][13]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][13]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux50~0_combout\);

-- Location: LCCOMB_X59_Y33_N18
\ID|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~1_combout\ = (\ID|Mux50~0_combout\ & (((\ID|register_array[11][13]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux50~0_combout\ & (\ID|register_array[10][13]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~0_combout\,
	datab => \ID|register_array[10][13]~q\,
	datac => \ID|register_array[11][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux50~1_combout\);

-- Location: LCCOMB_X65_Y37_N2
\ID|Mux50~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][13]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][13]~q\,
	datac => \ID|register_array[19][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux50~9_combout\);

-- Location: LCCOMB_X66_Y37_N14
\ID|Mux50~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~10_combout\ = (\ID|Mux50~9_combout\ & (((\ID|register_array[31][13]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux50~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][13]~q\,
	datad => \ID|register_array[27][13]~q\,
	combout => \ID|Mux50~10_combout\);

-- Location: LCCOMB_X65_Y36_N10
\ID|Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][13]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][13]~q\,
	datad => \ID|register_array[22][13]~q\,
	combout => \ID|Mux50~4_combout\);

-- Location: LCCOMB_X66_Y36_N14
\ID|Mux50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux50~4_combout\ & ((\ID|register_array[30][13]~q\))) # (!\ID|Mux50~4_combout\ & (\ID|register_array[26][13]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][13]~q\,
	datac => \ID|register_array[30][13]~q\,
	datad => \ID|Mux50~4_combout\,
	combout => \ID|Mux50~5_combout\);

-- Location: LCCOMB_X61_Y31_N30
\ID|Mux50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][13]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][13]~q\,
	datad => \ID|register_array[24][13]~q\,
	combout => \ID|Mux50~6_combout\);

-- Location: LCCOMB_X60_Y31_N6
\ID|Mux50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~7_combout\ = (\ID|Mux50~6_combout\ & (((\ID|register_array[28][13]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux50~6_combout\ & (\ID|register_array[20][13]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~6_combout\,
	datab => \ID|register_array[20][13]~q\,
	datac => \ID|register_array[28][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux50~7_combout\);

-- Location: LCCOMB_X59_Y33_N16
\ID|Mux50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux50~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux50~7_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux50~7_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux50~8_combout\);

-- Location: LCCOMB_X65_Y38_N2
\ID|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][13]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[17][13]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][13]~q\,
	datac => \ID|register_array[17][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux50~2_combout\);

-- Location: LCCOMB_X66_Y38_N30
\ID|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux50~2_combout\ & ((\ID|register_array[29][13]~q\))) # (!\ID|Mux50~2_combout\ & (\ID|register_array[21][13]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][13]~q\,
	datac => \ID|register_array[29][13]~q\,
	datad => \ID|Mux50~2_combout\,
	combout => \ID|Mux50~3_combout\);

-- Location: LCCOMB_X59_Y33_N26
\ID|Mux50~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~11_combout\ = (\ID|Mux50~8_combout\ & ((\ID|Mux50~10_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux50~8_combout\ & (((\ID|Mux50~3_combout\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~10_combout\,
	datab => \ID|Mux50~8_combout\,
	datac => \ID|Mux50~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux50~11_combout\);

-- Location: LCCOMB_X57_Y37_N30
\ID|Mux50~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][13]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][13]~q\,
	datad => \ID|register_array[6][13]~q\,
	combout => \ID|Mux50~12_combout\);

-- Location: LCCOMB_X57_Y36_N6
\ID|Mux50~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~13_combout\ = (\ID|Mux50~12_combout\ & (((\ID|register_array[7][13]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux50~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][13]~q\,
	datad => \ID|register_array[5][13]~q\,
	combout => \ID|Mux50~13_combout\);

-- Location: LCCOMB_X60_Y36_N30
\ID|Mux50~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux50~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][13]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][13]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux50~14_combout\);

-- Location: LCCOMB_X61_Y35_N12
\ID|Mux50~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux50~14_combout\ & (\ID|register_array[3][13]~q\)) # (!\ID|Mux50~14_combout\ & ((\ID|register_array[2][13]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux50~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux50~14_combout\,
	datac => \ID|register_array[3][13]~q\,
	datad => \ID|register_array[2][13]~q\,
	combout => \ID|Mux50~15_combout\);

-- Location: LCCOMB_X59_Y33_N20
\ID|Mux50~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~16_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux50~11_combout\) # ((\ID|Mux62~0_combout\)))) # (!\ID|Mux62~1_combout\ & (((!\ID|Mux62~0_combout\ & \ID|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~11_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux62~0_combout\,
	datad => \ID|Mux50~15_combout\,
	combout => \ID|Mux50~16_combout\);

-- Location: LCCOMB_X62_Y33_N2
\ID|Mux50~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][13]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[14][13]~q\,
	datac => \ID|register_array[12][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux50~17_combout\);

-- Location: LCCOMB_X59_Y33_N28
\ID|Mux50~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~18_combout\ = (\ID|Mux50~17_combout\ & ((\ID|register_array[15][13]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux50~17_combout\ & (((\ID|register_array[13][13]~q\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~17_combout\,
	datab => \ID|register_array[15][13]~q\,
	datac => \ID|register_array[13][13]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux50~18_combout\);

-- Location: LCCOMB_X59_Y33_N22
\ID|Mux50~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux50~19_combout\ = (\ID|Mux50~16_combout\ & (((\ID|Mux50~18_combout\) # (!\ID|Mux62~0_combout\)))) # (!\ID|Mux50~16_combout\ & (\ID|Mux50~1_combout\ & (\ID|Mux62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~1_combout\,
	datab => \ID|Mux50~16_combout\,
	datac => \ID|Mux62~0_combout\,
	datad => \ID|Mux50~18_combout\,
	combout => \ID|Mux50~19_combout\);

-- Location: LCCOMB_X68_Y33_N2
\EXE|Binput[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[12]~77_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(12))) # (!\CTL|Equal2~0_combout\ & ((\ID|Mux51~19_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(12),
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \ID|Mux51~19_combout\,
	combout => \EXE|Binput[12]~77_combout\);

-- Location: LCCOMB_X68_Y29_N28
\EXE|Add1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~113_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|Binput[12]~77_combout\ & ((\ID|Mux19~19_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\EXE|Binput[12]~77_combout\ & (\ID|Mux19~19_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~0_combout\,
	datab => \EXE|Binput[12]~77_combout\,
	datac => \ID|Mux19~19_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~113_combout\);

-- Location: LCCOMB_X68_Y29_N30
\EXE|ALU_Result[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[12]~14_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~113_combout\) # ((\EXE|Add1~60_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~113_combout\,
	datac => \EXE|Add1~60_combout\,
	datad => \EXE|Mux4~1_combout\,
	combout => \EXE|ALU_Result[12]~14_combout\);

-- Location: LCCOMB_X65_Y34_N8
\ID|register_array~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~50_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(12))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[12]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(12),
	datab => \CTL|Equal2~1_combout\,
	datac => \reset~input_o\,
	datad => \EXE|ALU_Result[12]~14_combout\,
	combout => \ID|register_array~50_combout\);

-- Location: FF_X65_Y36_N7
\ID|register_array[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][12]~q\);

-- Location: LCCOMB_X65_Y36_N6
\ID|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][12]~q\,
	datad => \ID|register_array[22][12]~q\,
	combout => \ID|Mux51~0_combout\);

-- Location: LCCOMB_X66_Y36_N18
\ID|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux51~0_combout\ & (\ID|register_array[30][12]~q\)) # (!\ID|Mux51~0_combout\ & ((\ID|register_array[26][12]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux51~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux51~0_combout\,
	datac => \ID|register_array[30][12]~q\,
	datad => \ID|register_array[26][12]~q\,
	combout => \ID|Mux51~1_combout\);

-- Location: LCCOMB_X65_Y37_N6
\ID|Mux51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][12]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][12]~q\,
	datad => \ID|register_array[23][12]~q\,
	combout => \ID|Mux51~7_combout\);

-- Location: LCCOMB_X66_Y37_N26
\ID|Mux51~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~8_combout\ = (\ID|Mux51~7_combout\ & (((\ID|register_array[31][12]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux51~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][12]~q\,
	datad => \ID|register_array[27][12]~q\,
	combout => \ID|Mux51~8_combout\);

-- Location: LCCOMB_X61_Y31_N18
\ID|Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[24][12]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[16][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[24][12]~q\,
	datac => \ID|register_array[16][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux51~4_combout\);

-- Location: LCCOMB_X60_Y31_N10
\ID|Mux51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux51~4_combout\ & ((\ID|register_array[28][12]~q\))) # (!\ID|Mux51~4_combout\ & (\ID|register_array[20][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][12]~q\,
	datac => \ID|register_array[28][12]~q\,
	datad => \ID|Mux51~4_combout\,
	combout => \ID|Mux51~5_combout\);

-- Location: LCCOMB_X65_Y38_N14
\ID|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][12]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[17][12]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][12]~q\,
	datac => \ID|register_array[17][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux51~2_combout\);

-- Location: LCCOMB_X66_Y38_N2
\ID|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux51~2_combout\ & ((\ID|register_array[29][12]~q\))) # (!\ID|Mux51~2_combout\ & (\ID|register_array[21][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][12]~q\,
	datac => \ID|register_array[29][12]~q\,
	datad => \ID|Mux51~2_combout\,
	combout => \ID|Mux51~3_combout\);

-- Location: LCCOMB_X67_Y34_N0
\ID|Mux51~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux51~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux51~3_combout\,
	combout => \ID|Mux51~6_combout\);

-- Location: LCCOMB_X67_Y34_N18
\ID|Mux51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux51~6_combout\ & ((\ID|Mux51~8_combout\))) # (!\ID|Mux51~6_combout\ & (\ID|Mux51~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~1_combout\,
	datab => \ID|Mux51~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux51~6_combout\,
	combout => \ID|Mux51~9_combout\);

-- Location: LCCOMB_X66_Y34_N30
\ID|Mux51~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][12]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][12]~q\,
	datad => \ID|register_array[13][12]~q\,
	combout => \ID|Mux51~17_combout\);

-- Location: LCCOMB_X65_Y34_N30
\ID|Mux51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~18_combout\ = (\ID|Mux51~17_combout\ & ((\ID|register_array[15][12]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux51~17_combout\ & (((\ID|register_array[14][12]~q\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~17_combout\,
	datab => \ID|register_array[15][12]~q\,
	datac => \ID|register_array[14][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux51~18_combout\);

-- Location: LCCOMB_X57_Y37_N24
\ID|Mux51~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][12]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][12]~q\,
	datad => \ID|register_array[5][12]~q\,
	combout => \ID|Mux51~12_combout\);

-- Location: LCCOMB_X59_Y37_N6
\ID|Mux51~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux51~12_combout\ & ((\ID|register_array[7][12]~q\))) # (!\ID|Mux51~12_combout\ & (\ID|register_array[6][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][12]~q\,
	datac => \ID|register_array[7][12]~q\,
	datad => \ID|Mux51~12_combout\,
	combout => \ID|Mux51~13_combout\);

-- Location: LCCOMB_X59_Y37_N12
\ID|Mux51~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & ((\ID|Mux51~13_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[1][12]~q\)))) # (!\ID|Mux62~3_combout\ & (\ID|Mux62~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][12]~q\,
	datad => \ID|Mux51~13_combout\,
	combout => \ID|Mux51~14_combout\);

-- Location: LCCOMB_X60_Y37_N24
\ID|Mux51~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux51~14_combout\ & ((\ID|register_array[3][12]~q\))) # (!\ID|Mux51~14_combout\ & (\ID|register_array[2][12]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][12]~q\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][12]~q\,
	datad => \ID|Mux51~14_combout\,
	combout => \ID|Mux51~15_combout\);

-- Location: LCCOMB_X58_Y33_N22
\ID|Mux51~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][12]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][12]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][12]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux51~10_combout\);

-- Location: LCCOMB_X65_Y33_N20
\ID|Mux51~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux51~10_combout\ & ((\ID|register_array[11][12]~q\))) # (!\ID|Mux51~10_combout\ & (\ID|register_array[9][12]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][12]~q\,
	datac => \ID|register_array[11][12]~q\,
	datad => \ID|Mux51~10_combout\,
	combout => \ID|Mux51~11_combout\);

-- Location: LCCOMB_X68_Y33_N12
\ID|Mux51~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~16_combout\ = (\ID|Mux62~0_combout\ & (((\ID|Mux62~1_combout\) # (\ID|Mux51~11_combout\)))) # (!\ID|Mux62~0_combout\ & (\ID|Mux51~15_combout\ & (!\ID|Mux62~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux51~15_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux51~11_combout\,
	combout => \ID|Mux51~16_combout\);

-- Location: LCCOMB_X68_Y33_N22
\ID|Mux51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux51~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux51~16_combout\ & ((\ID|Mux51~18_combout\))) # (!\ID|Mux51~16_combout\ & (\ID|Mux51~9_combout\)))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~9_combout\,
	datab => \ID|Mux51~18_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux51~16_combout\,
	combout => \ID|Mux51~19_combout\);

-- Location: LCCOMB_X70_Y31_N6
\EXE|Binput[11]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[11]~76_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & ((\IFE|inst_memory|auto_generated|q_a\(11)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & (\ID|Mux52~19_combout\)))) # (!\CTL|Equal2~0_combout\ & 
-- (\ID|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(11),
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[11]~76_combout\);

-- Location: LCCOMB_X70_Y31_N10
\EXE|Add1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~112_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux20~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[11]~76_combout\))) # (!\ID|Mux20~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[11]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~19_combout\,
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|Binput[11]~76_combout\,
	combout => \EXE|Add1~112_combout\);

-- Location: LCCOMB_X68_Y29_N26
\EXE|ALU_Result[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[11]~13_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~112_combout\) # ((\EXE|Add1~58_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~58_combout\,
	datac => \EXE|Add1~112_combout\,
	datad => \EXE|Mux4~1_combout\,
	combout => \EXE|ALU_Result[11]~13_combout\);

-- Location: LCCOMB_X66_Y32_N16
\ID|register_array~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~51_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(11))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[11]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(11),
	datab => \reset~input_o\,
	datac => \CTL|Equal2~1_combout\,
	datad => \EXE|ALU_Result[11]~13_combout\,
	combout => \ID|register_array~51_combout\);

-- Location: FF_X59_Y37_N1
\ID|register_array[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][11]~q\);

-- Location: LCCOMB_X59_Y38_N20
\ID|Mux52~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][11]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][11]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][11]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux52~12_combout\);

-- Location: LCCOMB_X59_Y37_N10
\ID|Mux52~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux52~12_combout\ & ((\ID|register_array[7][11]~q\))) # (!\ID|Mux52~12_combout\ & (\ID|register_array[5][11]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[5][11]~q\,
	datac => \ID|register_array[7][11]~q\,
	datad => \ID|Mux52~12_combout\,
	combout => \ID|Mux52~13_combout\);

-- Location: LCCOMB_X59_Y37_N0
\ID|Mux52~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & ((\ID|Mux52~13_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[1][11]~q\)))) # (!\ID|Mux62~3_combout\ & (\ID|Mux62~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][11]~q\,
	datad => \ID|Mux52~13_combout\,
	combout => \ID|Mux52~14_combout\);

-- Location: LCCOMB_X60_Y37_N30
\ID|Mux52~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~15_combout\ = (\ID|Mux52~14_combout\ & (((\ID|register_array[3][11]~q\)) # (!\ID|Mux62~2_combout\))) # (!\ID|Mux52~14_combout\ & (\ID|Mux62~2_combout\ & ((\ID|register_array[2][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~14_combout\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][11]~q\,
	datad => \ID|register_array[2][11]~q\,
	combout => \ID|Mux52~15_combout\);

-- Location: LCCOMB_X59_Y34_N18
\ID|Mux52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][11]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][11]~q\,
	datad => \ID|register_array[24][11]~q\,
	combout => \ID|Mux52~6_combout\);

-- Location: LCCOMB_X60_Y31_N30
\ID|Mux52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux52~6_combout\ & (\ID|register_array[28][11]~q\)) # (!\ID|Mux52~6_combout\ & ((\ID|register_array[20][11]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux52~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux52~6_combout\,
	datac => \ID|register_array[28][11]~q\,
	datad => \ID|register_array[20][11]~q\,
	combout => \ID|Mux52~7_combout\);

-- Location: LCCOMB_X65_Y36_N18
\ID|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][11]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][11]~q\,
	datad => \ID|register_array[22][11]~q\,
	combout => \ID|Mux52~4_combout\);

-- Location: LCCOMB_X66_Y36_N6
\ID|Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux52~4_combout\ & (\ID|register_array[30][11]~q\)) # (!\ID|Mux52~4_combout\ & ((\ID|register_array[26][11]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux52~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux52~4_combout\,
	datac => \ID|register_array[30][11]~q\,
	datad => \ID|register_array[26][11]~q\,
	combout => \ID|Mux52~5_combout\);

-- Location: LCCOMB_X65_Y35_N6
\ID|Mux52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|Mux52~5_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux52~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux52~7_combout\,
	datad => \ID|Mux52~5_combout\,
	combout => \ID|Mux52~8_combout\);

-- Location: LCCOMB_X65_Y38_N26
\ID|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][11]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][11]~q\,
	datad => \ID|register_array[25][11]~q\,
	combout => \ID|Mux52~2_combout\);

-- Location: LCCOMB_X66_Y38_N14
\ID|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux52~2_combout\ & ((\ID|register_array[29][11]~q\))) # (!\ID|Mux52~2_combout\ & (\ID|register_array[21][11]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][11]~q\,
	datac => \ID|register_array[29][11]~q\,
	datad => \ID|Mux52~2_combout\,
	combout => \ID|Mux52~3_combout\);

-- Location: LCCOMB_X65_Y37_N26
\ID|Mux52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][11]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][11]~q\,
	datad => \ID|register_array[23][11]~q\,
	combout => \ID|Mux52~9_combout\);

-- Location: LCCOMB_X67_Y38_N18
\ID|Mux52~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~10_combout\ = (\ID|Mux52~9_combout\ & (((\ID|register_array[31][11]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux52~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][11]~q\,
	datad => \ID|register_array[27][11]~q\,
	combout => \ID|Mux52~10_combout\);

-- Location: LCCOMB_X65_Y35_N16
\ID|Mux52~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~11_combout\ = (\ID|Mux52~8_combout\ & (((\ID|Mux52~10_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux52~8_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux52~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux52~3_combout\,
	datad => \ID|Mux52~10_combout\,
	combout => \ID|Mux52~11_combout\);

-- Location: LCCOMB_X65_Y35_N10
\ID|Mux52~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~16_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\) # ((\ID|Mux52~11_combout\)))) # (!\ID|Mux62~1_combout\ & (!\ID|Mux62~0_combout\ & (\ID|Mux52~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux52~15_combout\,
	datad => \ID|Mux52~11_combout\,
	combout => \ID|Mux52~16_combout\);

-- Location: LCCOMB_X62_Y33_N30
\ID|Mux52~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][11]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[12][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[14][11]~q\,
	datac => \ID|register_array[12][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux52~17_combout\);

-- Location: LCCOMB_X65_Y35_N26
\ID|Mux52~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~18_combout\ = (\ID|Mux52~17_combout\ & (((\ID|register_array[15][11]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux52~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[13][11]~q\,
	datad => \ID|register_array[15][11]~q\,
	combout => \ID|Mux52~18_combout\);

-- Location: LCCOMB_X58_Y33_N26
\ID|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][11]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][11]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][11]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][11]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux52~0_combout\);

-- Location: LCCOMB_X65_Y35_N24
\ID|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux52~0_combout\ & ((\ID|register_array[11][11]~q\))) # (!\ID|Mux52~0_combout\ & (\ID|register_array[10][11]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[10][11]~q\,
	datac => \ID|register_array[11][11]~q\,
	datad => \ID|Mux52~0_combout\,
	combout => \ID|Mux52~1_combout\);

-- Location: LCCOMB_X65_Y35_N12
\ID|Mux52~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux52~19_combout\ = (\ID|Mux52~16_combout\ & (((\ID|Mux52~18_combout\)) # (!\ID|Mux62~0_combout\))) # (!\ID|Mux52~16_combout\ & (\ID|Mux62~0_combout\ & ((\ID|Mux52~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~16_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux52~18_combout\,
	datad => \ID|Mux52~1_combout\,
	combout => \ID|Mux52~19_combout\);

-- Location: LCCOMB_X63_Y33_N12
\ID|register_array~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~52_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(10)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|ALU_Result[10]~12_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(10),
	combout => \ID|register_array~52_combout\);

-- Location: FF_X60_Y33_N13
\ID|register_array[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][10]~q\);

-- Location: LCCOMB_X58_Y33_N30
\ID|Mux53~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][10]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[10][10]~q\,
	datac => \ID|register_array[8][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux53~10_combout\);

-- Location: LCCOMB_X61_Y33_N10
\ID|Mux53~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~11_combout\ = (\ID|Mux53~10_combout\ & (((\ID|register_array[11][10]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux53~10_combout\ & (\ID|register_array[9][10]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][10]~q\,
	datab => \ID|Mux53~10_combout\,
	datac => \ID|register_array[11][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux53~11_combout\);

-- Location: LCCOMB_X59_Y36_N8
\ID|Mux53~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[5][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][10]~q\,
	datad => \ID|register_array[5][10]~q\,
	combout => \ID|Mux53~12_combout\);

-- Location: LCCOMB_X60_Y36_N10
\ID|Mux53~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~13_combout\ = (\ID|Mux53~12_combout\ & (((\ID|register_array[7][10]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux53~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][10]~q\,
	datad => \ID|register_array[6][10]~q\,
	combout => \ID|Mux53~13_combout\);

-- Location: LCCOMB_X60_Y36_N0
\ID|Mux53~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux53~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][10]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][10]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux53~14_combout\);

-- Location: LCCOMB_X61_Y35_N2
\ID|Mux53~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux53~14_combout\ & ((\ID|register_array[3][10]~q\))) # (!\ID|Mux53~14_combout\ & (\ID|register_array[2][10]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|register_array[2][10]~q\,
	datac => \ID|register_array[3][10]~q\,
	datad => \ID|Mux53~14_combout\,
	combout => \ID|Mux53~15_combout\);

-- Location: LCCOMB_X62_Y36_N10
\ID|Mux53~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux53~11_combout\) # ((\ID|Mux62~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux53~15_combout\ & !\ID|Mux62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux53~11_combout\,
	datac => \ID|Mux53~15_combout\,
	datad => \ID|Mux62~1_combout\,
	combout => \ID|Mux53~16_combout\);

-- Location: LCCOMB_X62_Y33_N24
\ID|Mux53~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][10]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][10]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][10]~q\,
	datac => \ID|register_array[12][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux53~17_combout\);

-- Location: LCCOMB_X63_Y33_N18
\ID|Mux53~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux53~17_combout\ & ((\ID|register_array[15][10]~q\))) # (!\ID|Mux53~17_combout\ & (\ID|register_array[14][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux53~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux53~17_combout\,
	datac => \ID|register_array[14][10]~q\,
	datad => \ID|register_array[15][10]~q\,
	combout => \ID|Mux53~18_combout\);

-- Location: LCCOMB_X68_Y38_N18
\ID|Mux53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][10]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][10]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][10]~q\,
	datac => \ID|register_array[19][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux53~7_combout\);

-- Location: LCCOMB_X67_Y38_N30
\ID|Mux53~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux53~7_combout\ & ((\ID|register_array[31][10]~q\))) # (!\ID|Mux53~7_combout\ & (\ID|register_array[27][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][10]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][10]~q\,
	datad => \ID|Mux53~7_combout\,
	combout => \ID|Mux53~8_combout\);

-- Location: LCCOMB_X68_Y36_N2
\ID|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][10]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][10]~q\,
	datad => \ID|register_array[22][10]~q\,
	combout => \ID|Mux53~0_combout\);

-- Location: LCCOMB_X66_Y36_N2
\ID|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux53~0_combout\ & ((\ID|register_array[30][10]~q\))) # (!\ID|Mux53~0_combout\ & (\ID|register_array[26][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][10]~q\,
	datac => \ID|register_array[30][10]~q\,
	datad => \ID|Mux53~0_combout\,
	combout => \ID|Mux53~1_combout\);

-- Location: LCCOMB_X59_Y34_N6
\ID|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][10]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][10]~q\,
	datad => \ID|register_array[24][10]~q\,
	combout => \ID|Mux53~4_combout\);

-- Location: LCCOMB_X60_Y33_N18
\ID|Mux53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~5_combout\ = (\ID|Mux53~4_combout\ & (((\ID|register_array[28][10]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux53~4_combout\ & (\ID|register_array[20][10]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][10]~q\,
	datab => \ID|Mux53~4_combout\,
	datac => \ID|register_array[28][10]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux53~5_combout\);

-- Location: LCCOMB_X65_Y38_N22
\ID|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][10]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][10]~q\,
	datad => \ID|register_array[25][10]~q\,
	combout => \ID|Mux53~2_combout\);

-- Location: LCCOMB_X66_Y38_N18
\ID|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux53~2_combout\ & (\ID|register_array[29][10]~q\)) # (!\ID|Mux53~2_combout\ & ((\ID|register_array[21][10]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux53~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux53~2_combout\,
	datac => \ID|register_array[29][10]~q\,
	datad => \ID|register_array[21][10]~q\,
	combout => \ID|Mux53~3_combout\);

-- Location: LCCOMB_X63_Y36_N10
\ID|Mux53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|Mux53~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux53~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux53~3_combout\,
	combout => \ID|Mux53~6_combout\);

-- Location: LCCOMB_X63_Y36_N20
\ID|Mux53~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux53~6_combout\ & (\ID|Mux53~8_combout\)) # (!\ID|Mux53~6_combout\ & ((\ID|Mux53~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~8_combout\,
	datab => \ID|Mux53~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux53~6_combout\,
	combout => \ID|Mux53~9_combout\);

-- Location: LCCOMB_X63_Y36_N14
\ID|Mux53~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux53~19_combout\ = (\ID|Mux53~16_combout\ & ((\ID|Mux53~18_combout\) # ((!\ID|Mux62~1_combout\)))) # (!\ID|Mux53~16_combout\ & (((\ID|Mux62~1_combout\ & \ID|Mux53~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~16_combout\,
	datab => \ID|Mux53~18_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux53~9_combout\,
	combout => \ID|Mux53~19_combout\);

-- Location: LCCOMB_X67_Y29_N0
\ID|register_array~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~53_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(9)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[9]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|ALU_Result[9]~11_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(9),
	combout => \ID|register_array~53_combout\);

-- Location: FF_X67_Y29_N1
\ID|register_array[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~53_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][9]~q\);

-- Location: LCCOMB_X58_Y30_N0
\ID|Mux54~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][9]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][9]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][9]~q\,
	datac => \ID|register_array[12][9]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux54~17_combout\);

-- Location: LCCOMB_X59_Y33_N10
\ID|Mux54~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~18_combout\ = (\ID|Mux54~17_combout\ & ((\ID|register_array[15][9]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux54~17_combout\ & (((\ID|register_array[13][9]~q\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][9]~q\,
	datab => \ID|Mux54~17_combout\,
	datac => \ID|register_array[13][9]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux54~18_combout\);

-- Location: LCCOMB_X59_Y38_N22
\ID|Mux54~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][9]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][9]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][9]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][9]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux54~12_combout\);

-- Location: LCCOMB_X59_Y38_N24
\ID|Mux54~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux54~12_combout\ & ((\ID|register_array[7][9]~q\))) # (!\ID|Mux54~12_combout\ & (\ID|register_array[5][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][9]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][9]~q\,
	datad => \ID|Mux54~12_combout\,
	combout => \ID|Mux54~13_combout\);

-- Location: LCCOMB_X59_Y37_N28
\ID|Mux54~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux54~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][9]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux54~13_combout\,
	datac => \ID|register_array[1][9]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux54~14_combout\);

-- Location: LCCOMB_X58_Y37_N18
\ID|Mux54~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux54~14_combout\ & ((\ID|register_array[3][9]~q\))) # (!\ID|Mux54~14_combout\ & (\ID|register_array[2][9]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|register_array[2][9]~q\,
	datac => \ID|register_array[3][9]~q\,
	datad => \ID|Mux54~14_combout\,
	combout => \ID|Mux54~15_combout\);

-- Location: LCCOMB_X59_Y34_N10
\ID|Mux54~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][9]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][9]~q\,
	datad => \ID|register_array[24][9]~q\,
	combout => \ID|Mux54~6_combout\);

-- Location: LCCOMB_X60_Y34_N20
\ID|Mux54~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux54~6_combout\ & (\ID|register_array[28][9]~q\)) # (!\ID|Mux54~6_combout\ & ((\ID|register_array[20][9]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux54~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux54~6_combout\,
	datac => \ID|register_array[28][9]~q\,
	datad => \ID|register_array[20][9]~q\,
	combout => \ID|Mux54~7_combout\);

-- Location: LCCOMB_X68_Y36_N22
\ID|Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][9]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][9]~q\,
	datad => \ID|register_array[22][9]~q\,
	combout => \ID|Mux54~4_combout\);

-- Location: LCCOMB_X67_Y36_N18
\ID|Mux54~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux54~4_combout\ & ((\ID|register_array[30][9]~q\))) # (!\ID|Mux54~4_combout\ & (\ID|register_array[26][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][9]~q\,
	datac => \ID|register_array[30][9]~q\,
	datad => \ID|Mux54~4_combout\,
	combout => \ID|Mux54~5_combout\);

-- Location: LCCOMB_X59_Y33_N6
\ID|Mux54~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux54~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux54~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux54~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux54~8_combout\);

-- Location: LCCOMB_X65_Y38_N10
\ID|Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][9]~q\,
	datad => \ID|register_array[25][9]~q\,
	combout => \ID|Mux54~2_combout\);

-- Location: LCCOMB_X66_Y35_N18
\ID|Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~3_combout\ = (\ID|Mux54~2_combout\ & (((\ID|register_array[29][9]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux54~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][9]~q\,
	datad => \ID|register_array[21][9]~q\,
	combout => \ID|Mux54~3_combout\);

-- Location: LCCOMB_X68_Y38_N22
\ID|Mux54~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][9]~q\,
	datad => \ID|register_array[23][9]~q\,
	combout => \ID|Mux54~9_combout\);

-- Location: LCCOMB_X67_Y38_N26
\ID|Mux54~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux54~9_combout\ & ((\ID|register_array[31][9]~q\))) # (!\ID|Mux54~9_combout\ & (\ID|register_array[27][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux54~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[27][9]~q\,
	datac => \ID|register_array[31][9]~q\,
	datad => \ID|Mux54~9_combout\,
	combout => \ID|Mux54~10_combout\);

-- Location: LCCOMB_X59_Y33_N8
\ID|Mux54~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~11_combout\ = (\ID|Mux54~8_combout\ & (((\ID|Mux54~10_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux54~8_combout\ & (\ID|Mux54~3_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~8_combout\,
	datab => \ID|Mux54~3_combout\,
	datac => \ID|Mux54~10_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux54~11_combout\);

-- Location: LCCOMB_X59_Y33_N2
\ID|Mux54~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~16_combout\ = (\ID|Mux62~0_combout\ & (((\ID|Mux62~1_combout\)))) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux54~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~15_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux54~11_combout\,
	combout => \ID|Mux54~16_combout\);

-- Location: LCCOMB_X58_Y33_N2
\ID|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][9]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][9]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][9]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][9]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux54~0_combout\);

-- Location: LCCOMB_X59_Y33_N0
\ID|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux54~0_combout\ & ((\ID|register_array[11][9]~q\))) # (!\ID|Mux54~0_combout\ & (\ID|register_array[10][9]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][9]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][9]~q\,
	datad => \ID|Mux54~0_combout\,
	combout => \ID|Mux54~1_combout\);

-- Location: LCCOMB_X59_Y33_N4
\ID|Mux54~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux54~19_combout\ = (\ID|Mux54~16_combout\ & ((\ID|Mux54~18_combout\) # ((!\ID|Mux62~0_combout\)))) # (!\ID|Mux54~16_combout\ & (((\ID|Mux62~0_combout\ & \ID|Mux54~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~18_combout\,
	datab => \ID|Mux54~16_combout\,
	datac => \ID|Mux62~0_combout\,
	datad => \ID|Mux54~1_combout\,
	combout => \ID|Mux54~19_combout\);

-- Location: LCCOMB_X67_Y29_N2
\ID|register_array~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~55_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(7))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[7]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(7),
	datab => \reset~input_o\,
	datac => \CTL|Equal2~1_combout\,
	datad => \EXE|ALU_Result[7]~9_combout\,
	combout => \ID|register_array~55_combout\);

-- Location: FF_X58_Y30_N13
\ID|register_array[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][7]~q\);

-- Location: LCCOMB_X58_Y30_N12
\ID|Mux56~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[14][7]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[12][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][7]~q\,
	datad => \ID|register_array[14][7]~q\,
	combout => \ID|Mux56~17_combout\);

-- Location: LCCOMB_X67_Y32_N24
\ID|Mux56~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux56~17_combout\ & ((\ID|register_array[15][7]~q\))) # (!\ID|Mux56~17_combout\ & (\ID|register_array[13][7]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux56~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux56~17_combout\,
	datac => \ID|register_array[13][7]~q\,
	datad => \ID|register_array[15][7]~q\,
	combout => \ID|Mux56~18_combout\);

-- Location: LCCOMB_X58_Y33_N8
\ID|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][7]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][7]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][7]~q\,
	datac => \ID|register_array[8][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux56~0_combout\);

-- Location: LCCOMB_X57_Y32_N10
\ID|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~1_combout\ = (\ID|Mux56~0_combout\ & (((\ID|register_array[11][7]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux56~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][7]~q\,
	datad => \ID|register_array[10][7]~q\,
	combout => \ID|Mux56~1_combout\);

-- Location: LCCOMB_X57_Y37_N6
\ID|Mux56~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][7]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][7]~q\,
	datad => \ID|register_array[6][7]~q\,
	combout => \ID|Mux56~12_combout\);

-- Location: LCCOMB_X61_Y37_N12
\ID|Mux56~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~13_combout\ = (\ID|Mux56~12_combout\ & (((\ID|register_array[7][7]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux56~12_combout\ & (\ID|register_array[5][7]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][7]~q\,
	datab => \ID|Mux56~12_combout\,
	datac => \ID|register_array[7][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux56~13_combout\);

-- Location: LCCOMB_X61_Y37_N10
\ID|Mux56~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux56~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][7]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~13_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][7]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux56~14_combout\);

-- Location: LCCOMB_X58_Y37_N30
\ID|Mux56~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux56~14_combout\ & ((\ID|register_array[3][7]~q\))) # (!\ID|Mux56~14_combout\ & (\ID|register_array[2][7]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|register_array[2][7]~q\,
	datac => \ID|register_array[3][7]~q\,
	datad => \ID|Mux56~14_combout\,
	combout => \ID|Mux56~15_combout\);

-- Location: LCCOMB_X68_Y36_N6
\ID|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][7]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][7]~q\,
	datad => \ID|register_array[22][7]~q\,
	combout => \ID|Mux56~4_combout\);

-- Location: LCCOMB_X67_Y36_N6
\ID|Mux56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux56~4_combout\ & (\ID|register_array[30][7]~q\)) # (!\ID|Mux56~4_combout\ & ((\ID|register_array[26][7]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux56~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux56~4_combout\,
	datac => \ID|register_array[30][7]~q\,
	datad => \ID|register_array[26][7]~q\,
	combout => \ID|Mux56~5_combout\);

-- Location: LCCOMB_X59_Y34_N26
\ID|Mux56~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[24][7]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[24][7]~q\,
	datac => \ID|register_array[16][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux56~6_combout\);

-- Location: LCCOMB_X60_Y34_N28
\ID|Mux56~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~7_combout\ = (\ID|Mux56~6_combout\ & (((\ID|register_array[28][7]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux56~6_combout\ & (\ID|register_array[20][7]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][7]~q\,
	datab => \ID|Mux56~6_combout\,
	datac => \ID|register_array[28][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux56~7_combout\);

-- Location: LCCOMB_X67_Y32_N12
\ID|Mux56~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux56~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux56~7_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~5_combout\,
	datab => \ID|Mux56~7_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux56~8_combout\);

-- Location: LCCOMB_X67_Y35_N22
\ID|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][7]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][7]~q\,
	datac => \ID|register_array[17][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux56~2_combout\);

-- Location: LCCOMB_X66_Y35_N26
\ID|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~3_combout\ = (\ID|Mux56~2_combout\ & (((\ID|register_array[29][7]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux56~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][7]~q\,
	datad => \ID|register_array[21][7]~q\,
	combout => \ID|Mux56~3_combout\);

-- Location: LCCOMB_X68_Y38_N30
\ID|Mux56~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][7]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][7]~q\,
	datad => \ID|register_array[23][7]~q\,
	combout => \ID|Mux56~9_combout\);

-- Location: LCCOMB_X66_Y37_N2
\ID|Mux56~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~10_combout\ = (\ID|Mux56~9_combout\ & (((\ID|register_array[31][7]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux56~9_combout\ & (\ID|register_array[27][7]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][7]~q\,
	datab => \ID|Mux56~9_combout\,
	datac => \ID|register_array[31][7]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux56~10_combout\);

-- Location: LCCOMB_X67_Y32_N6
\ID|Mux56~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~11_combout\ = (\ID|Mux56~8_combout\ & (((\ID|Mux56~10_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux56~8_combout\ & (\ID|Mux56~3_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~8_combout\,
	datab => \ID|Mux56~3_combout\,
	datac => \ID|Mux56~10_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux56~11_combout\);

-- Location: LCCOMB_X67_Y32_N0
\ID|Mux56~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux56~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux56~15_combout\,
	datad => \ID|Mux56~11_combout\,
	combout => \ID|Mux56~16_combout\);

-- Location: LCCOMB_X67_Y32_N26
\ID|Mux56~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux56~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux56~16_combout\ & (\ID|Mux56~18_combout\)) # (!\ID|Mux56~16_combout\ & ((\ID|Mux56~1_combout\))))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux56~18_combout\,
	datac => \ID|Mux56~1_combout\,
	datad => \ID|Mux56~16_combout\,
	combout => \ID|Mux56~19_combout\);

-- Location: LCCOMB_X68_Y28_N24
\EXE|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~26_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(7))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux56~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(7),
	datab => \CTL|ALUSrc~combout\,
	datac => \ID|Mux56~19_combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~26_combout\);

-- Location: LCCOMB_X68_Y28_N18
\EXE|Binput[7]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[7]~72_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(7)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux56~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(7),
	combout => \EXE|Binput[7]~72_combout\);

-- Location: LCCOMB_X68_Y31_N28
\EXE|Add1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~108_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux24~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[7]~72_combout\))) # (!\ID|Mux24~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[7]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[7]~72_combout\,
	combout => \EXE|Add1~108_combout\);

-- Location: LCCOMB_X68_Y31_N30
\EXE|ALU_Result[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[7]~9_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~108_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~50_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~108_combout\,
	combout => \EXE|ALU_Result[7]~9_combout\);

-- Location: LCCOMB_X63_Y34_N0
\ID|register_array~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~56_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(6)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[6]~8_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \reset~input_o\,
	datad => \MEM|data_memory|auto_generated|q_a\(6),
	combout => \ID|register_array~56_combout\);

-- Location: FF_X61_Y33_N19
\ID|register_array[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][6]~q\);

-- Location: LCCOMB_X62_Y33_N12
\ID|Mux57~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][6]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][6]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][6]~q\,
	datac => \ID|register_array[12][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux57~17_combout\);

-- Location: LCCOMB_X63_Y34_N14
\ID|Mux57~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~18_combout\ = (\ID|Mux57~17_combout\ & (((\ID|register_array[15][6]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux57~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[14][6]~q\,
	datad => \ID|register_array[15][6]~q\,
	combout => \ID|Mux57~18_combout\);

-- Location: LCCOMB_X59_Y38_N18
\ID|Mux57~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][6]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][6]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux57~12_combout\);

-- Location: LCCOMB_X57_Y38_N10
\ID|Mux57~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux57~12_combout\ & ((\ID|register_array[7][6]~q\))) # (!\ID|Mux57~12_combout\ & (\ID|register_array[6][6]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][6]~q\,
	datac => \ID|register_array[7][6]~q\,
	datad => \ID|Mux57~12_combout\,
	combout => \ID|Mux57~13_combout\);

-- Location: LCCOMB_X59_Y37_N18
\ID|Mux57~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & ((\ID|Mux57~13_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[1][6]~q\)))) # (!\ID|Mux62~3_combout\ & (\ID|Mux62~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][6]~q\,
	datad => \ID|Mux57~13_combout\,
	combout => \ID|Mux57~14_combout\);

-- Location: LCCOMB_X58_Y37_N12
\ID|Mux57~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux57~14_combout\ & (\ID|register_array[3][6]~q\)) # (!\ID|Mux57~14_combout\ & ((\ID|register_array[2][6]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux57~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux57~14_combout\,
	datac => \ID|register_array[3][6]~q\,
	datad => \ID|register_array[2][6]~q\,
	combout => \ID|Mux57~15_combout\);

-- Location: LCCOMB_X60_Y32_N10
\ID|Mux57~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][6]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][6]~q\,
	datad => \ID|register_array[10][6]~q\,
	combout => \ID|Mux57~10_combout\);

-- Location: LCCOMB_X61_Y33_N16
\ID|Mux57~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~11_combout\ = (\ID|Mux57~10_combout\ & (((\ID|register_array[11][6]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux57~10_combout\ & (\ID|register_array[9][6]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][6]~q\,
	datab => \ID|Mux57~10_combout\,
	datac => \ID|register_array[11][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux57~11_combout\);

-- Location: LCCOMB_X63_Y36_N0
\ID|Mux57~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~16_combout\ = (\ID|Mux62~1_combout\ & (((\ID|Mux62~0_combout\)))) # (!\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\ & ((\ID|Mux57~11_combout\))) # (!\ID|Mux62~0_combout\ & (\ID|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~15_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux62~0_combout\,
	datad => \ID|Mux57~11_combout\,
	combout => \ID|Mux57~16_combout\);

-- Location: LCCOMB_X68_Y38_N2
\ID|Mux57~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][6]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][6]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][6]~q\,
	datac => \ID|register_array[19][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux57~7_combout\);

-- Location: LCCOMB_X67_Y38_N22
\ID|Mux57~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~8_combout\ = (\ID|Mux57~7_combout\ & (((\ID|register_array[31][6]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux57~7_combout\ & (\ID|register_array[27][6]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~7_combout\,
	datab => \ID|register_array[27][6]~q\,
	datac => \ID|register_array[31][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux57~8_combout\);

-- Location: LCCOMB_X68_Y36_N26
\ID|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][6]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][6]~q\,
	datad => \ID|register_array[22][6]~q\,
	combout => \ID|Mux57~0_combout\);

-- Location: LCCOMB_X67_Y36_N10
\ID|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux57~0_combout\ & ((\ID|register_array[30][6]~q\))) # (!\ID|Mux57~0_combout\ & (\ID|register_array[26][6]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][6]~q\,
	datac => \ID|register_array[30][6]~q\,
	datad => \ID|Mux57~0_combout\,
	combout => \ID|Mux57~1_combout\);

-- Location: LCCOMB_X59_Y34_N30
\ID|Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][6]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][6]~q\,
	datad => \ID|register_array[24][6]~q\,
	combout => \ID|Mux57~4_combout\);

-- Location: LCCOMB_X60_Y34_N24
\ID|Mux57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~5_combout\ = (\ID|Mux57~4_combout\ & (((\ID|register_array[28][6]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux57~4_combout\ & (\ID|register_array[20][6]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][6]~q\,
	datab => \ID|Mux57~4_combout\,
	datac => \ID|register_array[28][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux57~5_combout\);

-- Location: LCCOMB_X67_Y35_N10
\ID|Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][6]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][6]~q\,
	datac => \ID|register_array[17][6]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux57~2_combout\);

-- Location: LCCOMB_X66_Y35_N14
\ID|Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~3_combout\ = (\ID|Mux57~2_combout\ & (((\ID|register_array[29][6]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux57~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][6]~q\,
	datad => \ID|register_array[21][6]~q\,
	combout => \ID|Mux57~3_combout\);

-- Location: LCCOMB_X63_Y36_N12
\ID|Mux57~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux57~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux57~5_combout\,
	datad => \ID|Mux57~3_combout\,
	combout => \ID|Mux57~6_combout\);

-- Location: LCCOMB_X63_Y36_N6
\ID|Mux57~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux57~6_combout\ & (\ID|Mux57~8_combout\)) # (!\ID|Mux57~6_combout\ & ((\ID|Mux57~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~8_combout\,
	datab => \ID|Mux57~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux57~6_combout\,
	combout => \ID|Mux57~9_combout\);

-- Location: LCCOMB_X63_Y36_N2
\ID|Mux57~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux57~19_combout\ = (\ID|Mux57~16_combout\ & ((\ID|Mux57~18_combout\) # ((!\ID|Mux62~1_combout\)))) # (!\ID|Mux57~16_combout\ & (((\ID|Mux62~1_combout\ & \ID|Mux57~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~18_combout\,
	datab => \ID|Mux57~16_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux57~9_combout\,
	combout => \ID|Mux57~19_combout\);

-- Location: LCCOMB_X69_Y31_N10
\EXE|Binput[6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[6]~71_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(6)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux57~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(6),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal2~0_combout\,
	combout => \EXE|Binput[6]~71_combout\);

-- Location: LCCOMB_X69_Y31_N30
\EXE|Add1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~107_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|Binput[6]~71_combout\ & ((\ID|Mux25~19_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\EXE|Binput[6]~71_combout\ & (\ID|Mux25~19_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[6]~71_combout\,
	datab => \ID|Mux25~19_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~107_combout\);

-- Location: LCCOMB_X68_Y30_N26
\EXE|ALU_Result[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[6]~8_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~107_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~107_combout\,
	datac => \EXE|Add1~48_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[6]~8_combout\);

-- Location: LCCOMB_X62_Y29_N8
\ID|register_array~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~57_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(5)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[5]~7_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(5),
	datad => \reset~input_o\,
	combout => \ID|register_array~57_combout\);

-- Location: FF_X62_Y29_N9
\ID|register_array[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~57_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][5]~q\);

-- Location: LCCOMB_X58_Y30_N8
\ID|Mux58~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][5]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[12][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][5]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux58~17_combout\);

-- Location: LCCOMB_X62_Y29_N14
\ID|Mux58~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux58~17_combout\ & (\ID|register_array[15][5]~q\)) # (!\ID|Mux58~17_combout\ & ((\ID|register_array[13][5]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][5]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[13][5]~q\,
	datad => \ID|Mux58~17_combout\,
	combout => \ID|Mux58~18_combout\);

-- Location: LCCOMB_X62_Y36_N30
\ID|Mux58~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[6][5]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][5]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux58~12_combout\);

-- Location: LCCOMB_X61_Y37_N24
\ID|Mux58~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~13_combout\ = (\ID|Mux58~12_combout\ & (((\ID|register_array[7][5]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux58~12_combout\ & (\ID|register_array[5][5]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][5]~q\,
	datab => \ID|Mux58~12_combout\,
	datac => \ID|register_array[7][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux58~13_combout\);

-- Location: LCCOMB_X61_Y37_N14
\ID|Mux58~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~14_combout\ = (\ID|Mux62~4_combout\ & (((\ID|Mux58~13_combout\)) # (!\ID|Mux62~3_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|Mux62~3_combout\ & (\ID|register_array[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][5]~q\,
	datad => \ID|Mux58~13_combout\,
	combout => \ID|Mux58~14_combout\);

-- Location: LCCOMB_X62_Y35_N26
\ID|Mux58~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~15_combout\ = (\ID|Mux58~14_combout\ & (((\ID|register_array[3][5]~q\)) # (!\ID|Mux62~2_combout\))) # (!\ID|Mux58~14_combout\ & (\ID|Mux62~2_combout\ & ((\ID|register_array[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~14_combout\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][5]~q\,
	datad => \ID|register_array[2][5]~q\,
	combout => \ID|Mux58~15_combout\);

-- Location: LCCOMB_X67_Y35_N14
\ID|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][5]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][5]~q\,
	datad => \ID|register_array[25][5]~q\,
	combout => \ID|Mux58~2_combout\);

-- Location: LCCOMB_X66_Y35_N2
\ID|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~3_combout\ = (\ID|Mux58~2_combout\ & (((\ID|register_array[29][5]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux58~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][5]~q\,
	datad => \ID|register_array[21][5]~q\,
	combout => \ID|Mux58~3_combout\);

-- Location: LCCOMB_X68_Y38_N6
\ID|Mux58~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][5]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][5]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][5]~q\,
	datac => \ID|register_array[19][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux58~9_combout\);

-- Location: LCCOMB_X67_Y38_N2
\ID|Mux58~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~10_combout\ = (\ID|Mux58~9_combout\ & (((\ID|register_array[31][5]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux58~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][5]~q\,
	datad => \ID|register_array[27][5]~q\,
	combout => \ID|Mux58~10_combout\);

-- Location: LCCOMB_X59_Y34_N2
\ID|Mux58~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][5]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][5]~q\,
	datad => \ID|register_array[24][5]~q\,
	combout => \ID|Mux58~6_combout\);

-- Location: LCCOMB_X60_Y34_N12
\ID|Mux58~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~7_combout\ = (\ID|Mux58~6_combout\ & (((\ID|register_array[28][5]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux58~6_combout\ & (\ID|register_array[20][5]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~6_combout\,
	datab => \ID|register_array[20][5]~q\,
	datac => \ID|register_array[28][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux58~7_combout\);

-- Location: LCCOMB_X68_Y36_N14
\ID|Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][5]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][5]~q\,
	datad => \ID|register_array[22][5]~q\,
	combout => \ID|Mux58~4_combout\);

-- Location: LCCOMB_X67_Y36_N30
\ID|Mux58~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux58~4_combout\ & (\ID|register_array[30][5]~q\)) # (!\ID|Mux58~4_combout\ & ((\ID|register_array[26][5]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux58~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux58~4_combout\,
	datac => \ID|register_array[30][5]~q\,
	datad => \ID|register_array[26][5]~q\,
	combout => \ID|Mux58~5_combout\);

-- Location: LCCOMB_X62_Y35_N30
\ID|Mux58~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|Mux58~5_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux58~7_combout\,
	datad => \ID|Mux58~5_combout\,
	combout => \ID|Mux58~8_combout\);

-- Location: LCCOMB_X62_Y35_N24
\ID|Mux58~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~11_combout\ = (\ID|Mux58~8_combout\ & (((\ID|Mux58~10_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux58~8_combout\ & (\ID|Mux58~3_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~3_combout\,
	datab => \ID|Mux58~10_combout\,
	datac => \ID|Mux58~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux58~11_combout\);

-- Location: LCCOMB_X62_Y35_N2
\ID|Mux58~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux58~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux58~15_combout\,
	datad => \ID|Mux58~11_combout\,
	combout => \ID|Mux58~16_combout\);

-- Location: LCCOMB_X62_Y36_N28
\ID|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][5]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][5]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][5]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][5]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux58~0_combout\);

-- Location: LCCOMB_X61_Y33_N28
\ID|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux58~0_combout\ & (\ID|register_array[11][5]~q\)) # (!\ID|Mux58~0_combout\ & ((\ID|register_array[10][5]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux58~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux58~0_combout\,
	datac => \ID|register_array[11][5]~q\,
	datad => \ID|register_array[10][5]~q\,
	combout => \ID|Mux58~1_combout\);

-- Location: LCCOMB_X61_Y33_N22
\ID|Mux58~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux58~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux58~16_combout\ & (\ID|Mux58~18_combout\)) # (!\ID|Mux58~16_combout\ & ((\ID|Mux58~1_combout\))))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux58~18_combout\,
	datac => \ID|Mux58~16_combout\,
	datad => \ID|Mux58~1_combout\,
	combout => \ID|Mux58~19_combout\);

-- Location: LCCOMB_X70_Y30_N14
\EXE|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~28_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(5)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \IFE|inst_memory|auto_generated|q_a\(5),
	combout => \EXE|Add1~28_combout\);

-- Location: LCCOMB_X70_Y30_N30
\EXE|Binput[5]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[5]~70_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(5)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux58~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(5),
	combout => \EXE|Binput[5]~70_combout\);

-- Location: LCCOMB_X69_Y30_N8
\EXE|Add1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~106_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|Binput[5]~70_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\ID|Mux26~19_combout\))) # (!\EXE|Binput[5]~70_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \ID|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[5]~70_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \ID|Mux26~19_combout\,
	combout => \EXE|Add1~106_combout\);

-- Location: LCCOMB_X68_Y30_N0
\EXE|ALU_Result[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[5]~7_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~106_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~46_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~106_combout\,
	combout => \EXE|ALU_Result[5]~7_combout\);

-- Location: LCCOMB_X68_Y37_N10
\ID|register_array~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~58_combout\ = (\reset~input_o\) # ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(4))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(4),
	datac => \EXE|ALU_Result[4]~6_combout\,
	datad => \reset~input_o\,
	combout => \ID|register_array~58_combout\);

-- Location: FF_X68_Y36_N11
\ID|register_array[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][4]~q\);

-- Location: LCCOMB_X68_Y36_N0
\ID|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][4]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][4]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux27~0_combout\);

-- Location: LCCOMB_X67_Y36_N0
\ID|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux27~0_combout\ & ((\ID|register_array[30][4]~q\))) # (!\ID|Mux27~0_combout\ & (\ID|register_array[26][4]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux27~0_combout\,
	datac => \ID|register_array[26][4]~q\,
	datad => \ID|register_array[30][4]~q\,
	combout => \ID|Mux27~1_combout\);

-- Location: LCCOMB_X68_Y38_N16
\ID|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][4]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][4]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux27~7_combout\);

-- Location: LCCOMB_X68_Y37_N20
\ID|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux27~7_combout\ & (\ID|register_array[31][4]~q\)) # (!\ID|Mux27~7_combout\ & ((\ID|register_array[27][4]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][4]~q\,
	datab => \ID|register_array[27][4]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux27~7_combout\,
	combout => \ID|Mux27~8_combout\);

-- Location: LCCOMB_X67_Y35_N16
\ID|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][4]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][4]~q\,
	datad => \ID|register_array[17][4]~q\,
	combout => \ID|Mux27~2_combout\);

-- Location: LCCOMB_X66_Y35_N20
\ID|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux27~2_combout\ & (\ID|register_array[29][4]~q\)) # (!\ID|Mux27~2_combout\ & ((\ID|register_array[21][4]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][4]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][4]~q\,
	datad => \ID|Mux27~2_combout\,
	combout => \ID|Mux27~3_combout\);

-- Location: LCCOMB_X61_Y38_N16
\ID|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][4]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][4]~q\,
	datad => \ID|register_array[16][4]~q\,
	combout => \ID|Mux27~4_combout\);

-- Location: LCCOMB_X60_Y34_N14
\ID|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~5_combout\ = (\ID|Mux27~4_combout\ & ((\ID|register_array[28][4]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux27~4_combout\ & (((\ID|register_array[20][4]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~4_combout\,
	datab => \ID|register_array[28][4]~q\,
	datac => \ID|register_array[20][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux27~5_combout\);

-- Location: LCCOMB_X65_Y34_N16
\ID|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux27~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- \ID|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux27~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux27~5_combout\,
	combout => \ID|Mux27~6_combout\);

-- Location: LCCOMB_X65_Y34_N18
\ID|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux27~6_combout\ & ((\ID|Mux27~8_combout\))) # (!\ID|Mux27~6_combout\ & (\ID|Mux27~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~1_combout\,
	datab => \ID|Mux27~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux27~6_combout\,
	combout => \ID|Mux27~9_combout\);

-- Location: LCCOMB_X57_Y33_N28
\ID|Mux27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][4]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][4]~q\,
	datad => \ID|register_array[4][4]~q\,
	combout => \ID|Mux27~12_combout\);

-- Location: LCCOMB_X57_Y38_N28
\ID|Mux27~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~13_combout\ = (\ID|Mux27~12_combout\ & ((\ID|register_array[7][4]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux27~12_combout\ & (((\ID|register_array[6][4]~q\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][4]~q\,
	datab => \ID|Mux27~12_combout\,
	datac => \ID|register_array[6][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux27~13_combout\);

-- Location: LCCOMB_X58_Y37_N8
\ID|Mux27~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux27~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][4]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][4]~q\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux27~13_combout\,
	datad => \ID|Mux8~4_combout\,
	combout => \ID|Mux27~14_combout\);

-- Location: LCCOMB_X63_Y35_N16
\ID|Mux27~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~15_combout\ = (\ID|Mux27~14_combout\ & ((\ID|register_array[3][4]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux27~14_combout\ & (((\ID|register_array[2][4]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~14_combout\,
	datab => \ID|register_array[3][4]~q\,
	datac => \ID|register_array[2][4]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux27~15_combout\);

-- Location: LCCOMB_X60_Y32_N0
\ID|Mux27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][4]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][4]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][4]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux27~10_combout\);

-- Location: LCCOMB_X60_Y33_N16
\ID|Mux27~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~11_combout\ = (\ID|Mux27~10_combout\ & ((\ID|register_array[11][4]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux27~10_combout\ & (((\ID|register_array[9][4]~q\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][4]~q\,
	datab => \ID|Mux27~10_combout\,
	datac => \ID|register_array[9][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux27~11_combout\);

-- Location: LCCOMB_X63_Y34_N6
\ID|Mux27~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & ((\ID|Mux27~11_combout\))) # (!\ID|Mux8~0_combout\ & (\ID|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~15_combout\,
	datab => \ID|Mux27~11_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux27~16_combout\);

-- Location: LCCOMB_X61_Y33_N2
\ID|Mux27~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][4]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][4]~q\,
	datac => \ID|register_array[13][4]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux27~17_combout\);

-- Location: LCCOMB_X65_Y34_N0
\ID|Mux27~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~18_combout\ = (\ID|Mux27~17_combout\ & ((\ID|register_array[15][4]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux27~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(22) & \ID|register_array[14][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~17_combout\,
	datab => \ID|register_array[15][4]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|register_array[14][4]~q\,
	combout => \ID|Mux27~18_combout\);

-- Location: LCCOMB_X65_Y34_N26
\ID|Mux27~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux27~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux27~16_combout\ & ((\ID|Mux27~18_combout\))) # (!\ID|Mux27~16_combout\ & (\ID|Mux27~9_combout\)))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux27~9_combout\,
	datac => \ID|Mux27~16_combout\,
	datad => \ID|Mux27~18_combout\,
	combout => \ID|Mux27~19_combout\);

-- Location: LCCOMB_X68_Y33_N0
\EXE|Binput[4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[4]~69_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(4))) # (!\CTL|Equal2~0_combout\ & ((\ID|Mux59~19_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(4),
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \ID|Mux59~19_combout\,
	combout => \EXE|Binput[4]~69_combout\);

-- Location: LCCOMB_X69_Y30_N12
\EXE|Add1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~105_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux27~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[4]~69_combout\))) # (!\ID|Mux27~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[4]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[4]~69_combout\,
	combout => \EXE|Add1~105_combout\);

-- Location: LCCOMB_X69_Y30_N14
\EXE|ALU_Result[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[4]~6_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~105_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~44_combout\,
	datad => \EXE|Add1~105_combout\,
	combout => \EXE|ALU_Result[4]~6_combout\);

-- Location: LCCOMB_X69_Y30_N10
\EXE|Add1~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~133_combout\ = (\EXE|Add1~104_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~104_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~42_combout\,
	combout => \EXE|Add1~133_combout\);

-- Location: LCCOMB_X69_Y30_N4
\write_data_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~3_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(3))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(3),
	datad => \EXE|Add1~133_combout\,
	combout => \write_data_out~3_combout\);

-- Location: LCCOMB_X67_Y30_N12
\ID|register_array~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~60_combout\ = (\reset~input_o\) # (\write_data_out~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \write_data_out~3_combout\,
	combout => \ID|register_array~60_combout\);

-- Location: FF_X58_Y30_N5
\ID|register_array[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][3]~q\);

-- Location: LCCOMB_X58_Y30_N26
\ID|Mux28~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][3]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][3]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][3]~q\,
	datac => \ID|register_array[14][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux28~17_combout\);

-- Location: LCCOMB_X59_Y31_N30
\ID|Mux28~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~18_combout\ = (\ID|Mux28~17_combout\ & (((\ID|register_array[15][3]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux28~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[15][3]~q\,
	datad => \ID|register_array[13][3]~q\,
	combout => \ID|Mux28~18_combout\);

-- Location: LCCOMB_X57_Y38_N8
\ID|Mux28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[6][3]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[6][3]~q\,
	datad => \ID|register_array[4][3]~q\,
	combout => \ID|Mux28~12_combout\);

-- Location: LCCOMB_X62_Y39_N16
\ID|Mux28~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux28~12_combout\ & (\ID|register_array[7][3]~q\)) # (!\ID|Mux28~12_combout\ & ((\ID|register_array[5][3]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][3]~q\,
	datac => \ID|Mux28~12_combout\,
	datad => \ID|register_array[5][3]~q\,
	combout => \ID|Mux28~13_combout\);

-- Location: LCCOMB_X62_Y39_N18
\ID|Mux28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux28~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][3]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][3]~q\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux8~4_combout\,
	datad => \ID|Mux28~13_combout\,
	combout => \ID|Mux28~14_combout\);

-- Location: LCCOMB_X63_Y35_N20
\ID|Mux28~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux28~14_combout\ & ((\ID|register_array[3][3]~q\))) # (!\ID|Mux28~14_combout\ & (\ID|register_array[2][3]~q\)))) # (!\ID|Mux8~2_combout\ & (\ID|Mux28~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~2_combout\,
	datab => \ID|Mux28~14_combout\,
	datac => \ID|register_array[2][3]~q\,
	datad => \ID|register_array[3][3]~q\,
	combout => \ID|Mux28~15_combout\);

-- Location: LCCOMB_X67_Y35_N28
\ID|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][3]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux28~2_combout\);

-- Location: LCCOMB_X66_Y35_N8
\ID|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux28~2_combout\ & (\ID|register_array[29][3]~q\)) # (!\ID|Mux28~2_combout\ & ((\ID|register_array[21][3]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][3]~q\,
	datad => \ID|Mux28~2_combout\,
	combout => \ID|Mux28~3_combout\);

-- Location: LCCOMB_X61_Y38_N28
\ID|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][3]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][3]~q\,
	datad => \ID|register_array[16][3]~q\,
	combout => \ID|Mux28~6_combout\);

-- Location: LCCOMB_X60_Y35_N28
\ID|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~7_combout\ = (\ID|Mux28~6_combout\ & ((\ID|register_array[28][3]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux28~6_combout\ & (((\ID|register_array[20][3]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][3]~q\,
	datab => \ID|Mux28~6_combout\,
	datac => \ID|register_array[20][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux28~7_combout\);

-- Location: LCCOMB_X68_Y36_N28
\ID|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][3]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux28~4_combout\);

-- Location: LCCOMB_X67_Y36_N4
\ID|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux28~4_combout\ & (\ID|register_array[30][3]~q\)) # (!\ID|Mux28~4_combout\ & ((\ID|register_array[26][3]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[30][3]~q\,
	datac => \ID|register_array[26][3]~q\,
	datad => \ID|Mux28~4_combout\,
	combout => \ID|Mux28~5_combout\);

-- Location: LCCOMB_X60_Y35_N30
\ID|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux28~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux28~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux28~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux28~8_combout\);

-- Location: LCCOMB_X68_Y38_N28
\ID|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][3]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][3]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][3]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux28~9_combout\);

-- Location: LCCOMB_X67_Y38_N20
\ID|Mux28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux28~9_combout\ & (\ID|register_array[31][3]~q\)) # (!\ID|Mux28~9_combout\ & ((\ID|register_array[27][3]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[31][3]~q\,
	datac => \ID|register_array[27][3]~q\,
	datad => \ID|Mux28~9_combout\,
	combout => \ID|Mux28~10_combout\);

-- Location: LCCOMB_X60_Y35_N8
\ID|Mux28~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux28~8_combout\ & ((\ID|Mux28~10_combout\))) # (!\ID|Mux28~8_combout\ & (\ID|Mux28~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux28~8_combout\,
	datad => \ID|Mux28~10_combout\,
	combout => \ID|Mux28~11_combout\);

-- Location: LCCOMB_X59_Y35_N22
\ID|Mux28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~16_combout\ = (\ID|Mux8~0_combout\ & (\ID|Mux8~1_combout\)) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux28~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux28~15_combout\,
	datad => \ID|Mux28~11_combout\,
	combout => \ID|Mux28~16_combout\);

-- Location: LCCOMB_X57_Y33_N22
\ID|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][3]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][3]~q\,
	datad => \ID|register_array[8][3]~q\,
	combout => \ID|Mux28~0_combout\);

-- Location: LCCOMB_X59_Y32_N4
\ID|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~1_combout\ = (\ID|Mux28~0_combout\ & (((\ID|register_array[11][3]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux28~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][3]~q\,
	datad => \ID|register_array[11][3]~q\,
	combout => \ID|Mux28~1_combout\);

-- Location: LCCOMB_X59_Y31_N16
\ID|Mux28~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux28~19_combout\ = (\ID|Mux28~16_combout\ & ((\ID|Mux28~18_combout\) # ((!\ID|Mux8~0_combout\)))) # (!\ID|Mux28~16_combout\ & (((\ID|Mux8~0_combout\ & \ID|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~18_combout\,
	datab => \ID|Mux28~16_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux28~1_combout\,
	combout => \ID|Mux28~19_combout\);

-- Location: LCCOMB_X70_Y30_N4
\EXE|Binput[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[3]~68_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(3))) # (!\CTL|Equal2~0_combout\ & ((\ID|Mux60~19_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \CTL|Equal2~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(3),
	datad => \ID|Mux60~19_combout\,
	combout => \EXE|Binput[3]~68_combout\);

-- Location: LCCOMB_X69_Y30_N0
\EXE|Add1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~104_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\ID|Mux28~19_combout\) # (\EXE|Binput[3]~68_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\ID|Mux28~19_combout\ & \EXE|Binput[3]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \ID|Mux28~19_combout\,
	datad => \EXE|Binput[3]~68_combout\,
	combout => \EXE|Add1~104_combout\);

-- Location: LCCOMB_X69_Y30_N2
\EXE|ALU_Result[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[3]~5_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~104_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~104_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~42_combout\,
	combout => \EXE|ALU_Result[3]~5_combout\);

-- Location: LCCOMB_X60_Y38_N28
\ID|register_array~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~62_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(2)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[2]~4_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(2),
	datac => \reset~input_o\,
	datad => \CTL|Equal2~1_combout\,
	combout => \ID|register_array~62_combout\);

-- Location: FF_X60_Y38_N29
\ID|register_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~62_combout\,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][2]~q\);

-- Location: LCCOMB_X58_Y38_N28
\ID|Mux29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][2]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][2]~q\,
	datad => \ID|register_array[4][2]~q\,
	combout => \ID|Mux29~12_combout\);

-- Location: LCCOMB_X58_Y38_N26
\ID|Mux29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux29~12_combout\ & (\ID|register_array[7][2]~q\)) # (!\ID|Mux29~12_combout\ & ((\ID|register_array[6][2]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][2]~q\,
	datad => \ID|Mux29~12_combout\,
	combout => \ID|Mux29~13_combout\);

-- Location: LCCOMB_X60_Y38_N6
\ID|Mux29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux29~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][2]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][2]~q\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux29~13_combout\,
	datad => \ID|Mux8~4_combout\,
	combout => \ID|Mux29~14_combout\);

-- Location: LCCOMB_X61_Y36_N4
\ID|Mux29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~15_combout\ = (\ID|Mux29~14_combout\ & (((\ID|register_array[3][2]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux29~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][2]~q\,
	datad => \ID|register_array[3][2]~q\,
	combout => \ID|Mux29~15_combout\);

-- Location: LCCOMB_X58_Y33_N28
\ID|Mux29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][2]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][2]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux29~10_combout\);

-- Location: LCCOMB_X63_Y32_N30
\ID|Mux29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~11_combout\ = (\ID|Mux29~10_combout\ & (((\ID|register_array[11][2]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux29~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][2]~q\,
	datad => \ID|register_array[11][2]~q\,
	combout => \ID|Mux29~11_combout\);

-- Location: LCCOMB_X63_Y32_N10
\ID|Mux29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux29~11_combout\) # (\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & (\ID|Mux29~15_combout\ & ((!\ID|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~15_combout\,
	datab => \ID|Mux29~11_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux29~16_combout\);

-- Location: LCCOMB_X66_Y34_N16
\ID|Mux29~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][2]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][2]~q\,
	datac => \ID|register_array[13][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux29~17_combout\);

-- Location: LCCOMB_X67_Y34_N30
\ID|Mux29~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~18_combout\ = (\ID|Mux29~17_combout\ & ((\ID|register_array[15][2]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux29~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(22) & \ID|register_array[14][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~17_combout\,
	datab => \ID|register_array[15][2]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|register_array[14][2]~q\,
	combout => \ID|Mux29~18_combout\);

-- Location: LCCOMB_X65_Y36_N28
\ID|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][2]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux29~0_combout\);

-- Location: LCCOMB_X66_Y36_N28
\ID|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux29~0_combout\ & (\ID|register_array[30][2]~q\)) # (!\ID|Mux29~0_combout\ & ((\ID|register_array[26][2]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][2]~q\,
	datad => \ID|Mux29~0_combout\,
	combout => \ID|Mux29~1_combout\);

-- Location: LCCOMB_X65_Y37_N28
\ID|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][2]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux29~7_combout\);

-- Location: LCCOMB_X66_Y37_N28
\ID|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux29~7_combout\ & (\ID|register_array[31][2]~q\)) # (!\ID|Mux29~7_combout\ & ((\ID|register_array[27][2]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][2]~q\,
	datad => \ID|Mux29~7_combout\,
	combout => \ID|Mux29~8_combout\);

-- Location: LCCOMB_X65_Y38_N28
\ID|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][2]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux29~2_combout\);

-- Location: LCCOMB_X66_Y38_N20
\ID|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~3_combout\ = (\ID|Mux29~2_combout\ & ((\ID|register_array[29][2]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux29~2_combout\ & (((\ID|register_array[21][2]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][2]~q\,
	datab => \ID|Mux29~2_combout\,
	datac => \ID|register_array[21][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux29~3_combout\);

-- Location: LCCOMB_X59_Y34_N4
\ID|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][2]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][2]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux29~4_combout\);

-- Location: LCCOMB_X60_Y34_N4
\ID|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~5_combout\ = (\ID|Mux29~4_combout\ & ((\ID|register_array[28][2]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux29~4_combout\ & (((\ID|register_array[20][2]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][2]~q\,
	datab => \ID|Mux29~4_combout\,
	datac => \ID|register_array[20][2]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux29~5_combout\);

-- Location: LCCOMB_X67_Y34_N6
\ID|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux29~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux29~3_combout\,
	datad => \ID|Mux29~5_combout\,
	combout => \ID|Mux29~6_combout\);

-- Location: LCCOMB_X67_Y34_N24
\ID|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux29~6_combout\ & ((\ID|Mux29~8_combout\))) # (!\ID|Mux29~6_combout\ & (\ID|Mux29~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~1_combout\,
	datab => \ID|Mux29~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux29~6_combout\,
	combout => \ID|Mux29~9_combout\);

-- Location: LCCOMB_X67_Y34_N8
\ID|Mux29~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux29~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux29~16_combout\ & (\ID|Mux29~18_combout\)) # (!\ID|Mux29~16_combout\ & ((\ID|Mux29~9_combout\))))) # (!\ID|Mux8~1_combout\ & (\ID|Mux29~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux29~16_combout\,
	datac => \ID|Mux29~18_combout\,
	datad => \ID|Mux29~9_combout\,
	combout => \ID|Mux29~19_combout\);

-- Location: LCCOMB_X70_Y31_N12
\EXE|Binput[2]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[2]~67_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(2))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux61~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(2),
	datab => \ID|Mux61~19_combout\,
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[2]~67_combout\);

-- Location: LCCOMB_X70_Y31_N24
\EXE|Add1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~103_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux29~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[2]~67_combout\))) # (!\ID|Mux29~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[2]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~19_combout\,
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|Binput[2]~67_combout\,
	combout => \EXE|Add1~103_combout\);

-- Location: LCCOMB_X68_Y30_N22
\EXE|ALU_Result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[2]~4_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~103_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~103_combout\,
	datad => \EXE|Add1~40_combout\,
	combout => \EXE|ALU_Result[2]~4_combout\);

-- Location: LCCOMB_X68_Y31_N6
\EXE|Add1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~132_combout\ = (\EXE|Add1~102_combout\) # ((\EXE|Add1~38_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~38_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~102_combout\,
	combout => \EXE|Add1~132_combout\);

-- Location: LCCOMB_X68_Y31_N0
\write_data_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~1_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(1))) # (!\CTL|Equal2~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(1),
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~132_combout\,
	combout => \write_data_out~1_combout\);

-- Location: LCCOMB_X62_Y37_N16
\ID|register_array~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~65_combout\ = (!\reset~input_o\ & \write_data_out~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \write_data_out~1_combout\,
	combout => \ID|register_array~65_combout\);

-- Location: FF_X62_Y37_N17
\ID|register_array[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~65_combout\,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][1]~q\);

-- Location: LCCOMB_X63_Y30_N14
\ID|Mux30~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[14][1]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][1]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|register_array[14][1]~q\,
	combout => \ID|Mux30~17_combout\);

-- Location: LCCOMB_X59_Y31_N28
\ID|Mux30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~18_combout\ = (\ID|Mux30~17_combout\ & (((\ID|register_array[15][1]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux30~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[15][1]~q\,
	datad => \ID|register_array[13][1]~q\,
	combout => \ID|Mux30~18_combout\);

-- Location: LCCOMB_X60_Y30_N28
\ID|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][1]~q\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][1]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux30~0_combout\);

-- Location: LCCOMB_X61_Y30_N6
\ID|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux30~0_combout\ & (\ID|register_array[11][1]~q\)) # (!\ID|Mux30~0_combout\ & ((\ID|register_array[10][1]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[11][1]~q\,
	datac => \ID|register_array[10][1]~q\,
	datad => \ID|Mux30~0_combout\,
	combout => \ID|Mux30~1_combout\);

-- Location: LCCOMB_X57_Y37_N4
\ID|Mux30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][1]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][1]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux30~12_combout\);

-- Location: LCCOMB_X58_Y38_N30
\ID|Mux30~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux30~12_combout\ & (\ID|register_array[7][1]~q\)) # (!\ID|Mux30~12_combout\ & ((\ID|register_array[5][1]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][1]~q\,
	datac => \ID|register_array[5][1]~q\,
	datad => \ID|Mux30~12_combout\,
	combout => \ID|Mux30~13_combout\);

-- Location: LCCOMB_X58_Y37_N14
\ID|Mux30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~14_combout\ = (\ID|Mux8~4_combout\ & (((\ID|Mux30~13_combout\) # (!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][1]~q\ & (\ID|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][1]~q\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|Mux30~13_combout\,
	combout => \ID|Mux30~14_combout\);

-- Location: LCCOMB_X58_Y37_N2
\ID|Mux30~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~15_combout\ = (\ID|Mux30~14_combout\ & (((\ID|register_array[3][1]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux30~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][1]~q\,
	datad => \ID|register_array[3][1]~q\,
	combout => \ID|Mux30~15_combout\);

-- Location: LCCOMB_X67_Y33_N28
\ID|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][1]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][1]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux30~2_combout\);

-- Location: LCCOMB_X66_Y33_N28
\ID|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux30~2_combout\ & (\ID|register_array[29][1]~q\)) # (!\ID|Mux30~2_combout\ & ((\ID|register_array[21][1]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][1]~q\,
	datad => \ID|Mux30~2_combout\,
	combout => \ID|Mux30~3_combout\);

-- Location: LCCOMB_X58_Y29_N20
\ID|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][1]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux30~4_combout\);

-- Location: LCCOMB_X59_Y29_N4
\ID|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux30~4_combout\ & (\ID|register_array[30][1]~q\)) # (!\ID|Mux30~4_combout\ & ((\ID|register_array[26][1]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][1]~q\,
	datad => \ID|Mux30~4_combout\,
	combout => \ID|Mux30~5_combout\);

-- Location: LCCOMB_X61_Y31_N4
\ID|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][1]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][1]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux30~6_combout\);

-- Location: LCCOMB_X60_Y31_N24
\ID|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux30~6_combout\ & (\ID|register_array[28][1]~q\)) # (!\ID|Mux30~6_combout\ & ((\ID|register_array[20][1]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][1]~q\,
	datac => \ID|register_array[20][1]~q\,
	datad => \ID|Mux30~6_combout\,
	combout => \ID|Mux30~7_combout\);

-- Location: LCCOMB_X59_Y31_N4
\ID|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux30~5_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux30~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux30~7_combout\,
	combout => \ID|Mux30~8_combout\);

-- Location: LCCOMB_X61_Y34_N12
\ID|Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][1]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][1]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux30~9_combout\);

-- Location: LCCOMB_X62_Y34_N4
\ID|Mux30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux30~9_combout\ & (\ID|register_array[31][1]~q\)) # (!\ID|Mux30~9_combout\ & ((\ID|register_array[27][1]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][1]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][1]~q\,
	datad => \ID|Mux30~9_combout\,
	combout => \ID|Mux30~10_combout\);

-- Location: LCCOMB_X59_Y31_N14
\ID|Mux30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~11_combout\ = (\ID|Mux30~8_combout\ & (((\ID|Mux30~10_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux30~8_combout\ & (\ID|Mux30~3_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~3_combout\,
	datab => \ID|Mux30~8_combout\,
	datac => \ID|Mux30~10_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux30~11_combout\);

-- Location: LCCOMB_X59_Y31_N0
\ID|Mux30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux30~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~15_combout\,
	datab => \ID|Mux30~11_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux30~16_combout\);

-- Location: LCCOMB_X59_Y31_N22
\ID|Mux30~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux30~19_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux30~16_combout\ & (\ID|Mux30~18_combout\)) # (!\ID|Mux30~16_combout\ & ((\ID|Mux30~1_combout\))))) # (!\ID|Mux8~0_combout\ & (((\ID|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux30~18_combout\,
	datac => \ID|Mux30~1_combout\,
	datad => \ID|Mux30~16_combout\,
	combout => \ID|Mux30~19_combout\);

-- Location: LCCOMB_X70_Y29_N8
\EXE|Binput[1]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[1]~66_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(1)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux62~24_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux62~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~24_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(1),
	combout => \EXE|Binput[1]~66_combout\);

-- Location: LCCOMB_X68_Y31_N24
\EXE|Add1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~102_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux30~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[1]~66_combout\))) # (!\ID|Mux30~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[1]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[1]~66_combout\,
	combout => \EXE|Add1~102_combout\);

-- Location: LCCOMB_X68_Y31_N26
\EXE|ALU_Result[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[1]~3_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~102_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~102_combout\,
	datac => \EXE|Add1~38_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[1]~3_combout\);

-- Location: LCCOMB_X65_Y30_N16
\ID|register_array~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~67_combout\ = (\reset~input_o\) # ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(0)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[0]~2_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \reset~input_o\,
	datad => \MEM|data_memory|auto_generated|q_a\(0),
	combout => \ID|register_array~67_combout\);

-- Location: FF_X65_Y30_N17
\ID|register_array[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~67_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][0]~q\);

-- Location: FF_X65_Y30_N15
\ID|register_array[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~66_combout\,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][0]~q\);

-- Location: FF_X68_Y34_N11
\ID|register_array[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][0]~q\);

-- Location: LCCOMB_X68_Y34_N4
\ID|Mux31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22)) # (\ID|register_array[13][0]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][0]~q\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|register_array[13][0]~q\,
	combout => \ID|Mux31~17_combout\);

-- Location: FF_X68_Y34_N25
\ID|register_array[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][0]~q\);

-- Location: LCCOMB_X68_Y34_N30
\ID|Mux31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux31~17_combout\ & (\ID|register_array[15][0]~q\)) # (!\ID|Mux31~17_combout\ & ((\ID|register_array[14][0]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][0]~q\,
	datac => \ID|Mux31~17_combout\,
	datad => \ID|register_array[14][0]~q\,
	combout => \ID|Mux31~18_combout\);

-- Location: FF_X69_Y34_N23
\ID|register_array[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][0]~q\);

-- Location: FF_X70_Y34_N31
\ID|register_array[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][0]~q\);

-- Location: FF_X70_Y34_N29
\ID|register_array[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][0]~q\);

-- Location: LCCOMB_X70_Y34_N28
\ID|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][0]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][0]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux31~7_combout\);

-- Location: FF_X69_Y34_N5
\ID|register_array[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][0]~q\);

-- Location: LCCOMB_X69_Y34_N4
\ID|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~8_combout\ = (\ID|Mux31~7_combout\ & ((\ID|register_array[31][0]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux31~7_combout\ & (((\ID|register_array[27][0]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][0]~q\,
	datab => \ID|Mux31~7_combout\,
	datac => \ID|register_array[27][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux31~8_combout\);

-- Location: FF_X65_Y31_N31
\ID|register_array[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][0]~q\);

-- Location: FF_X65_Y31_N13
\ID|register_array[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][0]~q\);

-- Location: FF_X66_Y31_N7
\ID|register_array[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][0]~q\);

-- Location: FF_X66_Y31_N25
\ID|register_array[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][0]~q\);

-- Location: LCCOMB_X66_Y31_N6
\ID|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[20][0]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][0]~q\,
	datad => \ID|register_array[16][0]~q\,
	combout => \ID|Mux31~4_combout\);

-- Location: LCCOMB_X65_Y31_N12
\ID|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux31~4_combout\ & (\ID|register_array[28][0]~q\)) # (!\ID|Mux31~4_combout\ & ((\ID|register_array[24][0]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][0]~q\,
	datad => \ID|Mux31~4_combout\,
	combout => \ID|Mux31~5_combout\);

-- Location: FF_X69_Y36_N31
\ID|register_array[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][0]~q\);

-- Location: FF_X69_Y36_N29
\ID|register_array[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][0]~q\);

-- Location: FF_X70_Y36_N31
\ID|register_array[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][0]~q\);

-- Location: FF_X70_Y36_N29
\ID|register_array[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][0]~q\);

-- Location: LCCOMB_X70_Y36_N28
\ID|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][0]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][0]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux31~2_combout\);

-- Location: LCCOMB_X69_Y36_N28
\ID|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux31~2_combout\ & (\ID|register_array[29][0]~q\)) # (!\ID|Mux31~2_combout\ & ((\ID|register_array[21][0]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][0]~q\,
	datad => \ID|Mux31~2_combout\,
	combout => \ID|Mux31~3_combout\);

-- Location: LCCOMB_X68_Y34_N28
\ID|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux31~3_combout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux31~5_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~5_combout\,
	datab => \ID|Mux31~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux31~6_combout\);

-- Location: FF_X69_Y33_N23
\ID|register_array[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][0]~q\);

-- Location: FF_X70_Y33_N7
\ID|register_array[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][0]~q\);

-- Location: FF_X70_Y33_N5
\ID|register_array[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][0]~q\);

-- Location: LCCOMB_X70_Y33_N4
\ID|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][0]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][0]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux31~0_combout\);

-- Location: LCCOMB_X69_Y33_N28
\ID|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux31~0_combout\ & (\ID|register_array[30][0]~q\)) # (!\ID|Mux31~0_combout\ & ((\ID|register_array[26][0]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][0]~q\,
	datad => \ID|Mux31~0_combout\,
	combout => \ID|Mux31~1_combout\);

-- Location: LCCOMB_X68_Y34_N22
\ID|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~9_combout\ = (\ID|Mux31~6_combout\ & ((\ID|Mux31~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux31~6_combout\ & (((\ID|Mux31~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~8_combout\,
	datab => \ID|Mux31~6_combout\,
	datac => \ID|Mux31~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux31~9_combout\);

-- Location: FF_X63_Y32_N7
\ID|register_array[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][0]~q\);

-- Location: FF_X63_Y32_N13
\ID|register_array[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][0]~q\);

-- Location: FF_X62_Y32_N21
\ID|register_array[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][0]~q\);

-- Location: FF_X62_Y32_N7
\ID|register_array[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][0]~q\);

-- Location: LCCOMB_X62_Y32_N20
\ID|Mux31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][0]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][0]~q\,
	datad => \ID|register_array[8][0]~q\,
	combout => \ID|Mux31~10_combout\);

-- Location: LCCOMB_X63_Y32_N12
\ID|Mux31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux31~10_combout\ & (\ID|register_array[11][0]~q\)) # (!\ID|Mux31~10_combout\ & ((\ID|register_array[9][0]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][0]~q\,
	datad => \ID|Mux31~10_combout\,
	combout => \ID|Mux31~11_combout\);

-- Location: FF_X59_Y36_N5
\ID|register_array[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][0]~q\);

-- Location: FF_X59_Y36_N19
\ID|register_array[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][0]~q\);

-- Location: LCCOMB_X59_Y36_N18
\ID|Mux31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[5][0]~q\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][0]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][0]~q\,
	datac => \ID|register_array[5][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux31~12_combout\);

-- Location: FF_X59_Y35_N25
\ID|register_array[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][0]~q\);

-- Location: FF_X59_Y35_N11
\ID|register_array[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][0]~q\);

-- Location: LCCOMB_X59_Y35_N24
\ID|Mux31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux31~12_combout\ & ((\ID|register_array[7][0]~q\))) # (!\ID|Mux31~12_combout\ & (\ID|register_array[6][0]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux31~12_combout\,
	datac => \ID|register_array[6][0]~q\,
	datad => \ID|register_array[7][0]~q\,
	combout => \ID|Mux31~13_combout\);

-- Location: FF_X59_Y37_N31
\ID|register_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][0]~q\);

-- Location: LCCOMB_X60_Y37_N6
\ID|Mux31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux31~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|Mux8~3_combout\ & \ID|register_array[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~13_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|register_array[1][0]~q\,
	combout => \ID|Mux31~14_combout\);

-- Location: FF_X60_Y37_N11
\ID|register_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][0]~q\);

-- Location: FF_X60_Y37_N29
\ID|register_array[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][0]~q\);

-- Location: LCCOMB_X60_Y37_N10
\ID|Mux31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~15_combout\ = (\ID|Mux31~14_combout\ & (((\ID|register_array[3][0]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux31~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][0]~q\,
	datad => \ID|register_array[3][0]~q\,
	combout => \ID|Mux31~15_combout\);

-- Location: LCCOMB_X67_Y34_N2
\ID|Mux31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & (\ID|Mux31~11_combout\)) # (!\ID|Mux8~0_combout\ & ((\ID|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux31~11_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux31~15_combout\,
	combout => \ID|Mux31~16_combout\);

-- Location: LCCOMB_X68_Y34_N8
\ID|Mux31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux31~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux31~16_combout\ & (\ID|Mux31~18_combout\)) # (!\ID|Mux31~16_combout\ & ((\ID|Mux31~9_combout\))))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~18_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux31~9_combout\,
	datad => \ID|Mux31~16_combout\,
	combout => \ID|Mux31~19_combout\);

-- Location: LCCOMB_X70_Y29_N22
\EXE|Binput[0]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[0]~65_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(0))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux63~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(0),
	datab => \ID|Mux63~19_combout\,
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[0]~65_combout\);

-- Location: LCCOMB_X70_Y29_N18
\EXE|Add1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~100_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux31~19_combout\ & ((\EXE|Binput[0]~65_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\ID|Mux31~19_combout\ & (\EXE|Binput[0]~65_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|Binput[0]~65_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~100_combout\);

-- Location: LCCOMB_X68_Y30_N30
\EXE|ALU_Result[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~34_combout\ = (\EXE|Equal1~0_combout\ & (\EXE|Mux4~1_combout\)) # (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~100_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~100_combout\,
	datad => \EXE|Add1~36_combout\,
	combout => \EXE|ALU_Result[0]~34_combout\);

-- Location: FF_X63_Y35_N25
\ID|register_array[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][31]~q\);

-- Location: FF_X63_Y35_N27
\ID|register_array[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][31]~q\);

-- Location: FF_X60_Y39_N9
\ID|register_array[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][31]~q\);

-- Location: FF_X61_Y39_N3
\ID|register_array[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][31]~q\);

-- Location: FF_X62_Y36_N3
\ID|register_array[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][31]~q\);

-- Location: LCCOMB_X62_Y36_N2
\ID|Mux32~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[6][31]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][31]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux32~12_combout\);

-- Location: FF_X62_Y39_N25
\ID|register_array[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][31]~q\);

-- Location: FF_X61_Y39_N25
\ID|register_array[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][31]~q\);

-- Location: LCCOMB_X62_Y39_N24
\ID|Mux32~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~13_combout\ = (\ID|Mux32~12_combout\ & (((\ID|register_array[7][31]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux32~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][31]~q\,
	datad => \ID|register_array[5][31]~q\,
	combout => \ID|Mux32~13_combout\);

-- Location: LCCOMB_X60_Y39_N8
\ID|Mux32~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & ((\ID|Mux32~13_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[1][31]~q\)))) # (!\ID|Mux62~3_combout\ & (\ID|Mux62~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][31]~q\,
	datad => \ID|Mux32~13_combout\,
	combout => \ID|Mux32~14_combout\);

-- Location: LCCOMB_X63_Y35_N26
\ID|Mux32~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux32~14_combout\ & ((\ID|register_array[3][31]~q\))) # (!\ID|Mux32~14_combout\ & (\ID|register_array[2][31]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|register_array[2][31]~q\,
	datac => \ID|register_array[3][31]~q\,
	datad => \ID|Mux32~14_combout\,
	combout => \ID|Mux32~15_combout\);

-- Location: FF_X70_Y34_N19
\ID|register_array[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][31]~q\);

-- Location: FF_X70_Y34_N25
\ID|register_array[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][31]~q\);

-- Location: LCCOMB_X70_Y34_N18
\ID|Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][31]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][31]~q\,
	datad => \ID|register_array[23][31]~q\,
	combout => \ID|Mux32~9_combout\);

-- Location: FF_X69_Y34_N25
\ID|register_array[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][31]~q\);

-- Location: FF_X69_Y34_N11
\ID|register_array[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][31]~q\);

-- Location: LCCOMB_X69_Y34_N10
\ID|Mux32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~10_combout\ = (\ID|Mux32~9_combout\ & (((\ID|register_array[31][31]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux32~9_combout\ & (\ID|register_array[27][31]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~9_combout\,
	datab => \ID|register_array[27][31]~q\,
	datac => \ID|register_array[31][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux32~10_combout\);

-- Location: FF_X67_Y35_N27
\ID|register_array[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][31]~q\);

-- Location: FF_X67_Y35_N1
\ID|register_array[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][31]~q\);

-- Location: LCCOMB_X67_Y35_N26
\ID|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][31]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][31]~q\,
	datad => \ID|register_array[25][31]~q\,
	combout => \ID|Mux32~2_combout\);

-- Location: FF_X69_Y36_N1
\ID|register_array[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][31]~q\);

-- Location: FF_X69_Y36_N11
\ID|register_array[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][31]~q\);

-- Location: LCCOMB_X69_Y36_N10
\ID|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~3_combout\ = (\ID|Mux32~2_combout\ & (((\ID|register_array[29][31]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux32~2_combout\ & (\ID|register_array[21][31]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~2_combout\,
	datab => \ID|register_array[21][31]~q\,
	datac => \ID|register_array[29][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux32~3_combout\);

-- Location: FF_X70_Y33_N9
\ID|register_array[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][31]~q\);

-- Location: FF_X70_Y33_N11
\ID|register_array[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][31]~q\);

-- Location: LCCOMB_X70_Y33_N10
\ID|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][31]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][31]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][31]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux32~4_combout\);

-- Location: FF_X69_Y33_N11
\ID|register_array[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][31]~q\);

-- Location: FF_X69_Y33_N25
\ID|register_array[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][31]~q\);

-- Location: LCCOMB_X69_Y33_N10
\ID|Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux32~4_combout\ & (\ID|register_array[30][31]~q\)) # (!\ID|Mux32~4_combout\ & ((\ID|register_array[26][31]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux32~4_combout\,
	datac => \ID|register_array[30][31]~q\,
	datad => \ID|register_array[26][31]~q\,
	combout => \ID|Mux32~5_combout\);

-- Location: FF_X70_Y35_N11
\ID|register_array[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][31]~q\);

-- Location: FF_X70_Y35_N25
\ID|register_array[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][31]~q\);

-- Location: LCCOMB_X70_Y35_N10
\ID|Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][31]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][31]~q\,
	datad => \ID|register_array[24][31]~q\,
	combout => \ID|Mux32~6_combout\);

-- Location: FF_X72_Y35_N11
\ID|register_array[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][31]~q\);

-- Location: FF_X72_Y35_N25
\ID|register_array[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][31]~q\);

-- Location: LCCOMB_X72_Y35_N10
\ID|Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux32~6_combout\ & (\ID|register_array[28][31]~q\)) # (!\ID|Mux32~6_combout\ & ((\ID|register_array[20][31]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux32~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux32~6_combout\,
	datac => \ID|register_array[28][31]~q\,
	datad => \ID|register_array[20][31]~q\,
	combout => \ID|Mux32~7_combout\);

-- Location: LCCOMB_X72_Y35_N20
\ID|Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|Mux32~5_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- ((\ID|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux32~5_combout\,
	datad => \ID|Mux32~7_combout\,
	combout => \ID|Mux32~8_combout\);

-- Location: LCCOMB_X72_Y35_N6
\ID|Mux32~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux32~8_combout\ & (\ID|Mux32~10_combout\)) # (!\ID|Mux32~8_combout\ & ((\ID|Mux32~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux32~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux32~3_combout\,
	datad => \ID|Mux32~8_combout\,
	combout => \ID|Mux32~11_combout\);

-- Location: LCCOMB_X72_Y35_N16
\ID|Mux32~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~16_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\) # ((\ID|Mux32~11_combout\)))) # (!\ID|Mux62~1_combout\ & (!\ID|Mux62~0_combout\ & (\ID|Mux32~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux32~15_combout\,
	datad => \ID|Mux32~11_combout\,
	combout => \ID|Mux32~16_combout\);

-- Location: FF_X61_Y32_N17
\ID|register_array[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][31]~q\);

-- Location: FF_X62_Y36_N1
\ID|register_array[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][31]~q\);

-- Location: LCCOMB_X62_Y36_N0
\ID|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][31]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][31]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][31]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux32~0_combout\);

-- Location: FF_X61_Y32_N11
\ID|register_array[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][31]~q\);

-- Location: FF_X60_Y32_N9
\ID|register_array[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][31]~q\);

-- Location: LCCOMB_X61_Y32_N10
\ID|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux32~0_combout\ & (\ID|register_array[11][31]~q\)) # (!\ID|Mux32~0_combout\ & ((\ID|register_array[10][31]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux32~0_combout\,
	datac => \ID|register_array[11][31]~q\,
	datad => \ID|register_array[10][31]~q\,
	combout => \ID|Mux32~1_combout\);

-- Location: FF_X63_Y30_N9
\ID|register_array[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][31]~q\);

-- Location: FF_X63_Y30_N11
\ID|register_array[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][31]~q\);

-- Location: LCCOMB_X63_Y30_N10
\ID|Mux32~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][31]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[12][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[14][31]~q\,
	datac => \ID|register_array[12][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux32~17_combout\);

-- Location: FF_X68_Y32_N25
\ID|register_array[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][31]~q\);

-- Location: LCCOMB_X68_Y32_N24
\ID|Mux32~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux32~17_combout\ & ((\ID|register_array[15][31]~q\))) # (!\ID|Mux32~17_combout\ & (\ID|register_array[13][31]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux32~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux32~17_combout\,
	datac => \ID|register_array[13][31]~q\,
	datad => \ID|register_array[15][31]~q\,
	combout => \ID|Mux32~18_combout\);

-- Location: LCCOMB_X72_Y32_N16
\ID|Mux32~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux32~19_combout\ = (\ID|Mux32~16_combout\ & (((\ID|Mux32~18_combout\)) # (!\ID|Mux62~0_combout\))) # (!\ID|Mux32~16_combout\ & (\ID|Mux62~0_combout\ & (\ID|Mux32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~16_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux32~1_combout\,
	datad => \ID|Mux32~18_combout\,
	combout => \ID|Mux32~19_combout\);

-- Location: LCCOMB_X72_Y35_N22
\EXE|Binput[31]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[31]~64_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & (\ID|Mux32~19_combout\)))) # (!\CTL|Equal2~0_combout\ & 
-- (\ID|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datab => \ID|Mux32~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \EXE|Binput[31]~64_combout\);

-- Location: LCCOMB_X68_Y32_N22
\EXE|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~1_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux0~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[31]~64_combout\))) # (!\ID|Mux0~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[31]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[31]~64_combout\,
	combout => \EXE|Add1~1_combout\);

-- Location: LCCOMB_X68_Y30_N28
\EXE|ALU_Result[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[31]~33_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~1_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~1_combout\,
	datac => \EXE|Add1~98_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[31]~33_combout\);

-- Location: FF_X66_Y38_N27
\ID|register_array[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][14]~q\);

-- Location: FF_X66_Y38_N9
\ID|register_array[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][14]~q\);

-- Location: FF_X65_Y38_N13
\ID|register_array[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][14]~q\);

-- Location: FF_X65_Y38_N7
\ID|register_array[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][14]~q\);

-- Location: LCCOMB_X65_Y38_N12
\ID|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][14]~q\,
	datad => \ID|register_array[17][14]~q\,
	combout => \ID|Mux17~2_combout\);

-- Location: LCCOMB_X66_Y38_N8
\ID|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux17~2_combout\ & (\ID|register_array[29][14]~q\)) # (!\ID|Mux17~2_combout\ & ((\ID|register_array[21][14]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][14]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][14]~q\,
	datad => \ID|Mux17~2_combout\,
	combout => \ID|Mux17~3_combout\);

-- Location: FF_X61_Y31_N27
\ID|register_array[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][14]~q\);

-- Location: FF_X61_Y31_N17
\ID|register_array[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][14]~q\);

-- Location: LCCOMB_X61_Y31_N16
\ID|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][14]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][14]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][14]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux17~4_combout\);

-- Location: FF_X60_Y31_N1
\ID|register_array[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][14]~q\);

-- Location: FF_X60_Y31_N3
\ID|register_array[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][14]~q\);

-- Location: LCCOMB_X60_Y31_N0
\ID|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux17~4_combout\ & ((\ID|register_array[28][14]~q\))) # (!\ID|Mux17~4_combout\ & (\ID|register_array[20][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux17~4_combout\,
	datac => \ID|register_array[20][14]~q\,
	datad => \ID|register_array[28][14]~q\,
	combout => \ID|Mux17~5_combout\);

-- Location: LCCOMB_X61_Y33_N12
\ID|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux17~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~3_combout\,
	datab => \ID|Mux17~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux17~6_combout\);

-- Location: FF_X66_Y37_N11
\ID|register_array[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][14]~q\);

-- Location: FF_X65_Y37_N5
\ID|register_array[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][14]~q\);

-- Location: FF_X65_Y37_N31
\ID|register_array[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][14]~q\);

-- Location: LCCOMB_X65_Y37_N4
\ID|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][14]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][14]~q\,
	datad => \ID|register_array[19][14]~q\,
	combout => \ID|Mux17~7_combout\);

-- Location: FF_X66_Y37_N1
\ID|register_array[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][14]~q\);

-- Location: LCCOMB_X66_Y37_N0
\ID|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~8_combout\ = (\ID|Mux17~7_combout\ & ((\ID|register_array[31][14]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux17~7_combout\ & (((\ID|register_array[27][14]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][14]~q\,
	datab => \ID|Mux17~7_combout\,
	datac => \ID|register_array[27][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux17~8_combout\);

-- Location: FF_X66_Y36_N27
\ID|register_array[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][14]~q\);

-- Location: FF_X65_Y36_N31
\ID|register_array[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][14]~q\);

-- Location: FF_X65_Y36_N5
\ID|register_array[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][14]~q\);

-- Location: LCCOMB_X65_Y36_N4
\ID|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][14]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][14]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux17~0_combout\);

-- Location: FF_X66_Y36_N1
\ID|register_array[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][14]~q\);

-- Location: LCCOMB_X66_Y36_N0
\ID|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~1_combout\ = (\ID|Mux17~0_combout\ & ((\ID|register_array[30][14]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux17~0_combout\ & (((\ID|register_array[26][14]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][14]~q\,
	datab => \ID|Mux17~0_combout\,
	datac => \ID|register_array[26][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux17~1_combout\);

-- Location: LCCOMB_X68_Y33_N26
\ID|Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~9_combout\ = (\ID|Mux17~6_combout\ & ((\ID|Mux17~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux17~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(22) & \ID|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~6_combout\,
	datab => \ID|Mux17~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux17~1_combout\,
	combout => \ID|Mux17~9_combout\);

-- Location: FF_X62_Y30_N9
\ID|register_array[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][14]~q\);

-- Location: FF_X61_Y33_N9
\ID|register_array[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][14]~q\);

-- Location: LCCOMB_X61_Y33_N8
\ID|Mux17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][14]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][14]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux17~17_combout\);

-- Location: FF_X62_Y30_N11
\ID|register_array[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~48_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][14]~q\);

-- Location: LCCOMB_X62_Y30_N20
\ID|Mux17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux17~17_combout\ & ((\ID|register_array[15][14]~q\))) # (!\ID|Mux17~17_combout\ & (\ID|register_array[14][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[14][14]~q\,
	datac => \ID|Mux17~17_combout\,
	datad => \ID|register_array[15][14]~q\,
	combout => \ID|Mux17~18_combout\);

-- Location: FF_X58_Y38_N23
\ID|register_array[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][14]~q\);

-- Location: FF_X57_Y37_N27
\ID|register_array[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][14]~q\);

-- Location: LCCOMB_X58_Y38_N22
\ID|Mux17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][14]~q\,
	datad => \ID|register_array[4][14]~q\,
	combout => \ID|Mux17~12_combout\);

-- Location: FF_X57_Y37_N9
\ID|register_array[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][14]~q\);

-- Location: FF_X59_Y37_N27
\ID|register_array[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][14]~q\);

-- Location: LCCOMB_X57_Y37_N8
\ID|Mux17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~13_combout\ = (\ID|Mux17~12_combout\ & (((\ID|register_array[7][14]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux17~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][14]~q\,
	datad => \ID|register_array[7][14]~q\,
	combout => \ID|Mux17~13_combout\);

-- Location: FF_X59_Y37_N25
\ID|register_array[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][14]~q\);

-- Location: LCCOMB_X60_Y37_N12
\ID|Mux17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux17~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][14]~q\))))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~13_combout\,
	datab => \ID|register_array[1][14]~q\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|Mux8~4_combout\,
	combout => \ID|Mux17~14_combout\);

-- Location: FF_X60_Y37_N9
\ID|register_array[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][14]~q\);

-- Location: FF_X60_Y37_N3
\ID|register_array[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][14]~q\);

-- Location: LCCOMB_X60_Y37_N8
\ID|Mux17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~15_combout\ = (\ID|Mux17~14_combout\ & (((\ID|register_array[3][14]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux17~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][14]~q\,
	datad => \ID|register_array[3][14]~q\,
	combout => \ID|Mux17~15_combout\);

-- Location: FF_X61_Y30_N21
\ID|register_array[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][14]~q\);

-- Location: FF_X60_Y30_N27
\ID|register_array[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][14]~q\);

-- Location: LCCOMB_X61_Y30_N20
\ID|Mux17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][14]~q\,
	datad => \ID|register_array[8][14]~q\,
	combout => \ID|Mux17~10_combout\);

-- Location: FF_X65_Y33_N13
\ID|register_array[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][14]~q\);

-- Location: FF_X61_Y33_N15
\ID|register_array[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][14]~q\);

-- Location: LCCOMB_X65_Y33_N12
\ID|Mux17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux17~10_combout\ & ((\ID|register_array[11][14]~q\))) # (!\ID|Mux17~10_combout\ & (\ID|register_array[9][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux17~10_combout\,
	datac => \ID|register_array[9][14]~q\,
	datad => \ID|register_array[11][14]~q\,
	combout => \ID|Mux17~11_combout\);

-- Location: LCCOMB_X65_Y33_N30
\ID|Mux17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & ((\ID|Mux17~11_combout\))) # (!\ID|Mux8~0_combout\ & (\ID|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~15_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux17~11_combout\,
	combout => \ID|Mux17~16_combout\);

-- Location: LCCOMB_X65_Y33_N16
\ID|Mux17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux17~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux17~16_combout\ & ((\ID|Mux17~18_combout\))) # (!\ID|Mux17~16_combout\ & (\ID|Mux17~9_combout\)))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~9_combout\,
	datab => \ID|Mux17~18_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux17~16_combout\,
	combout => \ID|Mux17~19_combout\);

-- Location: LCCOMB_X70_Y31_N26
\EXE|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~19_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(14))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux49~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(14),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux49~19_combout\,
	combout => \EXE|Add1~19_combout\);

-- Location: LCCOMB_X69_Y29_N14
\EXE|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~64_combout\ = (\ID|Mux17~19_combout\ & ((\EXE|Add1~19_combout\ & (\EXE|Add1~63\ & VCC)) # (!\EXE|Add1~19_combout\ & (!\EXE|Add1~63\)))) # (!\ID|Mux17~19_combout\ & ((\EXE|Add1~19_combout\ & (!\EXE|Add1~63\)) # (!\EXE|Add1~19_combout\ & 
-- ((\EXE|Add1~63\) # (GND)))))
-- \EXE|Add1~65\ = CARRY((\ID|Mux17~19_combout\ & (!\EXE|Add1~19_combout\ & !\EXE|Add1~63\)) # (!\ID|Mux17~19_combout\ & ((!\EXE|Add1~63\) # (!\EXE|Add1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~19_combout\,
	datab => \EXE|Add1~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~63\,
	combout => \EXE|Add1~64_combout\,
	cout => \EXE|Add1~65\);

-- Location: LCCOMB_X70_Y31_N16
\EXE|Binput[14]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[14]~79_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(14))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux49~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(14),
	datab => \ID|Mux49~19_combout\,
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[14]~79_combout\);

-- Location: LCCOMB_X70_Y31_N4
\EXE|Add1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~115_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux17~19_combout\ & ((\EXE|Binput[14]~79_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\ID|Mux17~19_combout\ & (\EXE|Binput[14]~79_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~19_combout\,
	datab => \EXE|Binput[14]~79_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~115_combout\);

-- Location: LCCOMB_X67_Y29_N26
\EXE|ALU_Result[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[14]~16_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~115_combout\) # ((\EXE|Add1~64_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~64_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~115_combout\,
	combout => \EXE|ALU_Result[14]~16_combout\);

-- Location: FF_X61_Y35_N27
\ID|register_array[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][16]~q\);

-- Location: FF_X59_Y38_N11
\ID|register_array[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][16]~q\);

-- Location: FF_X60_Y38_N23
\ID|register_array[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][16]~q\);

-- Location: FF_X59_Y38_N17
\ID|register_array[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][16]~q\);

-- Location: FF_X60_Y35_N17
\ID|register_array[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][16]~q\);

-- Location: LCCOMB_X60_Y35_N16
\ID|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[5][16]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][16]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][16]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux15~12_combout\);

-- Location: LCCOMB_X60_Y38_N22
\ID|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux15~12_combout\ & (\ID|register_array[7][16]~q\)) # (!\ID|Mux15~12_combout\ & ((\ID|register_array[6][16]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][16]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][16]~q\,
	datad => \ID|Mux15~12_combout\,
	combout => \ID|Mux15~13_combout\);

-- Location: FF_X60_Y38_N21
\ID|register_array[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][16]~q\);

-- Location: LCCOMB_X60_Y38_N8
\ID|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux15~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][16]~q\))))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux15~13_combout\,
	datad => \ID|register_array[1][16]~q\,
	combout => \ID|Mux15~14_combout\);

-- Location: FF_X61_Y35_N17
\ID|register_array[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][16]~q\);

-- Location: LCCOMB_X61_Y35_N16
\ID|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~15_combout\ = (\ID|Mux15~14_combout\ & ((\ID|register_array[3][16]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux15~14_combout\ & (((\ID|register_array[2][16]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][16]~q\,
	datab => \ID|Mux15~14_combout\,
	datac => \ID|register_array[2][16]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux15~15_combout\);

-- Location: FF_X61_Y30_N11
\ID|register_array[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][16]~q\);

-- Location: FF_X60_Y30_N19
\ID|register_array[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][16]~q\);

-- Location: LCCOMB_X61_Y30_N10
\ID|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][16]~q\,
	datad => \ID|register_array[8][16]~q\,
	combout => \ID|Mux15~10_combout\);

-- Location: FF_X59_Y30_N9
\ID|register_array[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][16]~q\);

-- Location: LCCOMB_X60_Y30_N24
\ID|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux15~10_combout\ & ((\ID|register_array[11][16]~q\))) # (!\ID|Mux15~10_combout\ & (\ID|register_array[9][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux15~10_combout\,
	datac => \ID|register_array[9][16]~q\,
	datad => \ID|register_array[11][16]~q\,
	combout => \ID|Mux15~11_combout\);

-- Location: LCCOMB_X60_Y30_N4
\ID|Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\) # (\ID|Mux15~11_combout\)))) # (!\ID|Mux8~0_combout\ & (\ID|Mux15~15_combout\ & (!\ID|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~15_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux15~11_combout\,
	combout => \ID|Mux15~16_combout\);

-- Location: FF_X60_Y31_N27
\ID|register_array[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][16]~q\);

-- Location: FF_X60_Y31_N9
\ID|register_array[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][16]~q\);

-- Location: FF_X61_Y31_N25
\ID|register_array[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][16]~q\);

-- Location: FF_X61_Y31_N11
\ID|register_array[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][16]~q\);

-- Location: LCCOMB_X61_Y31_N24
\ID|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][16]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][16]~q\,
	datad => \ID|register_array[16][16]~q\,
	combout => \ID|Mux15~4_combout\);

-- Location: LCCOMB_X60_Y31_N8
\ID|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux15~4_combout\ & (\ID|register_array[28][16]~q\)) # (!\ID|Mux15~4_combout\ & ((\ID|register_array[20][16]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][16]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][16]~q\,
	datad => \ID|Mux15~4_combout\,
	combout => \ID|Mux15~5_combout\);

-- Location: FF_X67_Y33_N25
\ID|register_array[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][16]~q\);

-- Location: FF_X67_Y33_N11
\ID|register_array[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][16]~q\);

-- Location: LCCOMB_X67_Y33_N24
\ID|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][16]~q\,
	datad => \ID|register_array[17][16]~q\,
	combout => \ID|Mux15~2_combout\);

-- Location: FF_X66_Y38_N25
\ID|register_array[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][16]~q\);

-- Location: FF_X66_Y38_N11
\ID|register_array[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][16]~q\);

-- Location: LCCOMB_X66_Y38_N24
\ID|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux15~2_combout\ & ((\ID|register_array[29][16]~q\))) # (!\ID|Mux15~2_combout\ & (\ID|register_array[21][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux15~2_combout\,
	datac => \ID|register_array[21][16]~q\,
	datad => \ID|register_array[29][16]~q\,
	combout => \ID|Mux15~3_combout\);

-- Location: LCCOMB_X62_Y35_N0
\ID|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux15~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux15~5_combout\,
	datad => \ID|Mux15~3_combout\,
	combout => \ID|Mux15~6_combout\);

-- Location: FF_X65_Y37_N13
\ID|register_array[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][16]~q\);

-- Location: FF_X65_Y37_N15
\ID|register_array[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][16]~q\);

-- Location: LCCOMB_X65_Y37_N12
\ID|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][16]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][16]~q\,
	datad => \ID|register_array[19][16]~q\,
	combout => \ID|Mux15~7_combout\);

-- Location: FF_X66_Y37_N13
\ID|register_array[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][16]~q\);

-- Location: FF_X66_Y37_N7
\ID|register_array[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][16]~q\);

-- Location: LCCOMB_X66_Y37_N12
\ID|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~8_combout\ = (\ID|Mux15~7_combout\ & (((\ID|register_array[31][16]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux15~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][16]~q\,
	datad => \ID|register_array[31][16]~q\,
	combout => \ID|Mux15~8_combout\);

-- Location: FF_X65_Y36_N13
\ID|register_array[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][16]~q\);

-- Location: FF_X65_Y36_N15
\ID|register_array[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][16]~q\);

-- Location: LCCOMB_X65_Y36_N12
\ID|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][16]~q\,
	datad => \ID|register_array[18][16]~q\,
	combout => \ID|Mux15~0_combout\);

-- Location: FF_X66_Y36_N25
\ID|register_array[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][16]~q\);

-- Location: FF_X66_Y36_N11
\ID|register_array[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][16]~q\);

-- Location: LCCOMB_X66_Y36_N24
\ID|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~1_combout\ = (\ID|Mux15~0_combout\ & (((\ID|register_array[30][16]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux15~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][16]~q\,
	datad => \ID|register_array[30][16]~q\,
	combout => \ID|Mux15~1_combout\);

-- Location: LCCOMB_X62_Y36_N24
\ID|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux15~6_combout\ & (\ID|Mux15~8_combout\)) # (!\ID|Mux15~6_combout\ & ((\ID|Mux15~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux15~6_combout\,
	datac => \ID|Mux15~8_combout\,
	datad => \ID|Mux15~1_combout\,
	combout => \ID|Mux15~9_combout\);

-- Location: FF_X61_Y29_N9
\ID|register_array[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][16]~q\);

-- Location: FF_X62_Y33_N1
\ID|register_array[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][16]~q\);

-- Location: FF_X62_Y29_N17
\ID|register_array[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][16]~q\);

-- Location: LCCOMB_X62_Y29_N16
\ID|Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][16]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][16]~q\,
	datac => \ID|register_array[13][16]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux15~17_combout\);

-- Location: FF_X62_Y29_N19
\ID|register_array[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~46_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][16]~q\);

-- Location: LCCOMB_X62_Y29_N28
\ID|Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~18_combout\ = (\ID|Mux15~17_combout\ & (((\ID|register_array[15][16]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux15~17_combout\ & (\ID|register_array[14][16]~q\ & (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][16]~q\,
	datab => \ID|Mux15~17_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|register_array[15][16]~q\,
	combout => \ID|Mux15~18_combout\);

-- Location: LCCOMB_X62_Y29_N22
\ID|Mux15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux15~19_combout\ = (\ID|Mux15~16_combout\ & (((\ID|Mux15~18_combout\) # (!\ID|Mux8~1_combout\)))) # (!\ID|Mux15~16_combout\ & (\ID|Mux15~9_combout\ & (\ID|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~16_combout\,
	datab => \ID|Mux15~9_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux15~18_combout\,
	combout => \ID|Mux15~19_combout\);

-- Location: LCCOMB_X68_Y28_N28
\EXE|Binput[16]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[16]~81_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux47~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux47~19_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[16]~81_combout\);

-- Location: LCCOMB_X69_Y28_N26
\EXE|Add1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~117_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux15~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[16]~81_combout\))) # (!\ID|Mux15~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[16]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[16]~81_combout\,
	combout => \EXE|Add1~117_combout\);

-- Location: LCCOMB_X68_Y28_N14
\EXE|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~17_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~17_combout\);

-- Location: FF_X60_Y31_N15
\ID|register_array[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][15]~q\);

-- Location: FF_X60_Y31_N21
\ID|register_array[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][15]~q\);

-- Location: FF_X61_Y31_N29
\ID|register_array[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][15]~q\);

-- Location: FF_X61_Y31_N7
\ID|register_array[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][15]~q\);

-- Location: LCCOMB_X61_Y31_N28
\ID|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][15]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][15]~q\,
	datad => \ID|register_array[16][15]~q\,
	combout => \ID|Mux16~6_combout\);

-- Location: LCCOMB_X60_Y31_N20
\ID|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux16~6_combout\ & (\ID|register_array[28][15]~q\)) # (!\ID|Mux16~6_combout\ & ((\ID|register_array[20][15]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][15]~q\,
	datac => \ID|register_array[20][15]~q\,
	datad => \ID|Mux16~6_combout\,
	combout => \ID|Mux16~7_combout\);

-- Location: FF_X66_Y36_N23
\ID|register_array[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][15]~q\);

-- Location: FF_X66_Y36_N13
\ID|register_array[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][15]~q\);

-- Location: FF_X65_Y36_N9
\ID|register_array[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][15]~q\);

-- Location: FF_X65_Y36_N3
\ID|register_array[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][15]~q\);

-- Location: LCCOMB_X65_Y36_N8
\ID|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][15]~q\,
	datad => \ID|register_array[18][15]~q\,
	combout => \ID|Mux16~4_combout\);

-- Location: LCCOMB_X66_Y36_N12
\ID|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux16~4_combout\ & (\ID|register_array[30][15]~q\)) # (!\ID|Mux16~4_combout\ & ((\ID|register_array[26][15]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][15]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][15]~q\,
	datad => \ID|Mux16~4_combout\,
	combout => \ID|Mux16~5_combout\);

-- Location: LCCOMB_X61_Y39_N30
\ID|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux16~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux16~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux16~7_combout\,
	datac => \ID|Mux16~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux16~8_combout\);

-- Location: FF_X67_Y38_N11
\ID|register_array[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][15]~q\);

-- Location: FF_X67_Y38_N1
\ID|register_array[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][15]~q\);

-- Location: FF_X65_Y37_N1
\ID|register_array[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][15]~q\);

-- Location: FF_X65_Y37_N19
\ID|register_array[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][15]~q\);

-- Location: LCCOMB_X65_Y37_N0
\ID|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][15]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][15]~q\,
	datad => \ID|register_array[19][15]~q\,
	combout => \ID|Mux16~9_combout\);

-- Location: LCCOMB_X67_Y38_N0
\ID|Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux16~9_combout\ & (\ID|register_array[31][15]~q\)) # (!\ID|Mux16~9_combout\ & ((\ID|register_array[27][15]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][15]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][15]~q\,
	datad => \ID|Mux16~9_combout\,
	combout => \ID|Mux16~10_combout\);

-- Location: FF_X65_Y38_N9
\ID|register_array[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][15]~q\);

-- Location: FF_X65_Y38_N19
\ID|register_array[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][15]~q\);

-- Location: LCCOMB_X65_Y38_N8
\ID|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][15]~q\,
	datad => \ID|register_array[17][15]~q\,
	combout => \ID|Mux16~2_combout\);

-- Location: FF_X66_Y38_N13
\ID|register_array[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][15]~q\);

-- Location: FF_X66_Y38_N7
\ID|register_array[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][15]~q\);

-- Location: LCCOMB_X66_Y38_N12
\ID|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~3_combout\ = (\ID|Mux16~2_combout\ & (((\ID|register_array[29][15]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux16~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][15]~q\,
	datad => \ID|register_array[29][15]~q\,
	combout => \ID|Mux16~3_combout\);

-- Location: LCCOMB_X67_Y38_N28
\ID|Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux16~8_combout\ & (\ID|Mux16~10_combout\)) # (!\ID|Mux16~8_combout\ & ((\ID|Mux16~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux16~8_combout\,
	datac => \ID|Mux16~10_combout\,
	datad => \ID|Mux16~3_combout\,
	combout => \ID|Mux16~11_combout\);

-- Location: FF_X61_Y35_N15
\ID|register_array[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][15]~q\);

-- Location: FF_X61_Y37_N23
\ID|register_array[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][15]~q\);

-- Location: FF_X57_Y37_N15
\ID|register_array[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][15]~q\);

-- Location: FF_X57_Y37_N21
\ID|register_array[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][15]~q\);

-- Location: LCCOMB_X57_Y37_N20
\ID|Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][15]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][15]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][15]~q\,
	datac => \ID|register_array[6][15]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux16~12_combout\);

-- Location: FF_X60_Y35_N27
\ID|register_array[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][15]~q\);

-- Location: FF_X61_Y37_N17
\ID|register_array[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][15]~q\);

-- Location: LCCOMB_X60_Y35_N26
\ID|Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~13_combout\ = (\ID|Mux16~12_combout\ & (((\ID|register_array[7][15]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux16~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][15]~q\,
	datad => \ID|register_array[7][15]~q\,
	combout => \ID|Mux16~13_combout\);

-- Location: LCCOMB_X61_Y35_N0
\ID|Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux16~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][15]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|register_array[1][15]~q\,
	datac => \ID|Mux16~13_combout\,
	datad => \ID|Mux8~4_combout\,
	combout => \ID|Mux16~14_combout\);

-- Location: FF_X61_Y35_N29
\ID|register_array[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][15]~q\);

-- Location: LCCOMB_X61_Y35_N28
\ID|Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~15_combout\ = (\ID|Mux16~14_combout\ & ((\ID|register_array[3][15]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux16~14_combout\ & (((\ID|register_array[2][15]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][15]~q\,
	datab => \ID|Mux16~14_combout\,
	datac => \ID|register_array[2][15]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux16~15_combout\);

-- Location: LCCOMB_X63_Y35_N30
\ID|Mux16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & (\ID|Mux16~11_combout\)) # (!\ID|Mux8~1_combout\ & ((\ID|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux16~11_combout\,
	datac => \ID|Mux16~15_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux16~16_combout\);

-- Location: FF_X62_Y29_N3
\ID|register_array[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~47_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][15]~q\);

-- Location: FF_X62_Y33_N29
\ID|register_array[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][15]~q\);

-- Location: FF_X62_Y33_N11
\ID|register_array[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][15]~q\);

-- Location: LCCOMB_X62_Y33_N10
\ID|Mux16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][15]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][15]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][15]~q\,
	datac => \ID|register_array[14][15]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux16~17_combout\);

-- Location: FF_X62_Y29_N25
\ID|register_array[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][15]~q\);

-- Location: LCCOMB_X62_Y29_N4
\ID|Mux16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux16~17_combout\ & (\ID|register_array[15][15]~q\)) # (!\ID|Mux16~17_combout\ & ((\ID|register_array[13][15]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][15]~q\,
	datac => \ID|Mux16~17_combout\,
	datad => \ID|register_array[13][15]~q\,
	combout => \ID|Mux16~18_combout\);

-- Location: FF_X60_Y30_N17
\ID|register_array[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][15]~q\);

-- Location: FF_X60_Y30_N31
\ID|register_array[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][15]~q\);

-- Location: LCCOMB_X60_Y30_N30
\ID|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][15]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][15]~q\,
	datac => \ID|register_array[9][15]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux16~0_combout\);

-- Location: FF_X61_Y32_N23
\ID|register_array[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][15]~q\);

-- Location: LCCOMB_X60_Y32_N24
\ID|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux16~0_combout\ & ((\ID|register_array[11][15]~q\))) # (!\ID|Mux16~0_combout\ & (\ID|register_array[10][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux16~0_combout\,
	datac => \ID|register_array[10][15]~q\,
	datad => \ID|register_array[11][15]~q\,
	combout => \ID|Mux16~1_combout\);

-- Location: LCCOMB_X60_Y32_N2
\ID|Mux16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux16~19_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux16~16_combout\ & (\ID|Mux16~18_combout\)) # (!\ID|Mux16~16_combout\ & ((\ID|Mux16~1_combout\))))) # (!\ID|Mux8~0_combout\ & (\ID|Mux16~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux16~16_combout\,
	datac => \ID|Mux16~18_combout\,
	datad => \ID|Mux16~1_combout\,
	combout => \ID|Mux16~19_combout\);

-- Location: LCCOMB_X69_Y31_N26
\EXE|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~18_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux48~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux48~19_combout\,
	combout => \EXE|Add1~18_combout\);

-- Location: LCCOMB_X69_Y29_N16
\EXE|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~66_combout\ = ((\ID|Mux16~19_combout\ $ (\EXE|Add1~18_combout\ $ (!\EXE|Add1~65\)))) # (GND)
-- \EXE|Add1~67\ = CARRY((\ID|Mux16~19_combout\ & ((\EXE|Add1~18_combout\) # (!\EXE|Add1~65\))) # (!\ID|Mux16~19_combout\ & (\EXE|Add1~18_combout\ & !\EXE|Add1~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~19_combout\,
	datab => \EXE|Add1~18_combout\,
	datad => VCC,
	cin => \EXE|Add1~65\,
	combout => \EXE|Add1~66_combout\,
	cout => \EXE|Add1~67\);

-- Location: LCCOMB_X69_Y29_N18
\EXE|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~68_combout\ = (\EXE|Add1~17_combout\ & ((\ID|Mux15~19_combout\ & (\EXE|Add1~67\ & VCC)) # (!\ID|Mux15~19_combout\ & (!\EXE|Add1~67\)))) # (!\EXE|Add1~17_combout\ & ((\ID|Mux15~19_combout\ & (!\EXE|Add1~67\)) # (!\ID|Mux15~19_combout\ & 
-- ((\EXE|Add1~67\) # (GND)))))
-- \EXE|Add1~69\ = CARRY((\EXE|Add1~17_combout\ & (!\ID|Mux15~19_combout\ & !\EXE|Add1~67\)) # (!\EXE|Add1~17_combout\ & ((!\EXE|Add1~67\) # (!\ID|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~17_combout\,
	datab => \ID|Mux15~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~67\,
	combout => \EXE|Add1~68_combout\,
	cout => \EXE|Add1~69\);

-- Location: LCCOMB_X62_Y29_N30
\EXE|ALU_Result[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[16]~18_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~117_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~117_combout\,
	datad => \EXE|Add1~68_combout\,
	combout => \EXE|ALU_Result[16]~18_combout\);

-- Location: FF_X62_Y30_N19
\ID|register_array[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][18]~q\);

-- Location: FF_X62_Y30_N5
\ID|register_array[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~44_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][18]~q\);

-- Location: FF_X61_Y30_N15
\ID|register_array[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][18]~q\);

-- Location: FF_X58_Y30_N25
\ID|register_array[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][18]~q\);

-- Location: LCCOMB_X61_Y30_N14
\ID|Mux13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[13][18]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[12][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][18]~q\,
	datad => \ID|register_array[12][18]~q\,
	combout => \ID|Mux13~17_combout\);

-- Location: LCCOMB_X62_Y30_N22
\ID|Mux13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux13~17_combout\ & ((\ID|register_array[15][18]~q\))) # (!\ID|Mux13~17_combout\ & (\ID|register_array[14][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[14][18]~q\,
	datac => \ID|register_array[15][18]~q\,
	datad => \ID|Mux13~17_combout\,
	combout => \ID|Mux13~18_combout\);

-- Location: FF_X65_Y33_N27
\ID|register_array[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][18]~q\);

-- Location: FF_X65_Y33_N25
\ID|register_array[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][18]~q\);

-- Location: FF_X61_Y30_N29
\ID|register_array[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][18]~q\);

-- Location: FF_X60_Y30_N1
\ID|register_array[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][18]~q\);

-- Location: LCCOMB_X61_Y30_N28
\ID|Mux13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][18]~q\,
	datad => \ID|register_array[8][18]~q\,
	combout => \ID|Mux13~10_combout\);

-- Location: LCCOMB_X65_Y33_N24
\ID|Mux13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux13~10_combout\ & (\ID|register_array[11][18]~q\)) # (!\ID|Mux13~10_combout\ & ((\ID|register_array[9][18]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][18]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][18]~q\,
	datad => \ID|Mux13~10_combout\,
	combout => \ID|Mux13~11_combout\);

-- Location: FF_X58_Y38_N13
\ID|register_array[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][18]~q\);

-- Location: FF_X59_Y38_N5
\ID|register_array[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][18]~q\);

-- Location: LCCOMB_X58_Y38_N12
\ID|Mux13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][18]~q\,
	datad => \ID|register_array[4][18]~q\,
	combout => \ID|Mux13~12_combout\);

-- Location: FF_X59_Y38_N31
\ID|register_array[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][18]~q\);

-- Location: LCCOMB_X60_Y38_N12
\ID|Mux13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~13_combout\ = (\ID|Mux13~12_combout\ & (((\ID|register_array[7][18]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux13~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][18]~q\,
	datad => \ID|register_array[7][18]~q\,
	combout => \ID|Mux13~13_combout\);

-- Location: FF_X60_Y38_N11
\ID|register_array[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][18]~q\);

-- Location: LCCOMB_X60_Y38_N30
\ID|Mux13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux13~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|Mux8~3_combout\ & \ID|register_array[1][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~13_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|register_array[1][18]~q\,
	combout => \ID|Mux13~14_combout\);

-- Location: FF_X63_Y35_N9
\ID|register_array[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][18]~q\);

-- Location: FF_X63_Y35_N3
\ID|register_array[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][18]~q\);

-- Location: LCCOMB_X63_Y35_N8
\ID|Mux13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux13~14_combout\ & ((\ID|register_array[3][18]~q\))) # (!\ID|Mux13~14_combout\ & (\ID|register_array[2][18]~q\)))) # (!\ID|Mux8~2_combout\ & (\ID|Mux13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~2_combout\,
	datab => \ID|Mux13~14_combout\,
	datac => \ID|register_array[2][18]~q\,
	datad => \ID|register_array[3][18]~q\,
	combout => \ID|Mux13~15_combout\);

-- Location: LCCOMB_X63_Y35_N28
\ID|Mux13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~16_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux13~11_combout\) # ((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & (((\ID|Mux13~15_combout\ & !\ID|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux13~11_combout\,
	datac => \ID|Mux13~15_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux13~16_combout\);

-- Location: FF_X61_Y34_N9
\ID|register_array[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][18]~q\);

-- Location: FF_X61_Y34_N19
\ID|register_array[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][18]~q\);

-- Location: LCCOMB_X61_Y34_N8
\ID|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][18]~q\,
	datad => \ID|register_array[19][18]~q\,
	combout => \ID|Mux13~7_combout\);

-- Location: FF_X62_Y34_N1
\ID|register_array[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][18]~q\);

-- Location: FF_X62_Y34_N11
\ID|register_array[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][18]~q\);

-- Location: LCCOMB_X62_Y34_N0
\ID|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~8_combout\ = (\ID|Mux13~7_combout\ & (((\ID|register_array[31][18]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux13~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][18]~q\,
	datad => \ID|register_array[31][18]~q\,
	combout => \ID|Mux13~8_combout\);

-- Location: FF_X58_Y29_N1
\ID|register_array[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][18]~q\);

-- Location: FF_X58_Y29_N19
\ID|register_array[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][18]~q\);

-- Location: LCCOMB_X58_Y29_N0
\ID|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][18]~q\,
	datad => \ID|register_array[18][18]~q\,
	combout => \ID|Mux13~0_combout\);

-- Location: FF_X59_Y29_N21
\ID|register_array[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][18]~q\);

-- Location: FF_X59_Y29_N23
\ID|register_array[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][18]~q\);

-- Location: LCCOMB_X59_Y29_N20
\ID|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~1_combout\ = (\ID|Mux13~0_combout\ & (((\ID|register_array[30][18]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux13~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][18]~q\,
	datad => \ID|register_array[30][18]~q\,
	combout => \ID|Mux13~1_combout\);

-- Location: FF_X66_Y33_N31
\ID|register_array[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][18]~q\);

-- Location: FF_X66_Y33_N21
\ID|register_array[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][18]~q\);

-- Location: FF_X67_Y33_N27
\ID|register_array[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][18]~q\);

-- Location: FF_X67_Y33_N1
\ID|register_array[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][18]~q\);

-- Location: LCCOMB_X67_Y33_N0
\ID|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][18]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][18]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[17][18]~q\,
	datac => \ID|register_array[25][18]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux13~2_combout\);

-- Location: LCCOMB_X66_Y33_N20
\ID|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux13~2_combout\ & (\ID|register_array[29][18]~q\)) # (!\ID|Mux13~2_combout\ & ((\ID|register_array[21][18]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][18]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][18]~q\,
	datad => \ID|Mux13~2_combout\,
	combout => \ID|Mux13~3_combout\);

-- Location: FF_X65_Y31_N23
\ID|register_array[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][18]~q\);

-- Location: FF_X60_Y35_N13
\ID|register_array[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][18]~q\);

-- Location: FF_X61_Y31_N21
\ID|register_array[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][18]~q\);

-- Location: FF_X65_Y31_N29
\ID|register_array[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][18]~q\);

-- Location: LCCOMB_X65_Y31_N28
\ID|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][18]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][18]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][18]~q\,
	datac => \ID|register_array[24][18]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux13~4_combout\);

-- Location: LCCOMB_X60_Y35_N12
\ID|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux13~4_combout\ & (\ID|register_array[28][18]~q\)) # (!\ID|Mux13~4_combout\ & ((\ID|register_array[20][18]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][18]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][18]~q\,
	datad => \ID|Mux13~4_combout\,
	combout => \ID|Mux13~5_combout\);

-- Location: LCCOMB_X59_Y32_N26
\ID|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux13~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux13~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux13~6_combout\);

-- Location: LCCOMB_X59_Y32_N12
\ID|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~9_combout\ = (\ID|Mux13~6_combout\ & ((\ID|Mux13~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux13~6_combout\ & (((\ID|Mux13~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~8_combout\,
	datab => \ID|Mux13~1_combout\,
	datac => \ID|Mux13~6_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux13~9_combout\);

-- Location: LCCOMB_X59_Y32_N30
\ID|Mux13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux13~19_combout\ = (\ID|Mux13~16_combout\ & ((\ID|Mux13~18_combout\) # ((!\ID|Mux8~1_combout\)))) # (!\ID|Mux13~16_combout\ & (((\ID|Mux8~1_combout\ & \ID|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~18_combout\,
	datab => \ID|Mux13~16_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux13~9_combout\,
	combout => \ID|Mux13~19_combout\);

-- Location: LCCOMB_X70_Y31_N2
\EXE|Binput[18]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[18]~83_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux45~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \ID|Mux45~19_combout\,
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[18]~83_combout\);

-- Location: LCCOMB_X70_Y31_N22
\EXE|Add1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~119_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux13~19_combout\ & ((\EXE|Binput[18]~83_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\ID|Mux13~19_combout\ & (\EXE|Binput[18]~83_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~19_combout\,
	datab => \EXE|Binput[18]~83_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~119_combout\);

-- Location: LCCOMB_X68_Y31_N20
\EXE|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~15_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \CTL|ALUSrc~combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~15_combout\);

-- Location: FF_X67_Y30_N27
\ID|register_array[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~45_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][17]~q\);

-- Location: FF_X58_Y30_N3
\ID|register_array[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][17]~q\);

-- Location: FF_X58_Y30_N29
\ID|register_array[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][17]~q\);

-- Location: LCCOMB_X58_Y30_N2
\ID|Mux14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[14][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[12][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[14][17]~q\,
	datad => \ID|register_array[12][17]~q\,
	combout => \ID|Mux14~17_combout\);

-- Location: FF_X59_Y30_N29
\ID|register_array[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][17]~q\);

-- Location: LCCOMB_X59_Y30_N14
\ID|Mux14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux14~17_combout\ & (\ID|register_array[15][17]~q\)) # (!\ID|Mux14~17_combout\ & ((\ID|register_array[13][17]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][17]~q\,
	datac => \ID|Mux14~17_combout\,
	datad => \ID|register_array[13][17]~q\,
	combout => \ID|Mux14~18_combout\);

-- Location: FF_X60_Y37_N23
\ID|register_array[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][17]~q\);

-- Location: FF_X60_Y37_N5
\ID|register_array[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][17]~q\);

-- Location: FF_X59_Y35_N27
\ID|register_array[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][17]~q\);

-- Location: FF_X58_Y35_N9
\ID|register_array[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][17]~q\);

-- Location: LCCOMB_X59_Y35_N26
\ID|Mux14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[6][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[4][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[6][17]~q\,
	datad => \ID|register_array[4][17]~q\,
	combout => \ID|Mux14~12_combout\);

-- Location: FF_X60_Y35_N15
\ID|register_array[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][17]~q\);

-- Location: FF_X59_Y35_N13
\ID|register_array[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][17]~q\);

-- Location: LCCOMB_X60_Y35_N14
\ID|Mux14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~13_combout\ = (\ID|Mux14~12_combout\ & (((\ID|register_array[7][17]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux14~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][17]~q\,
	datad => \ID|register_array[7][17]~q\,
	combout => \ID|Mux14~13_combout\);

-- Location: FF_X60_Y38_N17
\ID|register_array[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][17]~q\);

-- Location: LCCOMB_X60_Y38_N26
\ID|Mux14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux14~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|Mux8~3_combout\ & \ID|register_array[1][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~13_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|register_array[1][17]~q\,
	combout => \ID|Mux14~14_combout\);

-- Location: LCCOMB_X60_Y37_N4
\ID|Mux14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux14~14_combout\ & (\ID|register_array[3][17]~q\)) # (!\ID|Mux14~14_combout\ & ((\ID|register_array[2][17]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][17]~q\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][17]~q\,
	datad => \ID|Mux14~14_combout\,
	combout => \ID|Mux14~15_combout\);

-- Location: FF_X65_Y37_N9
\ID|register_array[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][17]~q\);

-- Location: FF_X65_Y37_N11
\ID|register_array[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][17]~q\);

-- Location: LCCOMB_X65_Y37_N8
\ID|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][17]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][17]~q\,
	datad => \ID|register_array[19][17]~q\,
	combout => \ID|Mux14~9_combout\);

-- Location: FF_X66_Y37_N25
\ID|register_array[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][17]~q\);

-- Location: FF_X66_Y37_N19
\ID|register_array[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][17]~q\);

-- Location: LCCOMB_X66_Y37_N24
\ID|Mux14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~10_combout\ = (\ID|Mux14~9_combout\ & (((\ID|register_array[31][17]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux14~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][17]~q\,
	datad => \ID|register_array[31][17]~q\,
	combout => \ID|Mux14~10_combout\);

-- Location: FF_X67_Y33_N15
\ID|register_array[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][17]~q\);

-- Location: FF_X67_Y33_N21
\ID|register_array[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][17]~q\);

-- Location: LCCOMB_X67_Y33_N20
\ID|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][17]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][17]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[17][17]~q\,
	datac => \ID|register_array[25][17]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux14~2_combout\);

-- Location: FF_X66_Y33_N17
\ID|register_array[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][17]~q\);

-- Location: FF_X66_Y33_N11
\ID|register_array[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][17]~q\);

-- Location: LCCOMB_X66_Y33_N16
\ID|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~3_combout\ = (\ID|Mux14~2_combout\ & (((\ID|register_array[29][17]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux14~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][17]~q\,
	datad => \ID|register_array[29][17]~q\,
	combout => \ID|Mux14~3_combout\);

-- Location: FF_X61_Y31_N15
\ID|register_array[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][17]~q\);

-- Location: FF_X65_Y31_N25
\ID|register_array[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][17]~q\);

-- Location: LCCOMB_X65_Y31_N24
\ID|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][17]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][17]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][17]~q\,
	datac => \ID|register_array[24][17]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux14~6_combout\);

-- Location: FF_X65_Y31_N27
\ID|register_array[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][17]~q\);

-- Location: FF_X66_Y30_N1
\ID|register_array[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][17]~q\);

-- Location: LCCOMB_X66_Y30_N0
\ID|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~7_combout\ = (\ID|Mux14~6_combout\ & ((\ID|register_array[28][17]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux14~6_combout\ & (((\ID|register_array[20][17]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~6_combout\,
	datab => \ID|register_array[28][17]~q\,
	datac => \ID|register_array[20][17]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux14~7_combout\);

-- Location: FF_X65_Y36_N17
\ID|register_array[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][17]~q\);

-- Location: FF_X65_Y36_N27
\ID|register_array[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][17]~q\);

-- Location: LCCOMB_X65_Y36_N16
\ID|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][17]~q\,
	datad => \ID|register_array[18][17]~q\,
	combout => \ID|Mux14~4_combout\);

-- Location: FF_X59_Y29_N25
\ID|register_array[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][17]~q\);

-- Location: FF_X59_Y29_N3
\ID|register_array[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][17]~q\);

-- Location: LCCOMB_X59_Y29_N24
\ID|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~5_combout\ = (\ID|Mux14~4_combout\ & (((\ID|register_array[30][17]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux14~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][17]~q\,
	datad => \ID|register_array[30][17]~q\,
	combout => \ID|Mux14~5_combout\);

-- Location: LCCOMB_X67_Y31_N26
\ID|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux14~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux14~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux14~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux14~8_combout\);

-- Location: LCCOMB_X67_Y31_N28
\ID|Mux14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~11_combout\ = (\ID|Mux14~8_combout\ & ((\ID|Mux14~10_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux14~8_combout\ & (((\ID|Mux14~3_combout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~10_combout\,
	datab => \ID|Mux14~3_combout\,
	datac => \ID|Mux14~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux14~11_combout\);

-- Location: LCCOMB_X60_Y33_N0
\ID|Mux14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux14~11_combout\) # (\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & (\ID|Mux14~15_combout\ & ((!\ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~15_combout\,
	datab => \ID|Mux14~11_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux14~16_combout\);

-- Location: FF_X59_Y30_N3
\ID|register_array[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][17]~q\);

-- Location: FF_X61_Y30_N1
\ID|register_array[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][17]~q\);

-- Location: FF_X60_Y30_N3
\ID|register_array[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][17]~q\);

-- Location: LCCOMB_X60_Y30_N2
\ID|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][17]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][17]~q\,
	datad => \ID|register_array[8][17]~q\,
	combout => \ID|Mux14~0_combout\);

-- Location: LCCOMB_X61_Y30_N0
\ID|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux14~0_combout\ & (\ID|register_array[11][17]~q\)) # (!\ID|Mux14~0_combout\ & ((\ID|register_array[10][17]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[11][17]~q\,
	datac => \ID|register_array[10][17]~q\,
	datad => \ID|Mux14~0_combout\,
	combout => \ID|Mux14~1_combout\);

-- Location: LCCOMB_X60_Y30_N6
\ID|Mux14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux14~19_combout\ = (\ID|Mux14~16_combout\ & ((\ID|Mux14~18_combout\) # ((!\ID|Mux8~0_combout\)))) # (!\ID|Mux14~16_combout\ & (((\ID|Mux14~1_combout\ & \ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~18_combout\,
	datab => \ID|Mux14~16_combout\,
	datac => \ID|Mux14~1_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux14~19_combout\);

-- Location: LCCOMB_X68_Y28_N4
\EXE|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~16_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~16_combout\);

-- Location: LCCOMB_X69_Y29_N20
\EXE|Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~70_combout\ = ((\ID|Mux14~19_combout\ $ (\EXE|Add1~16_combout\ $ (!\EXE|Add1~69\)))) # (GND)
-- \EXE|Add1~71\ = CARRY((\ID|Mux14~19_combout\ & ((\EXE|Add1~16_combout\) # (!\EXE|Add1~69\))) # (!\ID|Mux14~19_combout\ & (\EXE|Add1~16_combout\ & !\EXE|Add1~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~19_combout\,
	datab => \EXE|Add1~16_combout\,
	datad => VCC,
	cin => \EXE|Add1~69\,
	combout => \EXE|Add1~70_combout\,
	cout => \EXE|Add1~71\);

-- Location: LCCOMB_X69_Y29_N22
\EXE|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~72_combout\ = (\ID|Mux13~19_combout\ & ((\EXE|Add1~15_combout\ & (\EXE|Add1~71\ & VCC)) # (!\EXE|Add1~15_combout\ & (!\EXE|Add1~71\)))) # (!\ID|Mux13~19_combout\ & ((\EXE|Add1~15_combout\ & (!\EXE|Add1~71\)) # (!\EXE|Add1~15_combout\ & 
-- ((\EXE|Add1~71\) # (GND)))))
-- \EXE|Add1~73\ = CARRY((\ID|Mux13~19_combout\ & (!\EXE|Add1~15_combout\ & !\EXE|Add1~71\)) # (!\ID|Mux13~19_combout\ & ((!\EXE|Add1~71\) # (!\EXE|Add1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~19_combout\,
	datab => \EXE|Add1~15_combout\,
	datad => VCC,
	cin => \EXE|Add1~71\,
	combout => \EXE|Add1~72_combout\,
	cout => \EXE|Add1~73\);

-- Location: LCCOMB_X68_Y29_N12
\EXE|ALU_Result[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[18]~20_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~119_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~119_combout\,
	datad => \EXE|Add1~72_combout\,
	combout => \EXE|ALU_Result[18]~20_combout\);

-- Location: LCCOMB_X68_Y28_N16
\EXE|Binput[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[20]~85_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & (\ID|Mux43~19_combout\)))) # (!\CTL|Equal2~0_combout\ & 
-- (\ID|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[20]~85_combout\);

-- Location: FF_X66_Y33_N15
\ID|register_array[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][20]~q\);

-- Location: FF_X66_Y33_N5
\ID|register_array[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][20]~q\);

-- Location: FF_X67_Y33_N3
\ID|register_array[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][20]~q\);

-- Location: FF_X67_Y33_N17
\ID|register_array[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][20]~q\);

-- Location: LCCOMB_X67_Y33_N16
\ID|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][20]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][20]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[17][20]~q\,
	datac => \ID|register_array[25][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux11~2_combout\);

-- Location: LCCOMB_X66_Y33_N4
\ID|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux11~2_combout\ & (\ID|register_array[29][20]~q\)) # (!\ID|Mux11~2_combout\ & ((\ID|register_array[21][20]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[29][20]~q\,
	datac => \ID|register_array[21][20]~q\,
	datad => \ID|Mux11~2_combout\,
	combout => \ID|Mux11~3_combout\);

-- Location: FF_X62_Y31_N23
\ID|register_array[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][20]~q\);

-- Location: FF_X61_Y31_N1
\ID|register_array[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][20]~q\);

-- Location: FF_X61_Y31_N3
\ID|register_array[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][20]~q\);

-- Location: LCCOMB_X61_Y31_N0
\ID|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][20]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][20]~q\,
	datad => \ID|register_array[16][20]~q\,
	combout => \ID|Mux11~4_combout\);

-- Location: FF_X62_Y31_N21
\ID|register_array[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][20]~q\);

-- Location: LCCOMB_X62_Y31_N20
\ID|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~5_combout\ = (\ID|Mux11~4_combout\ & ((\ID|register_array[28][20]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux11~4_combout\ & (((\ID|register_array[20][20]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][20]~q\,
	datab => \ID|Mux11~4_combout\,
	datac => \ID|register_array[20][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux11~5_combout\);

-- Location: LCCOMB_X59_Y35_N20
\ID|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux11~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux11~3_combout\,
	datac => \ID|Mux11~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux11~6_combout\);

-- Location: FF_X61_Y34_N27
\ID|register_array[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][20]~q\);

-- Location: FF_X61_Y34_N17
\ID|register_array[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][20]~q\);

-- Location: LCCOMB_X61_Y34_N16
\ID|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][20]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][20]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux11~7_combout\);

-- Location: FF_X62_Y34_N3
\ID|register_array[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][20]~q\);

-- Location: FF_X62_Y34_N25
\ID|register_array[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][20]~q\);

-- Location: LCCOMB_X62_Y34_N24
\ID|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~8_combout\ = (\ID|Mux11~7_combout\ & ((\ID|register_array[31][20]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux11~7_combout\ & (((\ID|register_array[27][20]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~7_combout\,
	datab => \ID|register_array[31][20]~q\,
	datac => \ID|register_array[27][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux11~8_combout\);

-- Location: FF_X58_Y29_N25
\ID|register_array[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][20]~q\);

-- Location: FF_X58_Y29_N3
\ID|register_array[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][20]~q\);

-- Location: LCCOMB_X58_Y29_N24
\ID|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][20]~q\,
	datad => \ID|register_array[18][20]~q\,
	combout => \ID|Mux11~0_combout\);

-- Location: FF_X59_Y29_N1
\ID|register_array[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][20]~q\);

-- Location: FF_X59_Y29_N19
\ID|register_array[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][20]~q\);

-- Location: LCCOMB_X59_Y29_N0
\ID|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux11~0_combout\ & ((\ID|register_array[30][20]~q\))) # (!\ID|Mux11~0_combout\ & (\ID|register_array[26][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux11~0_combout\,
	datac => \ID|register_array[26][20]~q\,
	datad => \ID|register_array[30][20]~q\,
	combout => \ID|Mux11~1_combout\);

-- Location: LCCOMB_X59_Y31_N24
\ID|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~9_combout\ = (\ID|Mux11~6_combout\ & ((\ID|Mux11~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux11~6_combout\ & (((\ID|Mux11~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~6_combout\,
	datab => \ID|Mux11~8_combout\,
	datac => \ID|Mux11~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux11~9_combout\);

-- Location: FF_X59_Y30_N25
\ID|register_array[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][20]~q\);

-- Location: FF_X60_Y30_N9
\ID|register_array[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][20]~q\);

-- Location: FF_X61_Y30_N25
\ID|register_array[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][20]~q\);

-- Location: FF_X60_Y30_N11
\ID|register_array[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][20]~q\);

-- Location: LCCOMB_X61_Y30_N24
\ID|Mux11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][20]~q\,
	datad => \ID|register_array[8][20]~q\,
	combout => \ID|Mux11~10_combout\);

-- Location: LCCOMB_X60_Y30_N8
\ID|Mux11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux11~10_combout\ & (\ID|register_array[11][20]~q\)) # (!\ID|Mux11~10_combout\ & ((\ID|register_array[9][20]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[11][20]~q\,
	datac => \ID|register_array[9][20]~q\,
	datad => \ID|Mux11~10_combout\,
	combout => \ID|Mux11~11_combout\);

-- Location: FF_X61_Y36_N23
\ID|register_array[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][20]~q\);

-- Location: FF_X61_Y36_N21
\ID|register_array[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][20]~q\);

-- Location: FF_X59_Y38_N1
\ID|register_array[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][20]~q\);

-- Location: FF_X58_Y38_N3
\ID|register_array[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][20]~q\);

-- Location: FF_X59_Y38_N7
\ID|register_array[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][20]~q\);

-- Location: LCCOMB_X58_Y38_N2
\ID|Mux11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][20]~q\,
	datad => \ID|register_array[4][20]~q\,
	combout => \ID|Mux11~12_combout\);

-- Location: FF_X60_Y38_N5
\ID|register_array[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][20]~q\);

-- Location: LCCOMB_X60_Y38_N4
\ID|Mux11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~13_combout\ = (\ID|Mux11~12_combout\ & ((\ID|register_array[7][20]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux11~12_combout\ & (((\ID|register_array[6][20]~q\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][20]~q\,
	datab => \ID|Mux11~12_combout\,
	datac => \ID|register_array[6][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux11~13_combout\);

-- Location: FF_X60_Y38_N3
\ID|register_array[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][20]~q\);

-- Location: LCCOMB_X60_Y38_N14
\ID|Mux11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux11~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][20]~q\))))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux11~13_combout\,
	datad => \ID|register_array[1][20]~q\,
	combout => \ID|Mux11~14_combout\);

-- Location: LCCOMB_X61_Y36_N20
\ID|Mux11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux11~14_combout\ & (\ID|register_array[3][20]~q\)) # (!\ID|Mux11~14_combout\ & ((\ID|register_array[2][20]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][20]~q\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][20]~q\,
	datad => \ID|Mux11~14_combout\,
	combout => \ID|Mux11~15_combout\);

-- Location: LCCOMB_X59_Y32_N16
\ID|Mux11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & (\ID|Mux11~11_combout\)) # (!\ID|Mux8~0_combout\ & ((\ID|Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux11~11_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux11~15_combout\,
	combout => \ID|Mux11~16_combout\);

-- Location: FF_X63_Y30_N19
\ID|register_array[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][20]~q\);

-- Location: LCCOMB_X61_Y30_N26
\ID|Mux11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[13][20]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][20]~q\,
	datad => \ID|register_array[12][20]~q\,
	combout => \ID|Mux11~17_combout\);

-- Location: FF_X66_Y29_N19
\ID|register_array[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~42_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][20]~q\);

-- Location: FF_X66_Y29_N9
\ID|register_array[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][20]~q\);

-- Location: LCCOMB_X66_Y29_N20
\ID|Mux11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~18_combout\ = (\ID|Mux11~17_combout\ & ((\ID|register_array[15][20]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux11~17_combout\ & (((\ID|register_array[14][20]~q\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~17_combout\,
	datab => \ID|register_array[15][20]~q\,
	datac => \ID|register_array[14][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux11~18_combout\);

-- Location: LCCOMB_X66_Y29_N6
\ID|Mux11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux11~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux11~16_combout\ & ((\ID|Mux11~18_combout\))) # (!\ID|Mux11~16_combout\ & (\ID|Mux11~9_combout\)))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~9_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux11~16_combout\,
	datad => \ID|Mux11~18_combout\,
	combout => \ID|Mux11~19_combout\);

-- Location: LCCOMB_X66_Y29_N2
\EXE|Add1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~121_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\EXE|Binput[20]~85_combout\) # (\ID|Mux11~19_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\EXE|Binput[20]~85_combout\ & \ID|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|Binput[20]~85_combout\,
	datad => \ID|Mux11~19_combout\,
	combout => \EXE|Add1~121_combout\);

-- Location: LCCOMB_X68_Y28_N2
\EXE|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~13_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~13_combout\);

-- Location: LCCOMB_X70_Y29_N2
\EXE|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~14_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \CTL|ALUSrc~combout\,
	datac => \ID|Mux44~19_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \EXE|Add1~14_combout\);

-- Location: FF_X60_Y30_N21
\ID|register_array[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][19]~q\);

-- Location: LCCOMB_X60_Y30_N20
\ID|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][19]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][19]~q\,
	datac => \ID|register_array[9][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux12~0_combout\);

-- Location: FF_X60_Y32_N15
\ID|register_array[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][19]~q\);

-- Location: FF_X61_Y32_N29
\ID|register_array[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][19]~q\);

-- Location: LCCOMB_X60_Y32_N14
\ID|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux12~0_combout\ & ((\ID|register_array[11][19]~q\))) # (!\ID|Mux12~0_combout\ & (\ID|register_array[10][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux12~0_combout\,
	datac => \ID|register_array[10][19]~q\,
	datad => \ID|register_array[11][19]~q\,
	combout => \ID|Mux12~1_combout\);

-- Location: FF_X58_Y30_N21
\ID|register_array[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][19]~q\);

-- Location: FF_X58_Y30_N23
\ID|register_array[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][19]~q\);

-- Location: LCCOMB_X58_Y30_N20
\ID|Mux12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[14][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[14][19]~q\,
	datad => \ID|register_array[12][19]~q\,
	combout => \ID|Mux12~17_combout\);

-- Location: FF_X66_Y29_N17
\ID|register_array[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~43_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][19]~q\);

-- Location: FF_X66_Y34_N21
\ID|register_array[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][19]~q\);

-- Location: LCCOMB_X66_Y34_N14
\ID|Mux12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~18_combout\ = (\ID|Mux12~17_combout\ & ((\ID|register_array[15][19]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux12~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|register_array[13][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~17_combout\,
	datab => \ID|register_array[15][19]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|register_array[13][19]~q\,
	combout => \ID|Mux12~18_combout\);

-- Location: FF_X61_Y36_N27
\ID|register_array[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][19]~q\);

-- Location: FF_X61_Y36_N9
\ID|register_array[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][19]~q\);

-- Location: FF_X60_Y36_N13
\ID|register_array[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][19]~q\);

-- Location: FF_X59_Y35_N9
\ID|register_array[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][19]~q\);

-- Location: FF_X60_Y35_N19
\ID|register_array[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][19]~q\);

-- Location: FF_X59_Y38_N27
\ID|register_array[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][19]~q\);

-- Location: FF_X59_Y35_N31
\ID|register_array[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][19]~q\);

-- Location: LCCOMB_X59_Y35_N30
\ID|Mux12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][19]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][19]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][19]~q\,
	datac => \ID|register_array[6][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux12~12_combout\);

-- Location: LCCOMB_X60_Y35_N18
\ID|Mux12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux12~12_combout\ & (\ID|register_array[7][19]~q\)) # (!\ID|Mux12~12_combout\ & ((\ID|register_array[5][19]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][19]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][19]~q\,
	datad => \ID|Mux12~12_combout\,
	combout => \ID|Mux12~13_combout\);

-- Location: LCCOMB_X60_Y38_N0
\ID|Mux12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux12~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][19]~q\)))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][19]~q\,
	datab => \ID|Mux12~13_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|Mux8~4_combout\,
	combout => \ID|Mux12~14_combout\);

-- Location: LCCOMB_X61_Y36_N8
\ID|Mux12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux12~14_combout\ & (\ID|register_array[3][19]~q\)) # (!\ID|Mux12~14_combout\ & ((\ID|register_array[2][19]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][19]~q\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][19]~q\,
	datad => \ID|Mux12~14_combout\,
	combout => \ID|Mux12~15_combout\);

-- Location: FF_X67_Y33_N23
\ID|register_array[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][19]~q\);

-- Location: FF_X67_Y33_N13
\ID|register_array[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][19]~q\);

-- Location: LCCOMB_X67_Y33_N12
\ID|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][19]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][19]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][19]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux12~2_combout\);

-- Location: FF_X66_Y33_N9
\ID|register_array[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][19]~q\);

-- Location: FF_X66_Y33_N19
\ID|register_array[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][19]~q\);

-- Location: LCCOMB_X66_Y33_N8
\ID|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~3_combout\ = (\ID|Mux12~2_combout\ & (((\ID|register_array[29][19]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux12~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][19]~q\,
	datad => \ID|register_array[29][19]~q\,
	combout => \ID|Mux12~3_combout\);

-- Location: FF_X61_Y34_N21
\ID|register_array[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][19]~q\);

-- Location: FF_X61_Y34_N15
\ID|register_array[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][19]~q\);

-- Location: LCCOMB_X61_Y34_N20
\ID|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][19]~q\,
	datad => \ID|register_array[19][19]~q\,
	combout => \ID|Mux12~9_combout\);

-- Location: FF_X62_Y34_N21
\ID|register_array[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][19]~q\);

-- Location: FF_X62_Y34_N7
\ID|register_array[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][19]~q\);

-- Location: LCCOMB_X62_Y34_N20
\ID|Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux12~9_combout\ & ((\ID|register_array[31][19]~q\))) # (!\ID|Mux12~9_combout\ & (\ID|register_array[27][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux12~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux12~9_combout\,
	datac => \ID|register_array[27][19]~q\,
	datad => \ID|register_array[31][19]~q\,
	combout => \ID|Mux12~10_combout\);

-- Location: FF_X58_Y29_N31
\ID|register_array[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][19]~q\);

-- Location: FF_X58_Y29_N29
\ID|register_array[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][19]~q\);

-- Location: LCCOMB_X58_Y29_N28
\ID|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][19]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][19]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux12~4_combout\);

-- Location: FF_X58_Y34_N29
\ID|register_array[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][19]~q\);

-- Location: FF_X58_Y34_N15
\ID|register_array[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][19]~q\);

-- Location: LCCOMB_X58_Y34_N28
\ID|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~5_combout\ = (\ID|Mux12~4_combout\ & (((\ID|register_array[30][19]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux12~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][19]~q\,
	datad => \ID|register_array[30][19]~q\,
	combout => \ID|Mux12~5_combout\);

-- Location: FF_X70_Y35_N23
\ID|register_array[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][19]~q\);

-- Location: FF_X70_Y35_N29
\ID|register_array[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][19]~q\);

-- Location: LCCOMB_X70_Y35_N28
\ID|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][19]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][19]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux12~6_combout\);

-- Location: FF_X72_Y35_N27
\ID|register_array[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][19]~q\);

-- Location: FF_X72_Y35_N29
\ID|register_array[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][19]~q\);

-- Location: LCCOMB_X72_Y35_N26
\ID|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux12~6_combout\ & ((\ID|register_array[28][19]~q\))) # (!\ID|Mux12~6_combout\ & (\ID|register_array[20][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux12~6_combout\,
	datac => \ID|register_array[20][19]~q\,
	datad => \ID|register_array[28][19]~q\,
	combout => \ID|Mux12~7_combout\);

-- Location: LCCOMB_X66_Y34_N6
\ID|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux12~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux12~7_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux12~5_combout\,
	datac => \ID|Mux12~7_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux12~8_combout\);

-- Location: LCCOMB_X66_Y34_N8
\ID|Mux12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux12~8_combout\ & ((\ID|Mux12~10_combout\))) # (!\ID|Mux12~8_combout\ & (\ID|Mux12~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux12~3_combout\,
	datac => \ID|Mux12~10_combout\,
	datad => \ID|Mux12~8_combout\,
	combout => \ID|Mux12~11_combout\);

-- Location: LCCOMB_X66_Y34_N26
\ID|Mux12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux12~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~15_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux12~11_combout\,
	combout => \ID|Mux12~16_combout\);

-- Location: LCCOMB_X66_Y34_N24
\ID|Mux12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux12~19_combout\ = (\ID|Mux12~16_combout\ & (((\ID|Mux12~18_combout\) # (!\ID|Mux8~0_combout\)))) # (!\ID|Mux12~16_combout\ & (\ID|Mux12~1_combout\ & ((\ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~1_combout\,
	datab => \ID|Mux12~18_combout\,
	datac => \ID|Mux12~16_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux12~19_combout\);

-- Location: LCCOMB_X69_Y29_N24
\EXE|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~74_combout\ = ((\EXE|Add1~14_combout\ $ (\ID|Mux12~19_combout\ $ (!\EXE|Add1~73\)))) # (GND)
-- \EXE|Add1~75\ = CARRY((\EXE|Add1~14_combout\ & ((\ID|Mux12~19_combout\) # (!\EXE|Add1~73\))) # (!\EXE|Add1~14_combout\ & (\ID|Mux12~19_combout\ & !\EXE|Add1~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~14_combout\,
	datab => \ID|Mux12~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~73\,
	combout => \EXE|Add1~74_combout\,
	cout => \EXE|Add1~75\);

-- Location: LCCOMB_X69_Y29_N26
\EXE|Add1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~76_combout\ = (\ID|Mux11~19_combout\ & ((\EXE|Add1~13_combout\ & (\EXE|Add1~75\ & VCC)) # (!\EXE|Add1~13_combout\ & (!\EXE|Add1~75\)))) # (!\ID|Mux11~19_combout\ & ((\EXE|Add1~13_combout\ & (!\EXE|Add1~75\)) # (!\EXE|Add1~13_combout\ & 
-- ((\EXE|Add1~75\) # (GND)))))
-- \EXE|Add1~77\ = CARRY((\ID|Mux11~19_combout\ & (!\EXE|Add1~13_combout\ & !\EXE|Add1~75\)) # (!\ID|Mux11~19_combout\ & ((!\EXE|Add1~75\) # (!\EXE|Add1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~19_combout\,
	datab => \EXE|Add1~13_combout\,
	datad => VCC,
	cin => \EXE|Add1~75\,
	combout => \EXE|Add1~76_combout\,
	cout => \EXE|Add1~77\);

-- Location: LCCOMB_X66_Y29_N4
\EXE|ALU_Result[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[20]~22_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~121_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~121_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~76_combout\,
	combout => \EXE|ALU_Result[20]~22_combout\);

-- Location: LCCOMB_X72_Y35_N8
\EXE|Binput[22]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[22]~87_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux41~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal2~0_combout\,
	combout => \EXE|Binput[22]~87_combout\);

-- Location: FF_X66_Y33_N7
\ID|register_array[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][22]~q\);

-- Location: FF_X66_Y33_N13
\ID|register_array[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][22]~q\);

-- Location: FF_X67_Y33_N19
\ID|register_array[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][22]~q\);

-- Location: FF_X67_Y33_N9
\ID|register_array[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][22]~q\);

-- Location: LCCOMB_X67_Y33_N8
\ID|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][22]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][22]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[17][22]~q\,
	datac => \ID|register_array[25][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux9~2_combout\);

-- Location: LCCOMB_X66_Y33_N12
\ID|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux9~2_combout\ & (\ID|register_array[29][22]~q\)) # (!\ID|Mux9~2_combout\ & ((\ID|register_array[21][22]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][22]~q\,
	datad => \ID|Mux9~2_combout\,
	combout => \ID|Mux9~3_combout\);

-- Location: FF_X66_Y31_N17
\ID|register_array[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][22]~q\);

-- Location: FF_X65_Y31_N15
\ID|register_array[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][22]~q\);

-- Location: LCCOMB_X65_Y31_N14
\ID|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][22]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][22]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][22]~q\,
	datac => \ID|register_array[24][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux9~4_combout\);

-- Location: FF_X62_Y31_N31
\ID|register_array[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][22]~q\);

-- Location: FF_X62_Y31_N1
\ID|register_array[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][22]~q\);

-- Location: LCCOMB_X62_Y31_N30
\ID|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~5_combout\ = (\ID|Mux9~4_combout\ & (((\ID|register_array[28][22]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux9~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[20][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][22]~q\,
	datad => \ID|register_array[28][22]~q\,
	combout => \ID|Mux9~5_combout\);

-- Location: LCCOMB_X62_Y31_N10
\ID|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux9~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux9~5_combout\ & !\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~3_combout\,
	datab => \ID|Mux9~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux9~6_combout\);

-- Location: FF_X59_Y29_N27
\ID|register_array[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][22]~q\);

-- Location: FF_X59_Y29_N17
\ID|register_array[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][22]~q\);

-- Location: FF_X58_Y29_N27
\ID|register_array[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][22]~q\);

-- Location: FF_X58_Y29_N17
\ID|register_array[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][22]~q\);

-- Location: LCCOMB_X58_Y29_N16
\ID|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][22]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux9~0_combout\);

-- Location: LCCOMB_X59_Y29_N16
\ID|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux9~0_combout\ & (\ID|register_array[30][22]~q\)) # (!\ID|Mux9~0_combout\ & ((\ID|register_array[26][22]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][22]~q\,
	datad => \ID|Mux9~0_combout\,
	combout => \ID|Mux9~1_combout\);

-- Location: FF_X62_Y34_N27
\ID|register_array[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][22]~q\);

-- Location: FF_X61_Y34_N25
\ID|register_array[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][22]~q\);

-- Location: FF_X61_Y34_N3
\ID|register_array[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][22]~q\);

-- Location: LCCOMB_X61_Y34_N24
\ID|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][22]~q\,
	datad => \ID|register_array[19][22]~q\,
	combout => \ID|Mux9~7_combout\);

-- Location: FF_X62_Y34_N17
\ID|register_array[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][22]~q\);

-- Location: LCCOMB_X62_Y34_N16
\ID|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~8_combout\ = (\ID|Mux9~7_combout\ & ((\ID|register_array[31][22]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux9~7_combout\ & (((\ID|register_array[27][22]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][22]~q\,
	datab => \ID|Mux9~7_combout\,
	datac => \ID|register_array[27][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux9~8_combout\);

-- Location: LCCOMB_X62_Y31_N12
\ID|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~9_combout\ = (\ID|Mux9~6_combout\ & (((\ID|Mux9~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux9~6_combout\ & (\ID|Mux9~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~6_combout\,
	datab => \ID|Mux9~1_combout\,
	datac => \ID|Mux9~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux9~9_combout\);

-- Location: FF_X61_Y36_N31
\ID|register_array[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][22]~q\);

-- Location: FF_X61_Y36_N29
\ID|register_array[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][22]~q\);

-- Location: FF_X57_Y38_N23
\ID|register_array[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][22]~q\);

-- Location: FF_X57_Y38_N13
\ID|register_array[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][22]~q\);

-- Location: FF_X59_Y38_N13
\ID|register_array[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][22]~q\);

-- Location: FF_X58_Y38_N9
\ID|register_array[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][22]~q\);

-- Location: LCCOMB_X58_Y38_N8
\ID|Mux9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[5][22]~q\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][22]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][22]~q\,
	datac => \ID|register_array[5][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux9~12_combout\);

-- Location: LCCOMB_X57_Y38_N12
\ID|Mux9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux9~12_combout\ & (\ID|register_array[7][22]~q\)) # (!\ID|Mux9~12_combout\ & ((\ID|register_array[6][22]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][22]~q\,
	datad => \ID|Mux9~12_combout\,
	combout => \ID|Mux9~13_combout\);

-- Location: FF_X60_Y39_N17
\ID|register_array[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][22]~q\);

-- Location: LCCOMB_X60_Y39_N2
\ID|Mux9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux9~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][22]~q\))))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux9~13_combout\,
	datad => \ID|register_array[1][22]~q\,
	combout => \ID|Mux9~14_combout\);

-- Location: LCCOMB_X61_Y36_N28
\ID|Mux9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux9~14_combout\ & (\ID|register_array[3][22]~q\)) # (!\ID|Mux9~14_combout\ & ((\ID|register_array[2][22]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][22]~q\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][22]~q\,
	datad => \ID|Mux9~14_combout\,
	combout => \ID|Mux9~15_combout\);

-- Location: FF_X62_Y32_N31
\ID|register_array[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][22]~q\);

-- Location: FF_X62_Y32_N13
\ID|register_array[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][22]~q\);

-- Location: LCCOMB_X62_Y32_N12
\ID|Mux9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][22]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][22]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux9~10_combout\);

-- Location: FF_X63_Y32_N9
\ID|register_array[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][22]~q\);

-- Location: FF_X63_Y32_N3
\ID|register_array[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][22]~q\);

-- Location: LCCOMB_X63_Y32_N8
\ID|Mux9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~11_combout\ = (\ID|Mux9~10_combout\ & (((\ID|register_array[11][22]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux9~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][22]~q\,
	datad => \ID|register_array[11][22]~q\,
	combout => \ID|Mux9~11_combout\);

-- Location: LCCOMB_X62_Y31_N14
\ID|Mux9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\) # (\ID|Mux9~11_combout\)))) # (!\ID|Mux8~0_combout\ & (\ID|Mux9~15_combout\ & (!\ID|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux9~15_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux9~11_combout\,
	combout => \ID|Mux9~16_combout\);

-- Location: FF_X62_Y33_N27
\ID|register_array[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][22]~q\);

-- Location: FF_X62_Y33_N5
\ID|register_array[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][22]~q\);

-- Location: FF_X61_Y33_N27
\ID|register_array[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][22]~q\);

-- Location: LCCOMB_X61_Y33_N26
\ID|Mux9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][22]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux9~17_combout\);

-- Location: LCCOMB_X62_Y31_N16
\ID|Mux9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux9~17_combout\ & (\ID|register_array[15][22]~q\)) # (!\ID|Mux9~17_combout\ & ((\ID|register_array[14][22]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][22]~q\,
	datad => \ID|Mux9~17_combout\,
	combout => \ID|Mux9~18_combout\);

-- Location: LCCOMB_X62_Y31_N18
\ID|Mux9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux9~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux9~16_combout\ & ((\ID|Mux9~18_combout\))) # (!\ID|Mux9~16_combout\ & (\ID|Mux9~9_combout\)))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~9_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux9~16_combout\,
	datad => \ID|Mux9~18_combout\,
	combout => \ID|Mux9~19_combout\);

-- Location: LCCOMB_X68_Y29_N6
\EXE|Add1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~123_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\EXE|Binput[22]~87_combout\) # (\ID|Mux9~19_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\EXE|Binput[22]~87_combout\ & \ID|Mux9~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~0_combout\,
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \EXE|Binput[22]~87_combout\,
	datad => \ID|Mux9~19_combout\,
	combout => \EXE|Add1~123_combout\);

-- Location: LCCOMB_X68_Y28_N6
\EXE|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~11_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux41~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \ID|Mux41~19_combout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~11_combout\);

-- Location: FF_X62_Y32_N11
\ID|register_array[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][21]~q\);

-- Location: FF_X63_Y32_N5
\ID|register_array[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][21]~q\);

-- Location: LCCOMB_X63_Y32_N4
\ID|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][21]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][21]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[9][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux10~0_combout\);

-- Location: FF_X62_Y32_N25
\ID|register_array[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][21]~q\);

-- Location: FF_X65_Y32_N15
\ID|register_array[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][21]~q\);

-- Location: LCCOMB_X62_Y32_N24
\ID|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~1_combout\ = (\ID|Mux10~0_combout\ & (((\ID|register_array[11][21]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux10~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][21]~q\,
	datad => \ID|register_array[11][21]~q\,
	combout => \ID|Mux10~1_combout\);

-- Location: FF_X58_Y30_N17
\ID|register_array[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][21]~q\);

-- Location: FF_X58_Y30_N19
\ID|register_array[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][21]~q\);

-- Location: LCCOMB_X58_Y30_N16
\ID|Mux10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[14][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[12][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[14][21]~q\,
	datad => \ID|register_array[12][21]~q\,
	combout => \ID|Mux10~17_combout\);

-- Location: FF_X67_Y30_N25
\ID|register_array[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~41_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][21]~q\);

-- Location: FF_X65_Y32_N25
\ID|register_array[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][21]~q\);

-- Location: LCCOMB_X65_Y32_N10
\ID|Mux10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~18_combout\ = (\ID|Mux10~17_combout\ & ((\ID|register_array[15][21]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux10~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|register_array[13][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~17_combout\,
	datab => \ID|register_array[15][21]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|register_array[13][21]~q\,
	combout => \ID|Mux10~18_combout\);

-- Location: FF_X57_Y37_N1
\ID|register_array[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][21]~q\);

-- Location: FF_X57_Y37_N11
\ID|register_array[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][21]~q\);

-- Location: LCCOMB_X57_Y37_N0
\ID|Mux10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][21]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][21]~q\,
	datad => \ID|register_array[4][21]~q\,
	combout => \ID|Mux10~12_combout\);

-- Location: FF_X57_Y36_N25
\ID|register_array[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][21]~q\);

-- Location: FF_X57_Y36_N27
\ID|register_array[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][21]~q\);

-- Location: LCCOMB_X57_Y36_N24
\ID|Mux10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~13_combout\ = (\ID|Mux10~12_combout\ & (((\ID|register_array[7][21]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux10~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][21]~q\,
	datad => \ID|register_array[7][21]~q\,
	combout => \ID|Mux10~13_combout\);

-- Location: FF_X60_Y36_N25
\ID|register_array[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][21]~q\);

-- Location: LCCOMB_X60_Y36_N2
\ID|Mux10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux10~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][21]~q\))))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~13_combout\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux8~4_combout\,
	datad => \ID|register_array[1][21]~q\,
	combout => \ID|Mux10~14_combout\);

-- Location: FF_X61_Y36_N11
\ID|register_array[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][21]~q\);

-- Location: LCCOMB_X61_Y36_N0
\ID|Mux10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~15_combout\ = (\ID|Mux10~14_combout\ & (((\ID|register_array[3][21]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux10~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][21]~q\,
	datad => \ID|register_array[3][21]~q\,
	combout => \ID|Mux10~15_combout\);

-- Location: FF_X58_Y29_N13
\ID|register_array[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][21]~q\);

-- Location: FF_X58_Y29_N7
\ID|register_array[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][21]~q\);

-- Location: LCCOMB_X58_Y29_N12
\ID|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][21]~q\,
	datad => \ID|register_array[18][21]~q\,
	combout => \ID|Mux10~4_combout\);

-- Location: FF_X59_Y29_N15
\ID|register_array[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][21]~q\);

-- Location: FF_X59_Y29_N13
\ID|register_array[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][21]~q\);

-- Location: LCCOMB_X59_Y29_N12
\ID|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~5_combout\ = (\ID|Mux10~4_combout\ & ((\ID|register_array[30][21]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux10~4_combout\ & (((\ID|register_array[26][21]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~4_combout\,
	datab => \ID|register_array[30][21]~q\,
	datac => \ID|register_array[26][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux10~5_combout\);

-- Location: FF_X66_Y31_N29
\ID|register_array[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][21]~q\);

-- Location: FF_X65_Y31_N17
\ID|register_array[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][21]~q\);

-- Location: LCCOMB_X65_Y31_N16
\ID|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][21]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][21]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][21]~q\,
	datac => \ID|register_array[24][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux10~6_combout\);

-- Location: FF_X66_Y31_N3
\ID|register_array[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][21]~q\);

-- Location: FF_X65_Y31_N19
\ID|register_array[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][21]~q\);

-- Location: LCCOMB_X66_Y31_N2
\ID|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~7_combout\ = (\ID|Mux10~6_combout\ & (((\ID|register_array[28][21]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux10~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[20][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][21]~q\,
	datad => \ID|register_array[28][21]~q\,
	combout => \ID|Mux10~7_combout\);

-- Location: LCCOMB_X63_Y34_N16
\ID|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux10~5_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~5_combout\,
	datab => \ID|Mux10~7_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux10~8_combout\);

-- Location: FF_X67_Y33_N7
\ID|register_array[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][21]~q\);

-- Location: FF_X67_Y33_N5
\ID|register_array[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][21]~q\);

-- Location: LCCOMB_X67_Y33_N4
\ID|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][21]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][21]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][21]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux10~2_combout\);

-- Location: FF_X66_Y33_N1
\ID|register_array[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][21]~q\);

-- Location: FF_X66_Y33_N3
\ID|register_array[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][21]~q\);

-- Location: LCCOMB_X66_Y33_N0
\ID|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~3_combout\ = (\ID|Mux10~2_combout\ & (((\ID|register_array[29][21]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux10~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][21]~q\,
	datad => \ID|register_array[29][21]~q\,
	combout => \ID|Mux10~3_combout\);

-- Location: FF_X62_Y34_N31
\ID|register_array[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][21]~q\);

-- Location: FF_X61_Y34_N23
\ID|register_array[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][21]~q\);

-- Location: FF_X61_Y34_N29
\ID|register_array[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][21]~q\);

-- Location: LCCOMB_X61_Y34_N28
\ID|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][21]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][21]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux10~9_combout\);

-- Location: FF_X62_Y34_N13
\ID|register_array[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][21]~q\);

-- Location: LCCOMB_X62_Y34_N12
\ID|Mux10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~10_combout\ = (\ID|Mux10~9_combout\ & ((\ID|register_array[31][21]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux10~9_combout\ & (((\ID|register_array[27][21]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][21]~q\,
	datab => \ID|Mux10~9_combout\,
	datac => \ID|register_array[27][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux10~10_combout\);

-- Location: LCCOMB_X63_Y34_N18
\ID|Mux10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux10~8_combout\ & ((\ID|Mux10~10_combout\))) # (!\ID|Mux10~8_combout\ & (\ID|Mux10~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux10~8_combout\,
	datac => \ID|Mux10~3_combout\,
	datad => \ID|Mux10~10_combout\,
	combout => \ID|Mux10~11_combout\);

-- Location: LCCOMB_X63_Y34_N12
\ID|Mux10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux10~11_combout\) # (\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & (\ID|Mux10~15_combout\ & ((!\ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~15_combout\,
	datab => \ID|Mux10~11_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux10~16_combout\);

-- Location: LCCOMB_X63_Y34_N22
\ID|Mux10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux10~19_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux10~16_combout\ & ((\ID|Mux10~18_combout\))) # (!\ID|Mux10~16_combout\ & (\ID|Mux10~1_combout\)))) # (!\ID|Mux8~0_combout\ & (((\ID|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux10~1_combout\,
	datac => \ID|Mux10~18_combout\,
	datad => \ID|Mux10~16_combout\,
	combout => \ID|Mux10~19_combout\);

-- Location: LCCOMB_X68_Y28_N0
\EXE|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~12_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~12_combout\);

-- Location: LCCOMB_X69_Y29_N28
\EXE|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~78_combout\ = ((\ID|Mux10~19_combout\ $ (\EXE|Add1~12_combout\ $ (!\EXE|Add1~77\)))) # (GND)
-- \EXE|Add1~79\ = CARRY((\ID|Mux10~19_combout\ & ((\EXE|Add1~12_combout\) # (!\EXE|Add1~77\))) # (!\ID|Mux10~19_combout\ & (\EXE|Add1~12_combout\ & !\EXE|Add1~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~19_combout\,
	datab => \EXE|Add1~12_combout\,
	datad => VCC,
	cin => \EXE|Add1~77\,
	combout => \EXE|Add1~78_combout\,
	cout => \EXE|Add1~79\);

-- Location: LCCOMB_X69_Y29_N30
\EXE|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~80_combout\ = (\ID|Mux9~19_combout\ & ((\EXE|Add1~11_combout\ & (\EXE|Add1~79\ & VCC)) # (!\EXE|Add1~11_combout\ & (!\EXE|Add1~79\)))) # (!\ID|Mux9~19_combout\ & ((\EXE|Add1~11_combout\ & (!\EXE|Add1~79\)) # (!\EXE|Add1~11_combout\ & 
-- ((\EXE|Add1~79\) # (GND)))))
-- \EXE|Add1~81\ = CARRY((\ID|Mux9~19_combout\ & (!\EXE|Add1~11_combout\ & !\EXE|Add1~79\)) # (!\ID|Mux9~19_combout\ & ((!\EXE|Add1~79\) # (!\EXE|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~19_combout\,
	datab => \EXE|Add1~11_combout\,
	datad => VCC,
	cin => \EXE|Add1~79\,
	combout => \EXE|Add1~80_combout\,
	cout => \EXE|Add1~81\);

-- Location: LCCOMB_X68_Y29_N16
\EXE|ALU_Result[22]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[22]~24_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~123_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~123_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~80_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[22]~24_combout\);

-- Location: LCCOMB_X69_Y31_N24
\EXE|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~9_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux39~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux39~19_combout\,
	combout => \EXE|Add1~9_combout\);

-- Location: FF_X63_Y31_N25
\ID|register_array[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][24]~q\);

-- Location: FF_X62_Y33_N9
\ID|register_array[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][24]~q\);

-- Location: FF_X61_Y33_N25
\ID|register_array[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][24]~q\);

-- Location: LCCOMB_X61_Y33_N24
\ID|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][24]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][24]~q\,
	datac => \ID|register_array[13][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux7~17_combout\);

-- Location: FF_X63_Y31_N19
\ID|register_array[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~38_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][24]~q\);

-- Location: LCCOMB_X62_Y31_N26
\ID|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux7~17_combout\ & ((\ID|register_array[15][24]~q\))) # (!\ID|Mux7~17_combout\ & (\ID|register_array[14][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][24]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux7~17_combout\,
	datad => \ID|register_array[15][24]~q\,
	combout => \ID|Mux7~18_combout\);

-- Location: FF_X61_Y35_N23
\ID|register_array[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][24]~q\);

-- Location: FF_X57_Y38_N19
\ID|register_array[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][24]~q\);

-- Location: FF_X57_Y38_N25
\ID|register_array[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][24]~q\);

-- Location: FF_X59_Y36_N31
\ID|register_array[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][24]~q\);

-- Location: FF_X59_Y36_N1
\ID|register_array[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][24]~q\);

-- Location: LCCOMB_X59_Y36_N30
\ID|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][24]~q\,
	datad => \ID|register_array[4][24]~q\,
	combout => \ID|Mux7~12_combout\);

-- Location: LCCOMB_X57_Y38_N24
\ID|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux7~12_combout\ & (\ID|register_array[7][24]~q\)) # (!\ID|Mux7~12_combout\ & ((\ID|register_array[6][24]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[7][24]~q\,
	datac => \ID|register_array[6][24]~q\,
	datad => \ID|Mux7~12_combout\,
	combout => \ID|Mux7~13_combout\);

-- Location: FF_X60_Y36_N7
\ID|register_array[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][24]~q\);

-- Location: LCCOMB_X60_Y36_N16
\ID|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~14_combout\ = (\ID|Mux8~4_combout\ & (((\ID|Mux7~13_combout\)) # (!\ID|Mux8~3_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|Mux8~3_combout\ & ((\ID|register_array[1][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~4_combout\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux7~13_combout\,
	datad => \ID|register_array[1][24]~q\,
	combout => \ID|Mux7~14_combout\);

-- Location: FF_X61_Y35_N21
\ID|register_array[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][24]~q\);

-- Location: LCCOMB_X61_Y35_N20
\ID|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~15_combout\ = (\ID|Mux7~14_combout\ & ((\ID|register_array[3][24]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux7~14_combout\ & (((\ID|register_array[2][24]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][24]~q\,
	datab => \ID|Mux7~14_combout\,
	datac => \ID|register_array[2][24]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux7~15_combout\);

-- Location: FF_X63_Y32_N23
\ID|register_array[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][24]~q\);

-- Location: FF_X63_Y32_N29
\ID|register_array[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][24]~q\);

-- Location: FF_X62_Y32_N15
\ID|register_array[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][24]~q\);

-- Location: FF_X62_Y32_N1
\ID|register_array[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][24]~q\);

-- Location: LCCOMB_X62_Y32_N14
\ID|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][24]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[8][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][24]~q\,
	datad => \ID|register_array[8][24]~q\,
	combout => \ID|Mux7~10_combout\);

-- Location: LCCOMB_X63_Y32_N28
\ID|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux7~10_combout\ & (\ID|register_array[11][24]~q\)) # (!\ID|Mux7~10_combout\ & ((\ID|register_array[9][24]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][24]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][24]~q\,
	datad => \ID|Mux7~10_combout\,
	combout => \ID|Mux7~11_combout\);

-- Location: LCCOMB_X62_Y31_N24
\ID|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~16_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\) # ((\ID|Mux7~11_combout\)))) # (!\ID|Mux8~0_combout\ & (!\ID|Mux8~1_combout\ & (\ID|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux7~15_combout\,
	datad => \ID|Mux7~11_combout\,
	combout => \ID|Mux7~16_combout\);

-- Location: FF_X58_Y29_N9
\ID|register_array[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][24]~q\);

-- Location: FF_X58_Y29_N11
\ID|register_array[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][24]~q\);

-- Location: LCCOMB_X58_Y29_N8
\ID|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][24]~q\,
	datad => \ID|register_array[18][24]~q\,
	combout => \ID|Mux7~0_combout\);

-- Location: FF_X59_Y29_N11
\ID|register_array[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][24]~q\);

-- Location: LCCOMB_X59_Y29_N8
\ID|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~1_combout\ = (\ID|Mux7~0_combout\ & (((\ID|register_array[30][24]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux7~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][24]~q\,
	datad => \ID|register_array[30][24]~q\,
	combout => \ID|Mux7~1_combout\);

-- Location: FF_X61_Y34_N1
\ID|register_array[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][24]~q\);

-- Location: FF_X61_Y34_N11
\ID|register_array[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][24]~q\);

-- Location: LCCOMB_X61_Y34_N0
\ID|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][24]~q\,
	datad => \ID|register_array[19][24]~q\,
	combout => \ID|Mux7~7_combout\);

-- Location: FF_X62_Y34_N9
\ID|register_array[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][24]~q\);

-- Location: FF_X62_Y34_N19
\ID|register_array[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][24]~q\);

-- Location: LCCOMB_X62_Y34_N8
\ID|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~8_combout\ = (\ID|Mux7~7_combout\ & (((\ID|register_array[31][24]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux7~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][24]~q\,
	datad => \ID|register_array[31][24]~q\,
	combout => \ID|Mux7~8_combout\);

-- Location: FF_X66_Y31_N27
\ID|register_array[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][24]~q\);

-- Location: FF_X65_Y31_N9
\ID|register_array[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][24]~q\);

-- Location: LCCOMB_X65_Y31_N8
\ID|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][24]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][24]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][24]~q\,
	datac => \ID|register_array[24][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux7~4_combout\);

-- Location: FF_X62_Y31_N9
\ID|register_array[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][24]~q\);

-- Location: FF_X62_Y31_N3
\ID|register_array[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][24]~q\);

-- Location: LCCOMB_X62_Y31_N8
\ID|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~5_combout\ = (\ID|Mux7~4_combout\ & (((\ID|register_array[28][24]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux7~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[20][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][24]~q\,
	datad => \ID|register_array[28][24]~q\,
	combout => \ID|Mux7~5_combout\);

-- Location: FF_X69_Y36_N27
\ID|register_array[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][24]~q\);

-- Location: FF_X69_Y36_N25
\ID|register_array[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][24]~q\);

-- Location: FF_X70_Y36_N15
\ID|register_array[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][24]~q\);

-- Location: FF_X70_Y36_N21
\ID|register_array[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][24]~q\);

-- Location: LCCOMB_X70_Y36_N20
\ID|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][24]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][24]~q\,
	datac => \ID|register_array[25][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux7~2_combout\);

-- Location: LCCOMB_X69_Y36_N24
\ID|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux7~2_combout\ & (\ID|register_array[29][24]~q\)) # (!\ID|Mux7~2_combout\ & ((\ID|register_array[21][24]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][24]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][24]~q\,
	datad => \ID|Mux7~2_combout\,
	combout => \ID|Mux7~3_combout\);

-- Location: LCCOMB_X62_Y31_N4
\ID|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux7~3_combout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux7~5_combout\ & ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux7~5_combout\,
	datac => \ID|Mux7~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux7~6_combout\);

-- Location: LCCOMB_X62_Y31_N6
\ID|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~9_combout\ = (\ID|Mux7~6_combout\ & (((\ID|Mux7~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux7~6_combout\ & (\ID|Mux7~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~1_combout\,
	datab => \ID|Mux7~8_combout\,
	datac => \ID|Mux7~6_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux7~9_combout\);

-- Location: LCCOMB_X62_Y31_N28
\ID|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux7~19_combout\ = (\ID|Mux7~16_combout\ & ((\ID|Mux7~18_combout\) # ((!\ID|Mux8~1_combout\)))) # (!\ID|Mux7~16_combout\ & (((\ID|Mux8~1_combout\ & \ID|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~18_combout\,
	datab => \ID|Mux7~16_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux7~9_combout\,
	combout => \ID|Mux7~19_combout\);

-- Location: LCCOMB_X68_Y28_N12
\EXE|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~10_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux40~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \ID|Mux40~19_combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~10_combout\);

-- Location: FF_X63_Y30_N7
\ID|register_array[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][23]~q\);

-- Location: FF_X63_Y30_N25
\ID|register_array[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][23]~q\);

-- Location: LCCOMB_X63_Y30_N6
\ID|Mux8~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~22_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[14][23]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[12][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][23]~q\,
	datad => \ID|register_array[12][23]~q\,
	combout => \ID|Mux8~22_combout\);

-- Location: FF_X65_Y32_N3
\ID|register_array[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][23]~q\);

-- Location: LCCOMB_X65_Y32_N12
\ID|Mux8~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~23_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux8~22_combout\ & (\ID|register_array[15][23]~q\)) # (!\ID|Mux8~22_combout\ & ((\ID|register_array[13][23]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux8~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux8~22_combout\,
	datac => \ID|register_array[15][23]~q\,
	datad => \ID|register_array[13][23]~q\,
	combout => \ID|Mux8~23_combout\);

-- Location: FF_X61_Y32_N27
\ID|register_array[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][23]~q\);

-- Location: FF_X62_Y32_N3
\ID|register_array[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][23]~q\);

-- Location: LCCOMB_X61_Y32_N26
\ID|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][23]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][23]~q\,
	datad => \ID|register_array[8][23]~q\,
	combout => \ID|Mux8~5_combout\);

-- Location: FF_X66_Y32_N5
\ID|register_array[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][23]~q\);

-- Location: FF_X65_Y32_N9
\ID|register_array[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][23]~q\);

-- Location: LCCOMB_X66_Y32_N4
\ID|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~6_combout\ = (\ID|Mux8~5_combout\ & (((\ID|register_array[11][23]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux8~5_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][23]~q\,
	datad => \ID|register_array[11][23]~q\,
	combout => \ID|Mux8~6_combout\);

-- Location: FF_X59_Y29_N31
\ID|register_array[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][23]~q\);

-- Location: FF_X58_Y29_N15
\ID|register_array[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][23]~q\);

-- Location: FF_X58_Y29_N5
\ID|register_array[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][23]~q\);

-- Location: LCCOMB_X58_Y29_N4
\ID|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][23]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][23]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][23]~q\,
	datac => \ID|register_array[22][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux8~9_combout\);

-- Location: FF_X59_Y29_N29
\ID|register_array[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][23]~q\);

-- Location: LCCOMB_X59_Y29_N28
\ID|Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~10_combout\ = (\ID|Mux8~9_combout\ & ((\ID|register_array[30][23]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux8~9_combout\ & (((\ID|register_array[26][23]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][23]~q\,
	datab => \ID|Mux8~9_combout\,
	datac => \ID|register_array[26][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux8~10_combout\);

-- Location: FF_X65_Y31_N21
\ID|register_array[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][23]~q\);

-- Location: FF_X66_Y31_N21
\ID|register_array[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][23]~q\);

-- Location: FF_X65_Y31_N3
\ID|register_array[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][23]~q\);

-- Location: FF_X66_Y31_N23
\ID|register_array[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][23]~q\);

-- Location: LCCOMB_X65_Y31_N2
\ID|Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][23]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][23]~q\,
	datad => \ID|register_array[16][23]~q\,
	combout => \ID|Mux8~11_combout\);

-- Location: LCCOMB_X66_Y31_N20
\ID|Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux8~11_combout\ & (\ID|register_array[28][23]~q\)) # (!\ID|Mux8~11_combout\ & ((\ID|register_array[20][23]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux8~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][23]~q\,
	datac => \ID|register_array[20][23]~q\,
	datad => \ID|Mux8~11_combout\,
	combout => \ID|Mux8~12_combout\);

-- Location: LCCOMB_X61_Y30_N12
\ID|Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux8~10_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux8~12_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~10_combout\,
	datab => \ID|Mux8~12_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux8~13_combout\);

-- Location: FF_X62_Y34_N15
\ID|register_array[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][23]~q\);

-- Location: FF_X62_Y34_N29
\ID|register_array[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][23]~q\);

-- Location: FF_X61_Y34_N31
\ID|register_array[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][23]~q\);

-- Location: FF_X61_Y34_N5
\ID|register_array[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][23]~q\);

-- Location: LCCOMB_X61_Y34_N4
\ID|Mux8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][23]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][23]~q\,
	datac => \ID|register_array[23][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux8~14_combout\);

-- Location: LCCOMB_X62_Y34_N28
\ID|Mux8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux8~14_combout\ & (\ID|register_array[31][23]~q\)) # (!\ID|Mux8~14_combout\ & ((\ID|register_array[27][23]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[31][23]~q\,
	datac => \ID|register_array[27][23]~q\,
	datad => \ID|Mux8~14_combout\,
	combout => \ID|Mux8~15_combout\);

-- Location: FF_X66_Y33_N27
\ID|register_array[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][23]~q\);

-- Location: FF_X66_Y33_N25
\ID|register_array[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][23]~q\);

-- Location: FF_X70_Y36_N27
\ID|register_array[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][23]~q\);

-- Location: FF_X70_Y36_N17
\ID|register_array[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][23]~q\);

-- Location: LCCOMB_X70_Y36_N16
\ID|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][23]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][23]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][23]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux8~7_combout\);

-- Location: LCCOMB_X66_Y33_N24
\ID|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux8~7_combout\ & (\ID|register_array[29][23]~q\)) # (!\ID|Mux8~7_combout\ & ((\ID|register_array[21][23]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][23]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][23]~q\,
	datad => \ID|Mux8~7_combout\,
	combout => \ID|Mux8~8_combout\);

-- Location: LCCOMB_X61_Y30_N30
\ID|Mux8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~16_combout\ = (\ID|Mux8~13_combout\ & ((\ID|Mux8~15_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux8~13_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~13_combout\,
	datab => \ID|Mux8~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux8~8_combout\,
	combout => \ID|Mux8~16_combout\);

-- Location: FF_X59_Y36_N13
\ID|register_array[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][23]~q\);

-- Location: FF_X59_Y35_N19
\ID|register_array[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][23]~q\);

-- Location: LCCOMB_X59_Y35_N18
\ID|Mux8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][23]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][23]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][23]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux8~17_combout\);

-- Location: FF_X59_Y36_N27
\ID|register_array[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][23]~q\);

-- Location: FF_X60_Y36_N5
\ID|register_array[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][23]~q\);

-- Location: LCCOMB_X59_Y36_N26
\ID|Mux8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux8~17_combout\ & ((\ID|register_array[7][23]~q\))) # (!\ID|Mux8~17_combout\ & (\ID|register_array[5][23]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux8~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux8~17_combout\,
	datac => \ID|register_array[5][23]~q\,
	datad => \ID|register_array[7][23]~q\,
	combout => \ID|Mux8~18_combout\);

-- Location: FF_X60_Y36_N19
\ID|register_array[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][23]~q\);

-- Location: LCCOMB_X60_Y36_N14
\ID|Mux8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~19_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux8~18_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][23]~q\))))) # (!\ID|Mux8~3_combout\ & (((\ID|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~18_combout\,
	datab => \ID|Mux8~3_combout\,
	datac => \ID|Mux8~4_combout\,
	datad => \ID|register_array[1][23]~q\,
	combout => \ID|Mux8~19_combout\);

-- Location: FF_X61_Y36_N25
\ID|register_array[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][23]~q\);

-- Location: FF_X61_Y36_N19
\ID|register_array[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][23]~q\);

-- Location: LCCOMB_X61_Y36_N24
\ID|Mux8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~20_combout\ = (\ID|Mux8~19_combout\ & (((\ID|register_array[3][23]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux8~19_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~19_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][23]~q\,
	datad => \ID|register_array[3][23]~q\,
	combout => \ID|Mux8~20_combout\);

-- Location: LCCOMB_X68_Y32_N4
\ID|Mux8~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~21_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & (\ID|Mux8~16_combout\)) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~16_combout\,
	datab => \ID|Mux8~20_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux8~21_combout\);

-- Location: LCCOMB_X66_Y32_N22
\ID|Mux8~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux8~24_combout\ = (\ID|Mux8~21_combout\ & ((\ID|Mux8~23_combout\) # ((!\ID|Mux8~0_combout\)))) # (!\ID|Mux8~21_combout\ & (((\ID|Mux8~6_combout\ & \ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~23_combout\,
	datab => \ID|Mux8~6_combout\,
	datac => \ID|Mux8~21_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux8~24_combout\);

-- Location: LCCOMB_X69_Y28_N0
\EXE|Add1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~82_combout\ = ((\EXE|Add1~10_combout\ $ (\ID|Mux8~24_combout\ $ (!\EXE|Add1~81\)))) # (GND)
-- \EXE|Add1~83\ = CARRY((\EXE|Add1~10_combout\ & ((\ID|Mux8~24_combout\) # (!\EXE|Add1~81\))) # (!\EXE|Add1~10_combout\ & (\ID|Mux8~24_combout\ & !\EXE|Add1~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~10_combout\,
	datab => \ID|Mux8~24_combout\,
	datad => VCC,
	cin => \EXE|Add1~81\,
	combout => \EXE|Add1~82_combout\,
	cout => \EXE|Add1~83\);

-- Location: LCCOMB_X69_Y28_N2
\EXE|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~84_combout\ = (\EXE|Add1~9_combout\ & ((\ID|Mux7~19_combout\ & (\EXE|Add1~83\ & VCC)) # (!\ID|Mux7~19_combout\ & (!\EXE|Add1~83\)))) # (!\EXE|Add1~9_combout\ & ((\ID|Mux7~19_combout\ & (!\EXE|Add1~83\)) # (!\ID|Mux7~19_combout\ & 
-- ((\EXE|Add1~83\) # (GND)))))
-- \EXE|Add1~85\ = CARRY((\EXE|Add1~9_combout\ & (!\ID|Mux7~19_combout\ & !\EXE|Add1~83\)) # (!\EXE|Add1~9_combout\ & ((!\EXE|Add1~83\) # (!\ID|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~9_combout\,
	datab => \ID|Mux7~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~83\,
	combout => \EXE|Add1~84_combout\,
	cout => \EXE|Add1~85\);

-- Location: LCCOMB_X69_Y31_N6
\EXE|Binput[24]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[24]~89_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal2~0_combout\ & ((\ID|Mux39~19_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \CTL|Equal2~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux39~19_combout\,
	combout => \EXE|Binput[24]~89_combout\);

-- Location: LCCOMB_X69_Y28_N30
\EXE|Add1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~125_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\EXE|Binput[24]~89_combout\) # (\ID|Mux7~19_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\EXE|Binput[24]~89_combout\ & \ID|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|Binput[24]~89_combout\,
	datad => \ID|Mux7~19_combout\,
	combout => \EXE|Add1~125_combout\);

-- Location: LCCOMB_X63_Y31_N0
\EXE|ALU_Result[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[24]~26_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~125_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~84_combout\,
	datad => \EXE|Add1~125_combout\,
	combout => \EXE|ALU_Result[24]~26_combout\);

-- Location: LCCOMB_X69_Y31_N2
\EXE|Binput[27]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[27]~92_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux36~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux36~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \ID|Mux36~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \CTL|Equal2~0_combout\,
	combout => \EXE|Binput[27]~92_combout\);

-- Location: FF_X61_Y36_N7
\ID|register_array[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][27]~q\);

-- Location: FF_X61_Y36_N13
\ID|register_array[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][27]~q\);

-- Location: FF_X60_Y36_N27
\ID|register_array[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][27]~q\);

-- Location: FF_X59_Y36_N21
\ID|register_array[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][27]~q\);

-- Location: FF_X59_Y36_N23
\ID|register_array[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][27]~q\);

-- Location: FF_X58_Y36_N9
\ID|register_array[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][27]~q\);

-- Location: LCCOMB_X58_Y36_N8
\ID|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[6][27]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][27]~q\,
	datac => \ID|register_array[6][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux4~12_combout\);

-- Location: LCCOMB_X59_Y36_N20
\ID|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux4~12_combout\ & (\ID|register_array[7][27]~q\)) # (!\ID|Mux4~12_combout\ & ((\ID|register_array[5][27]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][27]~q\,
	datac => \ID|register_array[5][27]~q\,
	datad => \ID|Mux4~12_combout\,
	combout => \ID|Mux4~13_combout\);

-- Location: FF_X60_Y36_N9
\ID|register_array[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][27]~q\);

-- Location: LCCOMB_X60_Y36_N20
\ID|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux4~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|register_array[1][27]~q\ & \ID|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~4_combout\,
	datab => \ID|Mux4~13_combout\,
	datac => \ID|register_array[1][27]~q\,
	datad => \ID|Mux8~3_combout\,
	combout => \ID|Mux4~14_combout\);

-- Location: LCCOMB_X61_Y36_N12
\ID|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux4~14_combout\ & (\ID|register_array[3][27]~q\)) # (!\ID|Mux4~14_combout\ & ((\ID|register_array[2][27]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][27]~q\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][27]~q\,
	datad => \ID|Mux4~14_combout\,
	combout => \ID|Mux4~15_combout\);

-- Location: FF_X70_Y36_N7
\ID|register_array[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][27]~q\);

-- Location: FF_X70_Y36_N13
\ID|register_array[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][27]~q\);

-- Location: LCCOMB_X70_Y36_N12
\ID|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][27]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][27]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][27]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux4~2_combout\);

-- Location: FF_X69_Y36_N17
\ID|register_array[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][27]~q\);

-- Location: FF_X69_Y36_N19
\ID|register_array[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][27]~q\);

-- Location: LCCOMB_X69_Y36_N16
\ID|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~3_combout\ = (\ID|Mux4~2_combout\ & (((\ID|register_array[29][27]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux4~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][27]~q\,
	datad => \ID|register_array[29][27]~q\,
	combout => \ID|Mux4~3_combout\);

-- Location: FF_X69_Y33_N19
\ID|register_array[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][27]~q\);

-- Location: FF_X69_Y33_N1
\ID|register_array[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][27]~q\);

-- Location: FF_X70_Y33_N3
\ID|register_array[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][27]~q\);

-- Location: FF_X70_Y33_N17
\ID|register_array[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][27]~q\);

-- Location: LCCOMB_X70_Y33_N16
\ID|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][27]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][27]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][27]~q\,
	datac => \ID|register_array[22][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux4~4_combout\);

-- Location: LCCOMB_X69_Y33_N0
\ID|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux4~4_combout\ & (\ID|register_array[30][27]~q\)) # (!\ID|Mux4~4_combout\ & ((\ID|register_array[26][27]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[30][27]~q\,
	datac => \ID|register_array[26][27]~q\,
	datad => \ID|Mux4~4_combout\,
	combout => \ID|Mux4~5_combout\);

-- Location: FF_X69_Y35_N9
\ID|register_array[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][27]~q\);

-- Location: FF_X69_Y35_N31
\ID|register_array[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][27]~q\);

-- Location: FF_X70_Y35_N17
\ID|register_array[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][27]~q\);

-- Location: FF_X70_Y35_N27
\ID|register_array[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][27]~q\);

-- Location: LCCOMB_X70_Y35_N16
\ID|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][27]~q\,
	datad => \ID|register_array[16][27]~q\,
	combout => \ID|Mux4~6_combout\);

-- Location: LCCOMB_X69_Y35_N30
\ID|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux4~6_combout\ & (\ID|register_array[28][27]~q\)) # (!\ID|Mux4~6_combout\ & ((\ID|register_array[20][27]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][27]~q\,
	datac => \ID|register_array[20][27]~q\,
	datad => \ID|Mux4~6_combout\,
	combout => \ID|Mux4~7_combout\);

-- Location: LCCOMB_X66_Y34_N0
\ID|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux4~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux4~7_combout\ & !\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux4~5_combout\,
	datac => \ID|Mux4~7_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux4~8_combout\);

-- Location: FF_X70_Y34_N27
\ID|register_array[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][27]~q\);

-- Location: FF_X70_Y34_N1
\ID|register_array[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][27]~q\);

-- Location: LCCOMB_X70_Y34_N0
\ID|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][27]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][27]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][27]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux4~9_combout\);

-- Location: FF_X69_Y34_N17
\ID|register_array[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][27]~q\);

-- Location: FF_X69_Y34_N19
\ID|register_array[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][27]~q\);

-- Location: LCCOMB_X69_Y34_N16
\ID|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux4~9_combout\ & ((\ID|register_array[31][27]~q\))) # (!\ID|Mux4~9_combout\ & (\ID|register_array[27][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux4~9_combout\,
	datac => \ID|register_array[27][27]~q\,
	datad => \ID|register_array[31][27]~q\,
	combout => \ID|Mux4~10_combout\);

-- Location: LCCOMB_X66_Y34_N10
\ID|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~11_combout\ = (\ID|Mux4~8_combout\ & (((\ID|Mux4~10_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux4~8_combout\ & (\ID|Mux4~3_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~3_combout\,
	datab => \ID|Mux4~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux4~10_combout\,
	combout => \ID|Mux4~11_combout\);

-- Location: LCCOMB_X66_Y34_N28
\ID|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux4~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~15_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux4~11_combout\,
	combout => \ID|Mux4~16_combout\);

-- Location: FF_X61_Y32_N21
\ID|register_array[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][27]~q\);

-- Location: FF_X60_Y32_N29
\ID|register_array[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][27]~q\);

-- Location: FF_X62_Y32_N5
\ID|register_array[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][27]~q\);

-- Location: FF_X61_Y32_N19
\ID|register_array[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][27]~q\);

-- Location: LCCOMB_X61_Y32_N18
\ID|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][27]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][27]~q\,
	datac => \ID|register_array[9][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux4~0_combout\);

-- Location: LCCOMB_X60_Y32_N28
\ID|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux4~0_combout\ & (\ID|register_array[11][27]~q\)) # (!\ID|Mux4~0_combout\ & ((\ID|register_array[10][27]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[11][27]~q\,
	datac => \ID|register_array[10][27]~q\,
	datad => \ID|Mux4~0_combout\,
	combout => \ID|Mux4~1_combout\);

-- Location: FF_X63_Y30_N5
\ID|register_array[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][27]~q\);

-- Location: LCCOMB_X63_Y30_N26
\ID|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[14][27]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[12][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][27]~q\,
	datad => \ID|register_array[12][27]~q\,
	combout => \ID|Mux4~17_combout\);

-- Location: FF_X67_Y32_N17
\ID|register_array[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][27]~q\);

-- Location: FF_X66_Y32_N7
\ID|register_array[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~35_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][27]~q\);

-- Location: LCCOMB_X66_Y32_N8
\ID|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux4~17_combout\ & ((\ID|register_array[15][27]~q\))) # (!\ID|Mux4~17_combout\ & (\ID|register_array[13][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux4~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux4~17_combout\,
	datac => \ID|register_array[13][27]~q\,
	datad => \ID|register_array[15][27]~q\,
	combout => \ID|Mux4~18_combout\);

-- Location: LCCOMB_X66_Y32_N2
\ID|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux4~19_combout\ = (\ID|Mux4~16_combout\ & (((\ID|Mux4~18_combout\) # (!\ID|Mux8~0_combout\)))) # (!\ID|Mux4~16_combout\ & (\ID|Mux4~1_combout\ & ((\ID|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~16_combout\,
	datab => \ID|Mux4~1_combout\,
	datac => \ID|Mux4~18_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux4~19_combout\);

-- Location: LCCOMB_X66_Y32_N10
\EXE|Add1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~128_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\EXE|Binput[27]~92_combout\) # (\ID|Mux4~19_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\EXE|Binput[27]~92_combout\ & \ID|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \EXE|Binput[27]~92_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \ID|Mux4~19_combout\,
	combout => \EXE|Add1~128_combout\);

-- Location: LCCOMB_X69_Y31_N20
\EXE|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~6_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux36~19_combout\,
	combout => \EXE|Add1~6_combout\);

-- Location: LCCOMB_X69_Y31_N14
\EXE|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~7_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux37~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux37~19_combout\,
	combout => \EXE|Add1~7_combout\);

-- Location: FF_X61_Y30_N19
\ID|register_array[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][26]~q\);

-- Location: FF_X63_Y30_N1
\ID|register_array[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][26]~q\);

-- Location: LCCOMB_X61_Y30_N18
\ID|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[13][26]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][26]~q\,
	datad => \ID|register_array[12][26]~q\,
	combout => \ID|Mux5~17_combout\);

-- Location: FF_X65_Y30_N5
\ID|register_array[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~36_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][26]~q\);

-- Location: FF_X63_Y30_N23
\ID|register_array[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][26]~q\);

-- Location: LCCOMB_X62_Y30_N24
\ID|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux5~17_combout\ & (\ID|register_array[15][26]~q\)) # (!\ID|Mux5~17_combout\ & ((\ID|register_array[14][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux5~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux5~17_combout\,
	datac => \ID|register_array[15][26]~q\,
	datad => \ID|register_array[14][26]~q\,
	combout => \ID|Mux5~18_combout\);

-- Location: FF_X59_Y36_N17
\ID|register_array[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][26]~q\);

-- Location: FF_X59_Y36_N3
\ID|register_array[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][26]~q\);

-- Location: LCCOMB_X59_Y36_N16
\ID|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][26]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][26]~q\,
	datad => \ID|register_array[4][26]~q\,
	combout => \ID|Mux5~12_combout\);

-- Location: FF_X60_Y39_N5
\ID|register_array[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][26]~q\);

-- Location: FF_X60_Y40_N29
\ID|register_array[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][26]~q\);

-- Location: LCCOMB_X60_Y39_N4
\ID|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~13_combout\ = (\ID|Mux5~12_combout\ & (((\ID|register_array[7][26]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux5~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][26]~q\,
	datad => \ID|register_array[7][26]~q\,
	combout => \ID|Mux5~13_combout\);

-- Location: FF_X60_Y39_N19
\ID|register_array[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][26]~q\);

-- Location: LCCOMB_X60_Y39_N14
\ID|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux5~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][26]~q\))))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux5~13_combout\,
	datad => \ID|register_array[1][26]~q\,
	combout => \ID|Mux5~14_combout\);

-- Location: FF_X60_Y37_N17
\ID|register_array[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][26]~q\);

-- Location: FF_X60_Y37_N19
\ID|register_array[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][26]~q\);

-- Location: LCCOMB_X60_Y37_N16
\ID|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~15_combout\ = (\ID|Mux5~14_combout\ & (((\ID|register_array[3][26]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux5~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][26]~q\,
	datad => \ID|register_array[3][26]~q\,
	combout => \ID|Mux5~15_combout\);

-- Location: FF_X63_Y32_N19
\ID|register_array[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][26]~q\);

-- Location: FF_X62_Y32_N23
\ID|register_array[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][26]~q\);

-- Location: FF_X62_Y32_N17
\ID|register_array[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][26]~q\);

-- Location: LCCOMB_X62_Y32_N22
\ID|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][26]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][26]~q\,
	datad => \ID|register_array[8][26]~q\,
	combout => \ID|Mux5~10_combout\);

-- Location: FF_X63_Y32_N1
\ID|register_array[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][26]~q\);

-- Location: LCCOMB_X63_Y32_N0
\ID|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~11_combout\ = (\ID|Mux5~10_combout\ & ((\ID|register_array[11][26]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux5~10_combout\ & (((\ID|register_array[9][26]~q\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][26]~q\,
	datab => \ID|Mux5~10_combout\,
	datac => \ID|register_array[9][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux5~11_combout\);

-- Location: LCCOMB_X68_Y35_N8
\ID|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~16_combout\ = (\ID|Mux8~1_combout\ & (\ID|Mux8~0_combout\)) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & ((\ID|Mux5~11_combout\))) # (!\ID|Mux8~0_combout\ & (\ID|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux5~15_combout\,
	datad => \ID|Mux5~11_combout\,
	combout => \ID|Mux5~16_combout\);

-- Location: FF_X69_Y34_N31
\ID|register_array[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][26]~q\);

-- Location: FF_X70_Y34_N15
\ID|register_array[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][26]~q\);

-- Location: FF_X70_Y34_N13
\ID|register_array[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][26]~q\);

-- Location: LCCOMB_X70_Y34_N12
\ID|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][26]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][26]~q\,
	datac => \ID|register_array[23][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux5~7_combout\);

-- Location: FF_X69_Y34_N13
\ID|register_array[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][26]~q\);

-- Location: LCCOMB_X69_Y34_N12
\ID|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~8_combout\ = (\ID|Mux5~7_combout\ & ((\ID|register_array[31][26]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux5~7_combout\ & (((\ID|register_array[27][26]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][26]~q\,
	datab => \ID|Mux5~7_combout\,
	datac => \ID|register_array[27][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux5~8_combout\);

-- Location: FF_X68_Y35_N19
\ID|register_array[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][26]~q\);

-- Location: FF_X68_Y35_N25
\ID|register_array[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][26]~q\);

-- Location: FF_X67_Y35_N13
\ID|register_array[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][26]~q\);

-- Location: LCCOMB_X67_Y35_N12
\ID|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][26]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][26]~q\,
	datad => \ID|register_array[17][26]~q\,
	combout => \ID|Mux5~2_combout\);

-- Location: LCCOMB_X68_Y35_N24
\ID|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux5~2_combout\ & (\ID|register_array[29][26]~q\)) # (!\ID|Mux5~2_combout\ & ((\ID|register_array[21][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[29][26]~q\,
	datac => \ID|register_array[21][26]~q\,
	datad => \ID|Mux5~2_combout\,
	combout => \ID|Mux5~3_combout\);

-- Location: FF_X70_Y35_N31
\ID|register_array[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][26]~q\);

-- Location: FF_X70_Y35_N21
\ID|register_array[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][26]~q\);

-- Location: LCCOMB_X70_Y35_N20
\ID|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][26]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][26]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux5~4_combout\);

-- Location: FF_X69_Y35_N5
\ID|register_array[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][26]~q\);

-- Location: FF_X69_Y35_N11
\ID|register_array[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][26]~q\);

-- Location: LCCOMB_X69_Y35_N10
\ID|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~5_combout\ = (\ID|Mux5~4_combout\ & ((\ID|register_array[28][26]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux5~4_combout\ & (((\ID|register_array[20][26]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~4_combout\,
	datab => \ID|register_array[28][26]~q\,
	datac => \ID|register_array[20][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux5~5_combout\);

-- Location: LCCOMB_X68_Y35_N28
\ID|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux5~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux5~5_combout\ & !\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux5~3_combout\,
	datac => \ID|Mux5~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux5~6_combout\);

-- Location: FF_X69_Y33_N15
\ID|register_array[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][26]~q\);

-- Location: FF_X69_Y33_N21
\ID|register_array[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][26]~q\);

-- Location: FF_X70_Y33_N15
\ID|register_array[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][26]~q\);

-- Location: FF_X70_Y33_N29
\ID|register_array[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][26]~q\);

-- Location: LCCOMB_X70_Y33_N28
\ID|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][26]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][26]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][26]~q\,
	datac => \ID|register_array[22][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux5~0_combout\);

-- Location: LCCOMB_X69_Y33_N20
\ID|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux5~0_combout\ & (\ID|register_array[30][26]~q\)) # (!\ID|Mux5~0_combout\ & ((\ID|register_array[26][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[30][26]~q\,
	datac => \ID|register_array[26][26]~q\,
	datad => \ID|Mux5~0_combout\,
	combout => \ID|Mux5~1_combout\);

-- Location: LCCOMB_X68_Y35_N22
\ID|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~9_combout\ = (\ID|Mux5~6_combout\ & ((\ID|Mux5~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux5~6_combout\ & (((\ID|Mux5~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~8_combout\,
	datab => \ID|Mux5~6_combout\,
	datac => \ID|Mux5~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux5~9_combout\);

-- Location: LCCOMB_X68_Y35_N26
\ID|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux5~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux5~16_combout\ & (\ID|Mux5~18_combout\)) # (!\ID|Mux5~16_combout\ & ((\ID|Mux5~9_combout\))))) # (!\ID|Mux8~1_combout\ & (((\ID|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux5~18_combout\,
	datac => \ID|Mux5~16_combout\,
	datad => \ID|Mux5~9_combout\,
	combout => \ID|Mux5~19_combout\);

-- Location: LCCOMB_X68_Y28_N26
\EXE|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~8_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~8_combout\);

-- Location: FF_X61_Y35_N11
\ID|register_array[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][25]~q\);

-- Location: FF_X61_Y37_N27
\ID|register_array[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][25]~q\);

-- Location: FF_X59_Y36_N29
\ID|register_array[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][25]~q\);

-- Location: FF_X59_Y35_N17
\ID|register_array[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][25]~q\);

-- Location: LCCOMB_X59_Y35_N16
\ID|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][25]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][25]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][25]~q\,
	datac => \ID|register_array[6][25]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux6~12_combout\);

-- Location: FF_X61_Y39_N27
\ID|register_array[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][25]~q\);

-- Location: FF_X61_Y37_N21
\ID|register_array[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][25]~q\);

-- Location: LCCOMB_X61_Y39_N26
\ID|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux6~12_combout\ & ((\ID|register_array[7][25]~q\))) # (!\ID|Mux6~12_combout\ & (\ID|register_array[5][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux6~12_combout\,
	datac => \ID|register_array[5][25]~q\,
	datad => \ID|register_array[7][25]~q\,
	combout => \ID|Mux6~13_combout\);

-- Location: LCCOMB_X61_Y39_N12
\ID|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~14_combout\ = (\ID|Mux8~4_combout\ & (((\ID|Mux6~13_combout\) # (!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][25]~q\ & ((\ID|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~4_combout\,
	datab => \ID|register_array[1][25]~q\,
	datac => \ID|Mux6~13_combout\,
	datad => \ID|Mux8~3_combout\,
	combout => \ID|Mux6~14_combout\);

-- Location: FF_X61_Y35_N25
\ID|register_array[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][25]~q\);

-- Location: LCCOMB_X61_Y35_N24
\ID|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~15_combout\ = (\ID|Mux6~14_combout\ & ((\ID|register_array[3][25]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux6~14_combout\ & (((\ID|register_array[2][25]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][25]~q\,
	datab => \ID|Mux6~14_combout\,
	datac => \ID|register_array[2][25]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux6~15_combout\);

-- Location: FF_X69_Y34_N27
\ID|register_array[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][25]~q\);

-- Location: FF_X70_Y34_N17
\ID|register_array[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][25]~q\);

-- Location: FF_X70_Y34_N3
\ID|register_array[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][25]~q\);

-- Location: LCCOMB_X70_Y34_N16
\ID|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][25]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][25]~q\,
	datad => \ID|register_array[19][25]~q\,
	combout => \ID|Mux6~9_combout\);

-- Location: FF_X69_Y34_N1
\ID|register_array[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][25]~q\);

-- Location: LCCOMB_X69_Y34_N0
\ID|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~10_combout\ = (\ID|Mux6~9_combout\ & ((\ID|register_array[31][25]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux6~9_combout\ & (((\ID|register_array[27][25]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][25]~q\,
	datab => \ID|Mux6~9_combout\,
	datac => \ID|register_array[27][25]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux6~10_combout\);

-- Location: FF_X69_Y33_N27
\ID|register_array[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][25]~q\);

-- Location: FF_X69_Y33_N9
\ID|register_array[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][25]~q\);

-- Location: FF_X70_Y33_N19
\ID|register_array[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][25]~q\);

-- Location: FF_X70_Y33_N25
\ID|register_array[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][25]~q\);

-- Location: LCCOMB_X70_Y33_N24
\ID|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][25]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][25]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][25]~q\,
	datac => \ID|register_array[22][25]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux6~4_combout\);

-- Location: LCCOMB_X69_Y33_N8
\ID|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux6~4_combout\ & (\ID|register_array[30][25]~q\)) # (!\ID|Mux6~4_combout\ & ((\ID|register_array[26][25]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[30][25]~q\,
	datac => \ID|register_array[26][25]~q\,
	datad => \ID|Mux6~4_combout\,
	combout => \ID|Mux6~5_combout\);

-- Location: FF_X70_Y35_N1
\ID|register_array[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][25]~q\);

-- Location: FF_X70_Y35_N3
\ID|register_array[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][25]~q\);

-- Location: LCCOMB_X70_Y35_N0
\ID|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][25]~q\,
	datad => \ID|register_array[16][25]~q\,
	combout => \ID|Mux6~6_combout\);

-- Location: FF_X69_Y35_N15
\ID|register_array[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][25]~q\);

-- Location: FF_X69_Y35_N17
\ID|register_array[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][25]~q\);

-- Location: LCCOMB_X69_Y35_N14
\ID|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux6~6_combout\ & ((\ID|register_array[28][25]~q\))) # (!\ID|Mux6~6_combout\ & (\ID|register_array[20][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux6~6_combout\,
	datac => \ID|register_array[20][25]~q\,
	datad => \ID|register_array[28][25]~q\,
	combout => \ID|Mux6~7_combout\);

-- Location: LCCOMB_X69_Y35_N26
\ID|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux6~5_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux6~5_combout\,
	datad => \ID|Mux6~7_combout\,
	combout => \ID|Mux6~8_combout\);

-- Location: FF_X70_Y36_N1
\ID|register_array[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][25]~q\);

-- Location: FF_X70_Y36_N3
\ID|register_array[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][25]~q\);

-- Location: LCCOMB_X70_Y36_N0
\ID|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][25]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][25]~q\,
	datad => \ID|register_array[17][25]~q\,
	combout => \ID|Mux6~2_combout\);

-- Location: FF_X69_Y36_N21
\ID|register_array[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][25]~q\);

-- Location: FF_X69_Y36_N23
\ID|register_array[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][25]~q\);

-- Location: LCCOMB_X69_Y36_N20
\ID|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~3_combout\ = (\ID|Mux6~2_combout\ & (((\ID|register_array[29][25]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux6~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][25]~q\,
	datad => \ID|register_array[29][25]~q\,
	combout => \ID|Mux6~3_combout\);

-- Location: LCCOMB_X69_Y35_N20
\ID|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux6~8_combout\ & (\ID|Mux6~10_combout\)) # (!\ID|Mux6~8_combout\ & ((\ID|Mux6~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux6~10_combout\,
	datac => \ID|Mux6~8_combout\,
	datad => \ID|Mux6~3_combout\,
	combout => \ID|Mux6~11_combout\);

-- Location: LCCOMB_X66_Y31_N8
\ID|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux6~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux6~15_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux6~11_combout\,
	combout => \ID|Mux6~16_combout\);

-- Location: FF_X62_Y32_N29
\ID|register_array[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][25]~q\);

-- Location: FF_X61_Y32_N15
\ID|register_array[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][25]~q\);

-- Location: LCCOMB_X61_Y32_N14
\ID|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][25]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][25]~q\,
	datac => \ID|register_array[9][25]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux6~0_combout\);

-- Location: FF_X62_Y32_N19
\ID|register_array[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][25]~q\);

-- Location: FF_X61_Y32_N25
\ID|register_array[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][25]~q\);

-- Location: LCCOMB_X62_Y32_N18
\ID|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~1_combout\ = (\ID|Mux6~0_combout\ & (((\ID|register_array[11][25]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux6~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][25]~q\,
	datad => \ID|register_array[11][25]~q\,
	combout => \ID|Mux6~1_combout\);

-- Location: FF_X63_Y30_N3
\ID|register_array[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][25]~q\);

-- Location: LCCOMB_X63_Y30_N2
\ID|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[14][25]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][25]~q\,
	datac => \ID|register_array[14][25]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux6~17_combout\);

-- Location: FF_X67_Y32_N31
\ID|register_array[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][25]~q\);

-- Location: FF_X67_Y30_N1
\ID|register_array[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~37_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][25]~q\);

-- Location: LCCOMB_X67_Y30_N18
\ID|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux6~17_combout\ & ((\ID|register_array[15][25]~q\))) # (!\ID|Mux6~17_combout\ & (\ID|register_array[13][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux6~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux6~17_combout\,
	datac => \ID|register_array[13][25]~q\,
	datad => \ID|register_array[15][25]~q\,
	combout => \ID|Mux6~18_combout\);

-- Location: LCCOMB_X67_Y30_N20
\ID|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux6~19_combout\ = (\ID|Mux6~16_combout\ & (((\ID|Mux6~18_combout\)) # (!\ID|Mux8~0_combout\))) # (!\ID|Mux6~16_combout\ & (\ID|Mux8~0_combout\ & (\ID|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~16_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux6~1_combout\,
	datad => \ID|Mux6~18_combout\,
	combout => \ID|Mux6~19_combout\);

-- Location: LCCOMB_X69_Y28_N4
\EXE|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~86_combout\ = ((\EXE|Add1~8_combout\ $ (\ID|Mux6~19_combout\ $ (!\EXE|Add1~85\)))) # (GND)
-- \EXE|Add1~87\ = CARRY((\EXE|Add1~8_combout\ & ((\ID|Mux6~19_combout\) # (!\EXE|Add1~85\))) # (!\EXE|Add1~8_combout\ & (\ID|Mux6~19_combout\ & !\EXE|Add1~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~8_combout\,
	datab => \ID|Mux6~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~85\,
	combout => \EXE|Add1~86_combout\,
	cout => \EXE|Add1~87\);

-- Location: LCCOMB_X69_Y28_N6
\EXE|Add1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~88_combout\ = (\EXE|Add1~7_combout\ & ((\ID|Mux5~19_combout\ & (\EXE|Add1~87\ & VCC)) # (!\ID|Mux5~19_combout\ & (!\EXE|Add1~87\)))) # (!\EXE|Add1~7_combout\ & ((\ID|Mux5~19_combout\ & (!\EXE|Add1~87\)) # (!\ID|Mux5~19_combout\ & 
-- ((\EXE|Add1~87\) # (GND)))))
-- \EXE|Add1~89\ = CARRY((\EXE|Add1~7_combout\ & (!\ID|Mux5~19_combout\ & !\EXE|Add1~87\)) # (!\EXE|Add1~7_combout\ & ((!\EXE|Add1~87\) # (!\ID|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~7_combout\,
	datab => \ID|Mux5~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~87\,
	combout => \EXE|Add1~88_combout\,
	cout => \EXE|Add1~89\);

-- Location: LCCOMB_X69_Y28_N8
\EXE|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~90_combout\ = ((\EXE|Add1~6_combout\ $ (\ID|Mux4~19_combout\ $ (!\EXE|Add1~89\)))) # (GND)
-- \EXE|Add1~91\ = CARRY((\EXE|Add1~6_combout\ & ((\ID|Mux4~19_combout\) # (!\EXE|Add1~89\))) # (!\EXE|Add1~6_combout\ & (\ID|Mux4~19_combout\ & !\EXE|Add1~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~6_combout\,
	datab => \ID|Mux4~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~89\,
	combout => \EXE|Add1~90_combout\,
	cout => \EXE|Add1~91\);

-- Location: LCCOMB_X66_Y32_N20
\EXE|ALU_Result[27]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[27]~29_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~128_combout\) # ((\EXE|Add1~90_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~128_combout\,
	datab => \EXE|Add1~90_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[27]~29_combout\);

-- Location: LCCOMB_X70_Y31_N20
\EXE|Binput[28]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[28]~93_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal2~0_combout\ & ((\ID|Mux35~19_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal2~0_combout\,
	datad => \ID|Mux35~19_combout\,
	combout => \EXE|Binput[28]~93_combout\);

-- Location: FF_X68_Y32_N3
\ID|register_array[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][28]~q\);

-- Location: FF_X69_Y32_N19
\ID|register_array[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][28]~q\);

-- Location: LCCOMB_X68_Y32_N2
\ID|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][28]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][28]~q\,
	datad => \ID|register_array[12][28]~q\,
	combout => \ID|Mux3~17_combout\);

-- Location: FF_X66_Y32_N25
\ID|register_array[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~34_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][28]~q\);

-- Location: FF_X69_Y32_N17
\ID|register_array[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][28]~q\);

-- Location: LCCOMB_X66_Y32_N26
\ID|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~18_combout\ = (\ID|Mux3~17_combout\ & ((\ID|register_array[15][28]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux3~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(22) & \ID|register_array[14][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~17_combout\,
	datab => \ID|register_array[15][28]~q\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|register_array[14][28]~q\,
	combout => \ID|Mux3~18_combout\);

-- Location: FF_X62_Y32_N27
\ID|register_array[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][28]~q\);

-- Location: FF_X62_Y32_N9
\ID|register_array[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][28]~q\);

-- Location: LCCOMB_X62_Y32_N8
\ID|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][28]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][28]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][28]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux3~10_combout\);

-- Location: FF_X63_Y32_N15
\ID|register_array[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][28]~q\);

-- Location: FF_X63_Y32_N21
\ID|register_array[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][28]~q\);

-- Location: LCCOMB_X63_Y32_N20
\ID|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~11_combout\ = (\ID|Mux3~10_combout\ & ((\ID|register_array[11][28]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux3~10_combout\ & (((\ID|register_array[9][28]~q\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~10_combout\,
	datab => \ID|register_array[11][28]~q\,
	datac => \ID|register_array[9][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux3~11_combout\);

-- Location: FF_X63_Y35_N5
\ID|register_array[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][28]~q\);

-- Location: FF_X63_Y35_N11
\ID|register_array[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][28]~q\);

-- Location: FF_X59_Y36_N25
\ID|register_array[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][28]~q\);

-- Location: FF_X59_Y36_N11
\ID|register_array[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][28]~q\);

-- Location: LCCOMB_X59_Y36_N24
\ID|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][28]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][28]~q\,
	datad => \ID|register_array[4][28]~q\,
	combout => \ID|Mux3~12_combout\);

-- Location: FF_X60_Y39_N31
\ID|register_array[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][28]~q\);

-- Location: FF_X59_Y38_N3
\ID|register_array[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][28]~q\);

-- Location: LCCOMB_X60_Y39_N30
\ID|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~13_combout\ = (\ID|Mux3~12_combout\ & (((\ID|register_array[7][28]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux3~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][28]~q\,
	datad => \ID|register_array[7][28]~q\,
	combout => \ID|Mux3~13_combout\);

-- Location: FF_X60_Y39_N13
\ID|register_array[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][28]~q\);

-- Location: LCCOMB_X60_Y39_N24
\ID|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & (\ID|Mux3~13_combout\)) # (!\ID|Mux8~4_combout\ & ((\ID|register_array[1][28]~q\))))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux3~13_combout\,
	datad => \ID|register_array[1][28]~q\,
	combout => \ID|Mux3~14_combout\);

-- Location: LCCOMB_X63_Y35_N10
\ID|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~15_combout\ = (\ID|Mux8~2_combout\ & ((\ID|Mux3~14_combout\ & (\ID|register_array[3][28]~q\)) # (!\ID|Mux3~14_combout\ & ((\ID|register_array[2][28]~q\))))) # (!\ID|Mux8~2_combout\ & (((\ID|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~2_combout\,
	datab => \ID|register_array[3][28]~q\,
	datac => \ID|register_array[2][28]~q\,
	datad => \ID|Mux3~14_combout\,
	combout => \ID|Mux3~15_combout\);

-- Location: LCCOMB_X63_Y35_N14
\ID|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~16_combout\ = (\ID|Mux8~0_combout\ & ((\ID|Mux3~11_combout\) # ((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & (((\ID|Mux3~15_combout\ & !\ID|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~0_combout\,
	datab => \ID|Mux3~11_combout\,
	datac => \ID|Mux3~15_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux3~16_combout\);

-- Location: FF_X69_Y33_N31
\ID|register_array[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][28]~q\);

-- Location: FF_X69_Y33_N13
\ID|register_array[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][28]~q\);

-- Location: FF_X70_Y33_N23
\ID|register_array[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][28]~q\);

-- Location: FF_X70_Y33_N21
\ID|register_array[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][28]~q\);

-- Location: LCCOMB_X70_Y33_N20
\ID|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][28]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][28]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][28]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux3~0_combout\);

-- Location: LCCOMB_X69_Y33_N12
\ID|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux3~0_combout\ & (\ID|register_array[30][28]~q\)) # (!\ID|Mux3~0_combout\ & ((\ID|register_array[26][28]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][28]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][28]~q\,
	datad => \ID|Mux3~0_combout\,
	combout => \ID|Mux3~1_combout\);

-- Location: FF_X69_Y36_N15
\ID|register_array[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][28]~q\);

-- Location: FF_X69_Y36_N5
\ID|register_array[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][28]~q\);

-- Location: FF_X70_Y36_N9
\ID|register_array[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][28]~q\);

-- Location: FF_X70_Y36_N11
\ID|register_array[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][28]~q\);

-- Location: LCCOMB_X70_Y36_N8
\ID|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][28]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][28]~q\,
	datad => \ID|register_array[17][28]~q\,
	combout => \ID|Mux3~2_combout\);

-- Location: LCCOMB_X69_Y36_N4
\ID|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux3~2_combout\ & (\ID|register_array[29][28]~q\)) # (!\ID|Mux3~2_combout\ & ((\ID|register_array[21][28]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][28]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][28]~q\,
	datad => \ID|Mux3~2_combout\,
	combout => \ID|Mux3~3_combout\);

-- Location: FF_X70_Y35_N15
\ID|register_array[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][28]~q\);

-- Location: FF_X70_Y35_N13
\ID|register_array[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][28]~q\);

-- Location: LCCOMB_X70_Y35_N12
\ID|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][28]~q\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][28]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][28]~q\,
	datac => \ID|register_array[24][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux3~4_combout\);

-- Location: FF_X69_Y35_N1
\ID|register_array[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][28]~q\);

-- Location: FF_X69_Y35_N19
\ID|register_array[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][28]~q\);

-- Location: LCCOMB_X69_Y35_N0
\ID|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux3~4_combout\ & ((\ID|register_array[28][28]~q\))) # (!\ID|Mux3~4_combout\ & (\ID|register_array[20][28]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux3~4_combout\,
	datac => \ID|register_array[20][28]~q\,
	datad => \ID|register_array[28][28]~q\,
	combout => \ID|Mux3~5_combout\);

-- Location: LCCOMB_X69_Y35_N28
\ID|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux3~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux3~5_combout\ & !\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux3~3_combout\,
	datac => \ID|Mux3~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~6_combout\);

-- Location: FF_X70_Y34_N23
\ID|register_array[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][28]~q\);

-- Location: LCCOMB_X70_Y34_N20
\ID|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][28]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][28]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][28]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux3~7_combout\);

-- Location: FF_X69_Y34_N15
\ID|register_array[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][28]~q\);

-- Location: FF_X69_Y34_N21
\ID|register_array[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][28]~q\);

-- Location: LCCOMB_X69_Y34_N20
\ID|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~8_combout\ = (\ID|Mux3~7_combout\ & ((\ID|register_array[31][28]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux3~7_combout\ & (((\ID|register_array[27][28]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~7_combout\,
	datab => \ID|register_array[31][28]~q\,
	datac => \ID|register_array[27][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux3~8_combout\);

-- Location: LCCOMB_X73_Y35_N16
\ID|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~9_combout\ = (\ID|Mux3~6_combout\ & (((\ID|Mux3~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux3~6_combout\ & (\ID|Mux3~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~1_combout\,
	datab => \ID|Mux3~6_combout\,
	datac => \ID|Mux3~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~9_combout\);

-- Location: LCCOMB_X66_Y32_N12
\ID|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux3~19_combout\ = (\ID|Mux3~16_combout\ & ((\ID|Mux3~18_combout\) # ((!\ID|Mux8~1_combout\)))) # (!\ID|Mux3~16_combout\ & (((\ID|Mux3~9_combout\ & \ID|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~18_combout\,
	datab => \ID|Mux3~16_combout\,
	datac => \ID|Mux3~9_combout\,
	datad => \ID|Mux8~1_combout\,
	combout => \ID|Mux3~19_combout\);

-- Location: LCCOMB_X70_Y31_N0
\EXE|Add1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~129_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|Binput[28]~93_combout\ & ((\ID|Mux3~19_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\EXE|Binput[28]~93_combout\ & (\ID|Mux3~19_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~0_combout\,
	datab => \EXE|Binput[28]~93_combout\,
	datac => \ID|Mux3~19_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~129_combout\);

-- Location: LCCOMB_X70_Y29_N16
\EXE|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~5_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \ID|Mux35~19_combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~5_combout\);

-- Location: LCCOMB_X69_Y28_N10
\EXE|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~92_combout\ = (\EXE|Add1~5_combout\ & ((\ID|Mux3~19_combout\ & (\EXE|Add1~91\ & VCC)) # (!\ID|Mux3~19_combout\ & (!\EXE|Add1~91\)))) # (!\EXE|Add1~5_combout\ & ((\ID|Mux3~19_combout\ & (!\EXE|Add1~91\)) # (!\ID|Mux3~19_combout\ & 
-- ((\EXE|Add1~91\) # (GND)))))
-- \EXE|Add1~93\ = CARRY((\EXE|Add1~5_combout\ & (!\ID|Mux3~19_combout\ & !\EXE|Add1~91\)) # (!\EXE|Add1~5_combout\ & ((!\EXE|Add1~91\) # (!\ID|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~5_combout\,
	datab => \ID|Mux3~19_combout\,
	datad => VCC,
	cin => \EXE|Add1~91\,
	combout => \EXE|Add1~92_combout\,
	cout => \EXE|Add1~93\);

-- Location: LCCOMB_X66_Y32_N14
\EXE|ALU_Result[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[28]~30_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~129_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~129_combout\,
	datad => \EXE|Add1~92_combout\,
	combout => \EXE|ALU_Result[28]~30_combout\);

-- Location: M9K_X64_Y30_N0
\MEM|data_memory|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ShoreLab05Amemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_koq3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CTL|Equal3~0_combout\,
	portare => VCC,
	clk0 => \ALT_INV_clock~inputclkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: FF_X63_Y35_N23
\ID|register_array[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][30]~q\);

-- Location: FF_X60_Y39_N23
\ID|register_array[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][30]~q\);

-- Location: FF_X60_Y40_N27
\ID|register_array[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][30]~q\);

-- Location: FF_X60_Y39_N1
\ID|register_array[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][30]~q\);

-- Location: FF_X60_Y40_N25
\ID|register_array[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][30]~q\);

-- Location: FF_X61_Y39_N29
\ID|register_array[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][30]~q\);

-- Location: LCCOMB_X61_Y39_N28
\ID|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[5][30]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][30]~q\,
	datac => \ID|register_array[5][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux1~12_combout\);

-- Location: LCCOMB_X60_Y39_N0
\ID|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux1~12_combout\ & (\ID|register_array[7][30]~q\)) # (!\ID|Mux1~12_combout\ & ((\ID|register_array[6][30]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][30]~q\,
	datad => \ID|Mux1~12_combout\,
	combout => \ID|Mux1~13_combout\);

-- Location: LCCOMB_X60_Y39_N26
\ID|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux1~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][30]~q\)))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|register_array[1][30]~q\,
	datad => \ID|Mux1~13_combout\,
	combout => \ID|Mux1~14_combout\);

-- Location: FF_X63_Y35_N13
\ID|register_array[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][30]~q\);

-- Location: LCCOMB_X63_Y35_N12
\ID|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~15_combout\ = (\ID|Mux1~14_combout\ & ((\ID|register_array[3][30]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux1~14_combout\ & (((\ID|register_array[2][30]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][30]~q\,
	datab => \ID|Mux1~14_combout\,
	datac => \ID|register_array[2][30]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux1~15_combout\);

-- Location: FF_X63_Y32_N27
\ID|register_array[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][30]~q\);

-- Location: FF_X62_Y36_N5
\ID|register_array[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][30]~q\);

-- Location: FF_X61_Y30_N9
\ID|register_array[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][30]~q\);

-- Location: LCCOMB_X61_Y30_N8
\ID|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][30]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][30]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][30]~q\,
	datac => \ID|register_array[10][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux1~10_combout\);

-- Location: FF_X63_Y32_N25
\ID|register_array[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][30]~q\);

-- Location: LCCOMB_X63_Y32_N24
\ID|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~11_combout\ = (\ID|Mux1~10_combout\ & ((\ID|register_array[11][30]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux1~10_combout\ & (((\ID|register_array[9][30]~q\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][30]~q\,
	datab => \ID|Mux1~10_combout\,
	datac => \ID|register_array[9][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux1~11_combout\);

-- Location: LCCOMB_X63_Y35_N0
\ID|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & ((\ID|Mux1~11_combout\))) # (!\ID|Mux8~0_combout\ & (\ID|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux1~15_combout\,
	datac => \ID|Mux1~11_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux1~16_combout\);

-- Location: FF_X70_Y33_N31
\ID|register_array[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][30]~q\);

-- Location: FF_X70_Y33_N13
\ID|register_array[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][30]~q\);

-- Location: LCCOMB_X70_Y33_N12
\ID|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][30]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][30]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux1~0_combout\);

-- Location: FF_X69_Y33_N5
\ID|register_array[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][30]~q\);

-- Location: FF_X69_Y33_N7
\ID|register_array[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][30]~q\);

-- Location: LCCOMB_X69_Y33_N4
\ID|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux1~0_combout\ & ((\ID|register_array[30][30]~q\))) # (!\ID|Mux1~0_combout\ & (\ID|register_array[26][30]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux1~0_combout\,
	datac => \ID|register_array[26][30]~q\,
	datad => \ID|register_array[30][30]~q\,
	combout => \ID|Mux1~1_combout\);

-- Location: FF_X69_Y35_N3
\ID|register_array[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][30]~q\);

-- Location: FF_X69_Y35_N25
\ID|register_array[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][30]~q\);

-- Location: FF_X70_Y35_N5
\ID|register_array[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][30]~q\);

-- Location: FF_X70_Y35_N7
\ID|register_array[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][30]~q\);

-- Location: LCCOMB_X70_Y35_N4
\ID|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][30]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][30]~q\,
	datad => \ID|register_array[16][30]~q\,
	combout => \ID|Mux1~4_combout\);

-- Location: LCCOMB_X69_Y35_N24
\ID|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux1~4_combout\ & (\ID|register_array[28][30]~q\)) # (!\ID|Mux1~4_combout\ & ((\ID|register_array[20][30]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][30]~q\,
	datac => \ID|register_array[20][30]~q\,
	datad => \ID|Mux1~4_combout\,
	combout => \ID|Mux1~5_combout\);

-- Location: FF_X69_Y36_N7
\ID|register_array[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][30]~q\);

-- Location: FF_X69_Y36_N13
\ID|register_array[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][30]~q\);

-- Location: FF_X70_Y36_N25
\ID|register_array[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][30]~q\);

-- Location: FF_X70_Y36_N19
\ID|register_array[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][30]~q\);

-- Location: LCCOMB_X70_Y36_N24
\ID|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][30]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][30]~q\,
	datad => \ID|register_array[17][30]~q\,
	combout => \ID|Mux1~2_combout\);

-- Location: LCCOMB_X69_Y36_N12
\ID|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux1~2_combout\ & (\ID|register_array[29][30]~q\)) # (!\ID|Mux1~2_combout\ & ((\ID|register_array[21][30]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][30]~q\,
	datad => \ID|Mux1~2_combout\,
	combout => \ID|Mux1~3_combout\);

-- Location: LCCOMB_X68_Y33_N18
\ID|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux1~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux1~3_combout\,
	combout => \ID|Mux1~6_combout\);

-- Location: FF_X69_Y34_N7
\ID|register_array[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][30]~q\);

-- Location: FF_X69_Y34_N29
\ID|register_array[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][30]~q\);

-- Location: FF_X70_Y34_N5
\ID|register_array[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][30]~q\);

-- Location: FF_X70_Y34_N7
\ID|register_array[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][30]~q\);

-- Location: LCCOMB_X70_Y34_N4
\ID|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][30]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][30]~q\,
	datad => \ID|register_array[19][30]~q\,
	combout => \ID|Mux1~7_combout\);

-- Location: LCCOMB_X69_Y34_N28
\ID|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux1~7_combout\ & (\ID|register_array[31][30]~q\)) # (!\ID|Mux1~7_combout\ & ((\ID|register_array[27][30]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[31][30]~q\,
	datac => \ID|register_array[27][30]~q\,
	datad => \ID|Mux1~7_combout\,
	combout => \ID|Mux1~8_combout\);

-- Location: LCCOMB_X68_Y33_N4
\ID|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~9_combout\ = (\ID|Mux1~6_combout\ & (((\ID|Mux1~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux1~6_combout\ & (\ID|Mux1~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~1_combout\,
	datab => \ID|Mux1~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux1~8_combout\,
	combout => \ID|Mux1~9_combout\);

-- Location: FF_X63_Y30_N21
\ID|register_array[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][30]~q\);

-- Location: FF_X65_Y30_N25
\ID|register_array[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~32_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][30]~q\);

-- Location: FF_X67_Y31_N19
\ID|register_array[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][30]~q\);

-- Location: LCCOMB_X67_Y31_N18
\ID|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[13][30]~q\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][30]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux1~17_combout\);

-- Location: LCCOMB_X67_Y31_N6
\ID|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux1~17_combout\ & ((\ID|register_array[15][30]~q\))) # (!\ID|Mux1~17_combout\ & (\ID|register_array[14][30]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[15][30]~q\,
	datad => \ID|Mux1~17_combout\,
	combout => \ID|Mux1~18_combout\);

-- Location: LCCOMB_X67_Y31_N16
\ID|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux1~19_combout\ = (\ID|Mux1~16_combout\ & (((\ID|Mux1~18_combout\) # (!\ID|Mux8~1_combout\)))) # (!\ID|Mux1~16_combout\ & (\ID|Mux1~9_combout\ & (\ID|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~16_combout\,
	datab => \ID|Mux1~9_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux1~18_combout\,
	combout => \ID|Mux1~19_combout\);

-- Location: LCCOMB_X69_Y31_N22
\EXE|Binput[30]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[30]~95_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal2~0_combout\ & ((\ID|Mux33~19_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux33~19_combout\,
	datad => \CTL|Equal2~0_combout\,
	combout => \EXE|Binput[30]~95_combout\);

-- Location: LCCOMB_X68_Y31_N4
\EXE|Add1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~131_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux1~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[30]~95_combout\))) # (!\ID|Mux1~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[30]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[30]~95_combout\,
	combout => \EXE|Add1~131_combout\);

-- Location: LCCOMB_X69_Y31_N16
\EXE|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~3_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux33~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux33~19_combout\,
	combout => \EXE|Add1~3_combout\);

-- Location: FF_X65_Y30_N27
\ID|register_array[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~33_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][29]~q\);

-- Location: FF_X63_Y30_N31
\ID|register_array[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][29]~q\);

-- Location: FF_X63_Y30_N17
\ID|register_array[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][29]~q\);

-- Location: LCCOMB_X63_Y30_N30
\ID|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[14][29]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[12][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][29]~q\,
	datad => \ID|register_array[12][29]~q\,
	combout => \ID|Mux2~17_combout\);

-- Location: FF_X68_Y32_N21
\ID|register_array[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][29]~q\);

-- Location: LCCOMB_X68_Y32_N30
\ID|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux2~17_combout\ & (\ID|register_array[15][29]~q\)) # (!\ID|Mux2~17_combout\ & ((\ID|register_array[13][29]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][29]~q\,
	datac => \ID|Mux2~17_combout\,
	datad => \ID|register_array[13][29]~q\,
	combout => \ID|Mux2~18_combout\);

-- Location: FF_X61_Y37_N9
\ID|register_array[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[1][14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[1][29]~q\);

-- Location: FF_X59_Y38_N9
\ID|register_array[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[4][31]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[4][29]~q\);

-- Location: FF_X60_Y38_N25
\ID|register_array[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][29]~q\);

-- Location: LCCOMB_X60_Y38_N24
\ID|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][29]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][29]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][29]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux2~12_combout\);

-- Location: FF_X61_Y39_N15
\ID|register_array[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][29]~q\);

-- Location: FF_X62_Y39_N27
\ID|register_array[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[7][13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[7][29]~q\);

-- Location: LCCOMB_X61_Y39_N14
\ID|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux2~12_combout\ & ((\ID|register_array[7][29]~q\))) # (!\ID|Mux2~12_combout\ & (\ID|register_array[5][29]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux2~12_combout\,
	datac => \ID|register_array[5][29]~q\,
	datad => \ID|register_array[7][29]~q\,
	combout => \ID|Mux2~13_combout\);

-- Location: LCCOMB_X61_Y39_N8
\ID|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~14_combout\ = (\ID|Mux8~4_combout\ & (((\ID|Mux2~13_combout\) # (!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][29]~q\ & ((\ID|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~4_combout\,
	datab => \ID|register_array[1][29]~q\,
	datac => \ID|Mux2~13_combout\,
	datad => \ID|Mux8~3_combout\,
	combout => \ID|Mux2~14_combout\);

-- Location: FF_X61_Y36_N17
\ID|register_array[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][29]~q\);

-- Location: FF_X61_Y36_N3
\ID|register_array[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[3][4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[3][29]~q\);

-- Location: LCCOMB_X61_Y36_N16
\ID|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~15_combout\ = (\ID|Mux2~14_combout\ & (((\ID|register_array[3][29]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux2~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][29]~q\,
	datad => \ID|register_array[3][29]~q\,
	combout => \ID|Mux2~15_combout\);

-- Location: FF_X70_Y33_N27
\ID|register_array[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[18][22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[18][29]~q\);

-- Location: FF_X70_Y33_N1
\ID|register_array[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[22][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[22][29]~q\);

-- Location: LCCOMB_X70_Y33_N0
\ID|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][29]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][29]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][29]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux2~4_combout\);

-- Location: FF_X69_Y33_N17
\ID|register_array[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][29]~q\);

-- Location: FF_X69_Y33_N3
\ID|register_array[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[30][21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[30][29]~q\);

-- Location: LCCOMB_X69_Y33_N16
\ID|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux2~4_combout\ & ((\ID|register_array[30][29]~q\))) # (!\ID|Mux2~4_combout\ & (\ID|register_array[26][29]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux2~4_combout\,
	datac => \ID|register_array[26][29]~q\,
	datad => \ID|register_array[30][29]~q\,
	combout => \ID|Mux2~5_combout\);

-- Location: FF_X69_Y35_N23
\ID|register_array[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[28][23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[28][29]~q\);

-- Location: FF_X70_Y35_N9
\ID|register_array[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[24][12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[24][29]~q\);

-- Location: FF_X70_Y35_N19
\ID|register_array[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[16][2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[16][29]~q\);

-- Location: LCCOMB_X70_Y35_N8
\ID|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][29]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][29]~q\,
	datad => \ID|register_array[16][29]~q\,
	combout => \ID|Mux2~6_combout\);

-- Location: FF_X69_Y35_N13
\ID|register_array[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[20][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[20][29]~q\);

-- Location: LCCOMB_X69_Y35_N12
\ID|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~7_combout\ = (\ID|Mux2~6_combout\ & ((\ID|register_array[28][29]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux2~6_combout\ & (((\ID|register_array[20][29]~q\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][29]~q\,
	datab => \ID|Mux2~6_combout\,
	datac => \ID|register_array[20][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux2~7_combout\);

-- Location: LCCOMB_X63_Y39_N8
\ID|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux2~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((!\IFE|inst_memory|auto_generated|q_a\(21) & \ID|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux2~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux2~7_combout\,
	combout => \ID|Mux2~8_combout\);

-- Location: FF_X70_Y36_N5
\ID|register_array[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[25][7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[25][29]~q\);

-- Location: FF_X70_Y36_N23
\ID|register_array[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][29]~q\);

-- Location: LCCOMB_X70_Y36_N4
\ID|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][29]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][29]~q\,
	datad => \ID|register_array[17][29]~q\,
	combout => \ID|Mux2~2_combout\);

-- Location: FF_X69_Y36_N9
\ID|register_array[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[21][19]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[21][29]~q\);

-- Location: FF_X69_Y36_N3
\ID|register_array[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[29][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[29][29]~q\);

-- Location: LCCOMB_X69_Y36_N8
\ID|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~3_combout\ = (\ID|Mux2~2_combout\ & (((\ID|register_array[29][29]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux2~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][29]~q\,
	datad => \ID|register_array[29][29]~q\,
	combout => \ID|Mux2~3_combout\);

-- Location: FF_X69_Y34_N3
\ID|register_array[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[31][7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[31][29]~q\);

-- Location: FF_X69_Y34_N9
\ID|register_array[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[27][21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[27][29]~q\);

-- Location: FF_X70_Y34_N9
\ID|register_array[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][29]~q\);

-- Location: FF_X70_Y34_N11
\ID|register_array[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[19][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[19][29]~q\);

-- Location: LCCOMB_X70_Y34_N8
\ID|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][29]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][29]~q\,
	datad => \ID|register_array[19][29]~q\,
	combout => \ID|Mux2~9_combout\);

-- Location: LCCOMB_X69_Y34_N8
\ID|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux2~9_combout\ & (\ID|register_array[31][29]~q\)) # (!\ID|Mux2~9_combout\ & ((\ID|register_array[27][29]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[31][29]~q\,
	datac => \ID|register_array[27][29]~q\,
	datad => \ID|Mux2~9_combout\,
	combout => \ID|Mux2~10_combout\);

-- Location: LCCOMB_X68_Y32_N16
\ID|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux2~8_combout\ & ((\ID|Mux2~10_combout\))) # (!\ID|Mux2~8_combout\ & (\ID|Mux2~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux2~8_combout\,
	datac => \ID|Mux2~3_combout\,
	datad => \ID|Mux2~10_combout\,
	combout => \ID|Mux2~11_combout\);

-- Location: LCCOMB_X68_Y32_N18
\ID|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\) # (\ID|Mux2~11_combout\)))) # (!\ID|Mux8~1_combout\ & (\ID|Mux2~15_combout\ & (!\ID|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~15_combout\,
	datab => \ID|Mux8~1_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux2~11_combout\,
	combout => \ID|Mux2~16_combout\);

-- Location: FF_X62_Y36_N21
\ID|register_array[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][29]~q\);

-- Location: LCCOMB_X61_Y32_N12
\ID|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][29]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][29]~q\,
	datac => \ID|register_array[9][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux2~0_combout\);

-- Location: FF_X60_Y32_N19
\ID|register_array[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][29]~q\);

-- Location: FF_X61_Y32_N7
\ID|register_array[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[11][6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[11][29]~q\);

-- Location: LCCOMB_X60_Y32_N18
\ID|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux2~0_combout\ & ((\ID|register_array[11][29]~q\))) # (!\ID|Mux2~0_combout\ & (\ID|register_array[10][29]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux2~0_combout\,
	datac => \ID|register_array[10][29]~q\,
	datad => \ID|register_array[11][29]~q\,
	combout => \ID|Mux2~1_combout\);

-- Location: LCCOMB_X68_Y32_N0
\ID|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux2~19_combout\ = (\ID|Mux2~16_combout\ & ((\ID|Mux2~18_combout\) # ((!\ID|Mux8~0_combout\)))) # (!\ID|Mux2~16_combout\ & (((\ID|Mux8~0_combout\ & \ID|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~18_combout\,
	datab => \ID|Mux2~16_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux2~1_combout\,
	combout => \ID|Mux2~19_combout\);

-- Location: LCCOMB_X69_Y31_N18
\EXE|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~4_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux34~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux34~19_combout\,
	combout => \EXE|Add1~4_combout\);

-- Location: LCCOMB_X69_Y28_N12
\EXE|Add1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~94_combout\ = ((\ID|Mux2~19_combout\ $ (\EXE|Add1~4_combout\ $ (!\EXE|Add1~93\)))) # (GND)
-- \EXE|Add1~95\ = CARRY((\ID|Mux2~19_combout\ & ((\EXE|Add1~4_combout\) # (!\EXE|Add1~93\))) # (!\ID|Mux2~19_combout\ & (\EXE|Add1~4_combout\ & !\EXE|Add1~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~19_combout\,
	datab => \EXE|Add1~4_combout\,
	datad => VCC,
	cin => \EXE|Add1~93\,
	combout => \EXE|Add1~94_combout\,
	cout => \EXE|Add1~95\);

-- Location: LCCOMB_X69_Y28_N14
\EXE|Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~96_combout\ = (\ID|Mux1~19_combout\ & ((\EXE|Add1~3_combout\ & (\EXE|Add1~95\ & VCC)) # (!\EXE|Add1~3_combout\ & (!\EXE|Add1~95\)))) # (!\ID|Mux1~19_combout\ & ((\EXE|Add1~3_combout\ & (!\EXE|Add1~95\)) # (!\EXE|Add1~3_combout\ & 
-- ((\EXE|Add1~95\) # (GND)))))
-- \EXE|Add1~97\ = CARRY((\ID|Mux1~19_combout\ & (!\EXE|Add1~3_combout\ & !\EXE|Add1~95\)) # (!\ID|Mux1~19_combout\ & ((!\EXE|Add1~95\) # (!\EXE|Add1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~19_combout\,
	datab => \EXE|Add1~3_combout\,
	datad => VCC,
	cin => \EXE|Add1~95\,
	combout => \EXE|Add1~96_combout\,
	cout => \EXE|Add1~97\);

-- Location: LCCOMB_X65_Y30_N6
\EXE|ALU_Result[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[30]~32_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~131_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~131_combout\,
	datad => \EXE|Add1~96_combout\,
	combout => \EXE|ALU_Result[30]~32_combout\);

-- Location: LCCOMB_X65_Y30_N24
\ID|register_array~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~32_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(30))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[30]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(30),
	datab => \CTL|Equal2~1_combout\,
	datac => \reset~input_o\,
	datad => \EXE|ALU_Result[30]~32_combout\,
	combout => \ID|register_array~32_combout\);

-- Location: FF_X67_Y31_N13
\ID|register_array[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][30]~q\);

-- Location: LCCOMB_X67_Y31_N12
\ID|Mux33~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][30]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[12][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][30]~q\,
	datad => \ID|register_array[13][30]~q\,
	combout => \ID|Mux33~17_combout\);

-- Location: LCCOMB_X63_Y30_N20
\ID|Mux33~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~18_combout\ = (\ID|Mux33~17_combout\ & ((\ID|register_array[15][30]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux33~17_combout\ & (((\ID|register_array[14][30]~q\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~17_combout\,
	datab => \ID|register_array[15][30]~q\,
	datac => \ID|register_array[14][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux33~18_combout\);

-- Location: LCCOMB_X70_Y33_N30
\ID|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][30]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][30]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux33~0_combout\);

-- Location: LCCOMB_X69_Y33_N6
\ID|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux33~0_combout\ & ((\ID|register_array[30][30]~q\))) # (!\ID|Mux33~0_combout\ & (\ID|register_array[26][30]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][30]~q\,
	datac => \ID|register_array[30][30]~q\,
	datad => \ID|Mux33~0_combout\,
	combout => \ID|Mux33~1_combout\);

-- Location: LCCOMB_X70_Y34_N6
\ID|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][30]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][30]~q\,
	datad => \ID|register_array[23][30]~q\,
	combout => \ID|Mux33~7_combout\);

-- Location: LCCOMB_X69_Y34_N6
\ID|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~8_combout\ = (\ID|Mux33~7_combout\ & (((\ID|register_array[31][30]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux33~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][30]~q\,
	datad => \ID|register_array[27][30]~q\,
	combout => \ID|Mux33~8_combout\);

-- Location: LCCOMB_X70_Y36_N18
\ID|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][30]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][30]~q\,
	datad => \ID|register_array[25][30]~q\,
	combout => \ID|Mux33~2_combout\);

-- Location: LCCOMB_X69_Y36_N6
\ID|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~3_combout\ = (\ID|Mux33~2_combout\ & (((\ID|register_array[29][30]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux33~2_combout\ & (\ID|register_array[21][30]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][30]~q\,
	datab => \ID|Mux33~2_combout\,
	datac => \ID|register_array[29][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux33~3_combout\);

-- Location: LCCOMB_X70_Y35_N6
\ID|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][30]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][30]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux33~4_combout\);

-- Location: LCCOMB_X69_Y35_N2
\ID|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux33~4_combout\ & ((\ID|register_array[28][30]~q\))) # (!\ID|Mux33~4_combout\ & (\ID|register_array[20][30]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][30]~q\,
	datac => \ID|register_array[28][30]~q\,
	datad => \ID|Mux33~4_combout\,
	combout => \ID|Mux33~5_combout\);

-- Location: LCCOMB_X62_Y36_N6
\ID|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux33~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- \ID|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux33~5_combout\,
	combout => \ID|Mux33~6_combout\);

-- Location: LCCOMB_X62_Y36_N8
\ID|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux33~6_combout\ & ((\ID|Mux33~8_combout\))) # (!\ID|Mux33~6_combout\ & (\ID|Mux33~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux33~8_combout\,
	datad => \ID|Mux33~6_combout\,
	combout => \ID|Mux33~9_combout\);

-- Location: LCCOMB_X60_Y40_N24
\ID|Mux33~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][30]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[5][30]~q\,
	datac => \ID|register_array[4][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux33~12_combout\);

-- Location: LCCOMB_X60_Y40_N26
\ID|Mux33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux33~12_combout\ & ((\ID|register_array[7][30]~q\))) # (!\ID|Mux33~12_combout\ & (\ID|register_array[6][30]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][30]~q\,
	datac => \ID|register_array[7][30]~q\,
	datad => \ID|Mux33~12_combout\,
	combout => \ID|Mux33~13_combout\);

-- Location: LCCOMB_X60_Y39_N22
\ID|Mux33~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux33~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][30]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux33~13_combout\,
	datac => \ID|register_array[1][30]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux33~14_combout\);

-- Location: LCCOMB_X63_Y35_N22
\ID|Mux33~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux33~14_combout\ & (\ID|register_array[3][30]~q\)) # (!\ID|Mux33~14_combout\ & ((\ID|register_array[2][30]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux33~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux33~14_combout\,
	datac => \ID|register_array[3][30]~q\,
	datad => \ID|register_array[2][30]~q\,
	combout => \ID|Mux33~15_combout\);

-- Location: LCCOMB_X62_Y36_N4
\ID|Mux33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][30]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][30]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][30]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux33~10_combout\);

-- Location: LCCOMB_X63_Y32_N26
\ID|Mux33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~11_combout\ = (\ID|Mux33~10_combout\ & (((\ID|register_array[11][30]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux33~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][30]~q\,
	datad => \ID|register_array[9][30]~q\,
	combout => \ID|Mux33~11_combout\);

-- Location: LCCOMB_X63_Y36_N24
\ID|Mux33~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\) # ((\ID|Mux33~11_combout\)))) # (!\ID|Mux62~0_combout\ & (!\ID|Mux62~1_combout\ & (\ID|Mux33~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux33~15_combout\,
	datad => \ID|Mux33~11_combout\,
	combout => \ID|Mux33~16_combout\);

-- Location: LCCOMB_X62_Y36_N26
\ID|Mux33~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux33~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux33~16_combout\ & (\ID|Mux33~18_combout\)) # (!\ID|Mux33~16_combout\ & ((\ID|Mux33~9_combout\))))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~18_combout\,
	datab => \ID|Mux33~9_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux33~16_combout\,
	combout => \ID|Mux33~19_combout\);

-- Location: LCCOMB_X69_Y31_N12
\EXE|Binput[29]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[29]~94_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux34~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux34~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \ID|Mux34~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \CTL|Equal2~0_combout\,
	combout => \EXE|Binput[29]~94_combout\);

-- Location: LCCOMB_X69_Y28_N24
\EXE|Add1~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~130_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\EXE|Binput[29]~94_combout\) # (\ID|Mux2~19_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\EXE|Binput[29]~94_combout\ & \ID|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|Binput[29]~94_combout\,
	datad => \ID|Mux2~19_combout\,
	combout => \EXE|Add1~130_combout\);

-- Location: LCCOMB_X65_Y30_N28
\EXE|ALU_Result[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[29]~31_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~130_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~94_combout\,
	datad => \EXE|Add1~130_combout\,
	combout => \EXE|ALU_Result[29]~31_combout\);

-- Location: LCCOMB_X65_Y30_N26
\ID|register_array~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~33_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(29))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[29]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(29),
	datab => \CTL|Equal2~1_combout\,
	datac => \reset~input_o\,
	datad => \EXE|ALU_Result[29]~31_combout\,
	combout => \ID|register_array~33_combout\);

-- Location: FF_X61_Y32_N13
\ID|register_array[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][29]~q\);

-- Location: LCCOMB_X62_Y36_N20
\ID|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][29]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][29]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][29]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux34~0_combout\);

-- Location: LCCOMB_X61_Y32_N6
\ID|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux34~0_combout\ & (\ID|register_array[11][29]~q\)) # (!\ID|Mux34~0_combout\ & ((\ID|register_array[10][29]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux34~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux34~0_combout\,
	datac => \ID|register_array[11][29]~q\,
	datad => \ID|register_array[10][29]~q\,
	combout => \ID|Mux34~1_combout\);

-- Location: LCCOMB_X59_Y38_N8
\ID|Mux34~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][29]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][29]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][29]~q\,
	datac => \ID|register_array[4][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux34~12_combout\);

-- Location: LCCOMB_X62_Y39_N26
\ID|Mux34~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux34~12_combout\ & ((\ID|register_array[7][29]~q\))) # (!\ID|Mux34~12_combout\ & (\ID|register_array[5][29]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][29]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][29]~q\,
	datad => \ID|Mux34~12_combout\,
	combout => \ID|Mux34~13_combout\);

-- Location: LCCOMB_X61_Y37_N8
\ID|Mux34~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux34~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][29]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~13_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][29]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux34~14_combout\);

-- Location: LCCOMB_X61_Y36_N2
\ID|Mux34~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux34~14_combout\ & ((\ID|register_array[3][29]~q\))) # (!\ID|Mux34~14_combout\ & (\ID|register_array[2][29]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|register_array[2][29]~q\,
	datac => \ID|register_array[3][29]~q\,
	datad => \ID|Mux34~14_combout\,
	combout => \ID|Mux34~15_combout\);

-- Location: LCCOMB_X70_Y34_N10
\ID|Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][29]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][29]~q\,
	datac => \ID|register_array[19][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux34~9_combout\);

-- Location: LCCOMB_X69_Y34_N2
\ID|Mux34~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~10_combout\ = (\ID|Mux34~9_combout\ & (((\ID|register_array[31][29]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux34~9_combout\ & (\ID|register_array[27][29]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~9_combout\,
	datab => \ID|register_array[27][29]~q\,
	datac => \ID|register_array[31][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux34~10_combout\);

-- Location: LCCOMB_X70_Y33_N26
\ID|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[22][29]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[18][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[22][29]~q\,
	datac => \ID|register_array[18][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux34~4_combout\);

-- Location: LCCOMB_X69_Y33_N2
\ID|Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux34~4_combout\ & (\ID|register_array[30][29]~q\)) # (!\ID|Mux34~4_combout\ & ((\ID|register_array[26][29]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux34~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux34~4_combout\,
	datac => \ID|register_array[30][29]~q\,
	datad => \ID|register_array[26][29]~q\,
	combout => \ID|Mux34~5_combout\);

-- Location: LCCOMB_X70_Y35_N18
\ID|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][29]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][29]~q\,
	datad => \ID|register_array[24][29]~q\,
	combout => \ID|Mux34~6_combout\);

-- Location: LCCOMB_X69_Y35_N22
\ID|Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux34~6_combout\ & (\ID|register_array[28][29]~q\)) # (!\ID|Mux34~6_combout\ & ((\ID|register_array[20][29]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux34~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux34~6_combout\,
	datac => \ID|register_array[28][29]~q\,
	datad => \ID|register_array[20][29]~q\,
	combout => \ID|Mux34~7_combout\);

-- Location: LCCOMB_X63_Y36_N26
\ID|Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux34~5_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux34~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux34~7_combout\,
	combout => \ID|Mux34~8_combout\);

-- Location: LCCOMB_X70_Y36_N22
\ID|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][29]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][29]~q\,
	datad => \ID|register_array[25][29]~q\,
	combout => \ID|Mux34~2_combout\);

-- Location: LCCOMB_X69_Y36_N2
\ID|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux34~2_combout\ & ((\ID|register_array[29][29]~q\))) # (!\ID|Mux34~2_combout\ & (\ID|register_array[21][29]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][29]~q\,
	datac => \ID|register_array[29][29]~q\,
	datad => \ID|Mux34~2_combout\,
	combout => \ID|Mux34~3_combout\);

-- Location: LCCOMB_X63_Y36_N4
\ID|Mux34~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux34~8_combout\ & (\ID|Mux34~10_combout\)) # (!\ID|Mux34~8_combout\ & ((\ID|Mux34~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux34~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux34~8_combout\,
	datad => \ID|Mux34~3_combout\,
	combout => \ID|Mux34~11_combout\);

-- Location: LCCOMB_X62_Y36_N22
\ID|Mux34~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux34~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux34~15_combout\,
	datad => \ID|Mux34~11_combout\,
	combout => \ID|Mux34~16_combout\);

-- Location: LCCOMB_X63_Y30_N16
\ID|Mux34~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][29]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][29]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][29]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][29]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux34~17_combout\);

-- Location: LCCOMB_X68_Y32_N20
\ID|Mux34~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux34~17_combout\ & (\ID|register_array[15][29]~q\)) # (!\ID|Mux34~17_combout\ & ((\ID|register_array[13][29]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[15][29]~q\,
	datac => \ID|register_array[13][29]~q\,
	datad => \ID|Mux34~17_combout\,
	combout => \ID|Mux34~18_combout\);

-- Location: LCCOMB_X61_Y32_N0
\ID|Mux34~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux34~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux34~16_combout\ & ((\ID|Mux34~18_combout\))) # (!\ID|Mux34~16_combout\ & (\ID|Mux34~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~1_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux34~16_combout\,
	datad => \ID|Mux34~18_combout\,
	combout => \ID|Mux34~19_combout\);

-- Location: LCCOMB_X66_Y32_N24
\ID|register_array~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~34_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(28)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[28]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \EXE|ALU_Result[28]~30_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(28),
	datad => \reset~input_o\,
	combout => \ID|register_array~34_combout\);

-- Location: FF_X70_Y34_N21
\ID|register_array[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[23][8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[23][28]~q\);

-- Location: LCCOMB_X70_Y34_N22
\ID|Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][28]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][28]~q\,
	datac => \ID|register_array[19][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux35~7_combout\);

-- Location: LCCOMB_X69_Y34_N14
\ID|Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~8_combout\ = (\ID|Mux35~7_combout\ & (((\ID|register_array[31][28]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux35~7_combout\ & (\ID|register_array[27][28]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~7_combout\,
	datab => \ID|register_array[27][28]~q\,
	datac => \ID|register_array[31][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux35~8_combout\);

-- Location: LCCOMB_X70_Y33_N22
\ID|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[22][28]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[18][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[22][28]~q\,
	datac => \ID|register_array[18][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux35~0_combout\);

-- Location: LCCOMB_X69_Y33_N30
\ID|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux35~0_combout\ & (\ID|register_array[30][28]~q\)) # (!\ID|Mux35~0_combout\ & ((\ID|register_array[26][28]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux35~0_combout\,
	datac => \ID|register_array[30][28]~q\,
	datad => \ID|register_array[26][28]~q\,
	combout => \ID|Mux35~1_combout\);

-- Location: LCCOMB_X70_Y35_N14
\ID|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][28]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][28]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][28]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux35~4_combout\);

-- Location: LCCOMB_X69_Y35_N18
\ID|Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux35~4_combout\ & (\ID|register_array[28][28]~q\)) # (!\ID|Mux35~4_combout\ & ((\ID|register_array[20][28]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux35~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux35~4_combout\,
	datac => \ID|register_array[28][28]~q\,
	datad => \ID|register_array[20][28]~q\,
	combout => \ID|Mux35~5_combout\);

-- Location: LCCOMB_X70_Y36_N10
\ID|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][28]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][28]~q\,
	datac => \ID|register_array[17][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux35~2_combout\);

-- Location: LCCOMB_X69_Y36_N14
\ID|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux35~2_combout\ & ((\ID|register_array[29][28]~q\))) # (!\ID|Mux35~2_combout\ & (\ID|register_array[21][28]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][28]~q\,
	datac => \ID|register_array[29][28]~q\,
	datad => \ID|Mux35~2_combout\,
	combout => \ID|Mux35~3_combout\);

-- Location: LCCOMB_X69_Y32_N12
\ID|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux35~3_combout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux35~5_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~5_combout\,
	datab => \ID|Mux35~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux35~6_combout\);

-- Location: LCCOMB_X69_Y32_N6
\ID|Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux35~6_combout\ & (\ID|Mux35~8_combout\)) # (!\ID|Mux35~6_combout\ & ((\ID|Mux35~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux35~8_combout\,
	datac => \ID|Mux35~1_combout\,
	datad => \ID|Mux35~6_combout\,
	combout => \ID|Mux35~9_combout\);

-- Location: LCCOMB_X69_Y32_N18
\ID|Mux35~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][28]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][28]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][28]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux35~17_combout\);

-- Location: LCCOMB_X69_Y32_N16
\ID|Mux35~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~18_combout\ = (\ID|Mux35~17_combout\ & ((\ID|register_array[15][28]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux35~17_combout\ & (((\ID|register_array[14][28]~q\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][28]~q\,
	datab => \ID|Mux35~17_combout\,
	datac => \ID|register_array[14][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux35~18_combout\);

-- Location: LCCOMB_X59_Y36_N10
\ID|Mux35~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[5][28]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[4][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][28]~q\,
	datad => \ID|register_array[5][28]~q\,
	combout => \ID|Mux35~12_combout\);

-- Location: LCCOMB_X59_Y38_N2
\ID|Mux35~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux35~12_combout\ & ((\ID|register_array[7][28]~q\))) # (!\ID|Mux35~12_combout\ & (\ID|register_array[6][28]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][28]~q\,
	datac => \ID|register_array[7][28]~q\,
	datad => \ID|Mux35~12_combout\,
	combout => \ID|Mux35~13_combout\);

-- Location: LCCOMB_X60_Y39_N12
\ID|Mux35~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux35~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][28]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~13_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][28]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux35~14_combout\);

-- Location: LCCOMB_X63_Y35_N4
\ID|Mux35~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux35~14_combout\ & (\ID|register_array[3][28]~q\)) # (!\ID|Mux35~14_combout\ & ((\ID|register_array[2][28]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux35~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux35~14_combout\,
	datac => \ID|register_array[3][28]~q\,
	datad => \ID|register_array[2][28]~q\,
	combout => \ID|Mux35~15_combout\);

-- Location: LCCOMB_X62_Y32_N26
\ID|Mux35~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][28]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[10][28]~q\,
	datac => \ID|register_array[8][28]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux35~10_combout\);

-- Location: LCCOMB_X63_Y32_N14
\ID|Mux35~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~11_combout\ = (\ID|Mux35~10_combout\ & (((\ID|register_array[11][28]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux35~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][28]~q\,
	datad => \ID|register_array[9][28]~q\,
	combout => \ID|Mux35~11_combout\);

-- Location: LCCOMB_X69_Y32_N24
\ID|Mux35~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\) # ((\ID|Mux35~11_combout\)))) # (!\ID|Mux62~0_combout\ & (!\ID|Mux62~1_combout\ & (\ID|Mux35~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux35~15_combout\,
	datad => \ID|Mux35~11_combout\,
	combout => \ID|Mux35~16_combout\);

-- Location: LCCOMB_X69_Y32_N26
\ID|Mux35~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux35~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux35~16_combout\ & ((\ID|Mux35~18_combout\))) # (!\ID|Mux35~16_combout\ & (\ID|Mux35~9_combout\)))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~9_combout\,
	datab => \ID|Mux35~18_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux35~16_combout\,
	combout => \ID|Mux35~19_combout\);

-- Location: LCCOMB_X66_Y32_N6
\ID|register_array~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~35_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(27)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[27]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \EXE|ALU_Result[27]~29_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(27),
	datad => \reset~input_o\,
	combout => \ID|register_array~35_combout\);

-- Location: FF_X63_Y30_N27
\ID|register_array[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[14][15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[14][27]~q\);

-- Location: LCCOMB_X63_Y30_N4
\ID|Mux36~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][27]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][27]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][27]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux36~17_combout\);

-- Location: LCCOMB_X67_Y32_N16
\ID|Mux36~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux36~17_combout\ & ((\ID|register_array[15][27]~q\))) # (!\ID|Mux36~17_combout\ & (\ID|register_array[13][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux36~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux36~17_combout\,
	datac => \ID|register_array[13][27]~q\,
	datad => \ID|register_array[15][27]~q\,
	combout => \ID|Mux36~18_combout\);

-- Location: LCCOMB_X62_Y32_N4
\ID|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][27]~q\,
	datad => \ID|register_array[9][27]~q\,
	combout => \ID|Mux36~0_combout\);

-- Location: LCCOMB_X61_Y32_N20
\ID|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux36~0_combout\ & ((\ID|register_array[11][27]~q\))) # (!\ID|Mux36~0_combout\ & (\ID|register_array[10][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[10][27]~q\,
	datac => \ID|register_array[11][27]~q\,
	datad => \ID|Mux36~0_combout\,
	combout => \ID|Mux36~1_combout\);

-- Location: LCCOMB_X59_Y36_N22
\ID|Mux36~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][27]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][27]~q\,
	datad => \ID|register_array[6][27]~q\,
	combout => \ID|Mux36~12_combout\);

-- Location: LCCOMB_X60_Y36_N26
\ID|Mux36~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux36~12_combout\ & ((\ID|register_array[7][27]~q\))) # (!\ID|Mux36~12_combout\ & (\ID|register_array[5][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][27]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][27]~q\,
	datad => \ID|Mux36~12_combout\,
	combout => \ID|Mux36~13_combout\);

-- Location: LCCOMB_X60_Y36_N8
\ID|Mux36~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux36~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][27]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][27]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux36~14_combout\);

-- Location: LCCOMB_X61_Y36_N6
\ID|Mux36~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~15_combout\ = (\ID|Mux36~14_combout\ & (((\ID|register_array[3][27]~q\)) # (!\ID|Mux62~2_combout\))) # (!\ID|Mux36~14_combout\ & (\ID|Mux62~2_combout\ & ((\ID|register_array[2][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~14_combout\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][27]~q\,
	datad => \ID|register_array[2][27]~q\,
	combout => \ID|Mux36~15_combout\);

-- Location: LCCOMB_X70_Y34_N26
\ID|Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][27]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][27]~q\,
	datad => \ID|register_array[23][27]~q\,
	combout => \ID|Mux36~9_combout\);

-- Location: LCCOMB_X69_Y34_N18
\ID|Mux36~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~10_combout\ = (\ID|Mux36~9_combout\ & (((\ID|register_array[31][27]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux36~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][27]~q\,
	datad => \ID|register_array[27][27]~q\,
	combout => \ID|Mux36~10_combout\);

-- Location: LCCOMB_X70_Y36_N6
\ID|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][27]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][27]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux36~2_combout\);

-- Location: LCCOMB_X69_Y36_N18
\ID|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~3_combout\ = (\ID|Mux36~2_combout\ & (((\ID|register_array[29][27]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux36~2_combout\ & (\ID|register_array[21][27]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~2_combout\,
	datab => \ID|register_array[21][27]~q\,
	datac => \ID|register_array[29][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux36~3_combout\);

-- Location: LCCOMB_X70_Y33_N2
\ID|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][27]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][27]~q\,
	datad => \ID|register_array[22][27]~q\,
	combout => \ID|Mux36~4_combout\);

-- Location: LCCOMB_X69_Y33_N18
\ID|Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~5_combout\ = (\ID|Mux36~4_combout\ & (((\ID|register_array[30][27]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux36~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[26][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][27]~q\,
	datad => \ID|register_array[26][27]~q\,
	combout => \ID|Mux36~5_combout\);

-- Location: LCCOMB_X70_Y35_N26
\ID|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][27]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][27]~q\,
	datad => \ID|register_array[24][27]~q\,
	combout => \ID|Mux36~6_combout\);

-- Location: LCCOMB_X69_Y35_N8
\ID|Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~7_combout\ = (\ID|Mux36~6_combout\ & (((\ID|register_array[28][27]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux36~6_combout\ & (\ID|register_array[20][27]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][27]~q\,
	datab => \ID|Mux36~6_combout\,
	datac => \ID|register_array[28][27]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux36~7_combout\);

-- Location: LCCOMB_X68_Y33_N30
\ID|Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux36~5_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux36~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~5_combout\,
	datab => \ID|Mux36~7_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux36~8_combout\);

-- Location: LCCOMB_X68_Y33_N16
\ID|Mux36~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~11_combout\ = (\ID|Mux36~8_combout\ & ((\ID|Mux36~10_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux36~8_combout\ & (((\ID|Mux36~3_combout\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~10_combout\,
	datab => \ID|Mux36~3_combout\,
	datac => \ID|Mux36~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux36~11_combout\);

-- Location: LCCOMB_X67_Y32_N10
\ID|Mux36~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux36~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux36~15_combout\,
	datad => \ID|Mux36~11_combout\,
	combout => \ID|Mux36~16_combout\);

-- Location: LCCOMB_X67_Y32_N20
\ID|Mux36~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux36~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux36~16_combout\ & (\ID|Mux36~18_combout\)) # (!\ID|Mux36~16_combout\ & ((\ID|Mux36~1_combout\))))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux36~18_combout\,
	datac => \ID|Mux36~1_combout\,
	datad => \ID|Mux36~16_combout\,
	combout => \ID|Mux36~19_combout\);

-- Location: LCCOMB_X69_Y31_N8
\EXE|Binput[26]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[26]~91_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux37~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \ID|Mux37~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \CTL|Equal2~0_combout\,
	combout => \EXE|Binput[26]~91_combout\);

-- Location: LCCOMB_X69_Y31_N0
\EXE|Add1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~127_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux5~19_combout\ & ((\EXE|Binput[26]~91_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\ID|Mux5~19_combout\ & (\EXE|Binput[26]~91_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|Binput[26]~91_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~127_combout\);

-- Location: LCCOMB_X65_Y30_N18
\EXE|ALU_Result[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[26]~28_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~127_combout\) # ((\EXE|Add1~88_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~88_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~127_combout\,
	combout => \EXE|ALU_Result[26]~28_combout\);

-- Location: LCCOMB_X65_Y30_N4
\ID|register_array~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~36_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(26))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[26]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(26),
	datab => \CTL|Equal2~1_combout\,
	datac => \reset~input_o\,
	datad => \EXE|ALU_Result[26]~28_combout\,
	combout => \ID|register_array~36_combout\);

-- Location: FF_X67_Y35_N7
\ID|register_array[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[17][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[17][26]~q\);

-- Location: LCCOMB_X67_Y35_N6
\ID|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][26]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][26]~q\,
	datad => \ID|register_array[25][26]~q\,
	combout => \ID|Mux37~2_combout\);

-- Location: LCCOMB_X68_Y35_N18
\ID|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux37~2_combout\ & (\ID|register_array[29][26]~q\)) # (!\ID|Mux37~2_combout\ & ((\ID|register_array[21][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux37~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux37~2_combout\,
	datac => \ID|register_array[29][26]~q\,
	datad => \ID|register_array[21][26]~q\,
	combout => \ID|Mux37~3_combout\);

-- Location: LCCOMB_X70_Y35_N30
\ID|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][26]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][26]~q\,
	datad => \ID|register_array[24][26]~q\,
	combout => \ID|Mux37~4_combout\);

-- Location: LCCOMB_X69_Y35_N4
\ID|Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux37~4_combout\ & (\ID|register_array[28][26]~q\)) # (!\ID|Mux37~4_combout\ & ((\ID|register_array[20][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux37~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux37~4_combout\,
	datac => \ID|register_array[28][26]~q\,
	datad => \ID|register_array[20][26]~q\,
	combout => \ID|Mux37~5_combout\);

-- Location: LCCOMB_X68_Y35_N20
\ID|Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux37~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- \ID|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux37~5_combout\,
	combout => \ID|Mux37~6_combout\);

-- Location: LCCOMB_X70_Y33_N14
\ID|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][26]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][26]~q\,
	datad => \ID|register_array[22][26]~q\,
	combout => \ID|Mux37~0_combout\);

-- Location: LCCOMB_X69_Y33_N14
\ID|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux37~0_combout\ & (\ID|register_array[30][26]~q\)) # (!\ID|Mux37~0_combout\ & ((\ID|register_array[26][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux37~0_combout\,
	datac => \ID|register_array[30][26]~q\,
	datad => \ID|register_array[26][26]~q\,
	combout => \ID|Mux37~1_combout\);

-- Location: LCCOMB_X70_Y34_N14
\ID|Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][26]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][26]~q\,
	datad => \ID|register_array[23][26]~q\,
	combout => \ID|Mux37~7_combout\);

-- Location: LCCOMB_X69_Y34_N30
\ID|Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~8_combout\ = (\ID|Mux37~7_combout\ & (((\ID|register_array[31][26]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux37~7_combout\ & (\ID|register_array[27][26]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][26]~q\,
	datab => \ID|Mux37~7_combout\,
	datac => \ID|register_array[31][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux37~8_combout\);

-- Location: LCCOMB_X68_Y35_N30
\ID|Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux37~6_combout\ & ((\ID|Mux37~8_combout\))) # (!\ID|Mux37~6_combout\ & (\ID|Mux37~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux37~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux37~6_combout\,
	datac => \ID|Mux37~1_combout\,
	datad => \ID|Mux37~8_combout\,
	combout => \ID|Mux37~9_combout\);

-- Location: LCCOMB_X63_Y30_N0
\ID|Mux37~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][26]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][26]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][26]~q\,
	datac => \ID|register_array[12][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux37~17_combout\);

-- Location: LCCOMB_X63_Y30_N22
\ID|Mux37~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux37~17_combout\ & (\ID|register_array[15][26]~q\)) # (!\ID|Mux37~17_combout\ & ((\ID|register_array[14][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][26]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[14][26]~q\,
	datad => \ID|Mux37~17_combout\,
	combout => \ID|Mux37~18_combout\);

-- Location: LCCOMB_X59_Y36_N2
\ID|Mux37~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[5][26]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[4][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][26]~q\,
	datad => \ID|register_array[5][26]~q\,
	combout => \ID|Mux37~12_combout\);

-- Location: LCCOMB_X60_Y40_N28
\ID|Mux37~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux37~12_combout\ & (\ID|register_array[7][26]~q\)) # (!\ID|Mux37~12_combout\ & ((\ID|register_array[6][26]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux37~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux37~12_combout\,
	datac => \ID|register_array[7][26]~q\,
	datad => \ID|register_array[6][26]~q\,
	combout => \ID|Mux37~13_combout\);

-- Location: LCCOMB_X60_Y39_N18
\ID|Mux37~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux37~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][26]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~13_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][26]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux37~14_combout\);

-- Location: LCCOMB_X60_Y37_N18
\ID|Mux37~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~15_combout\ = (\ID|Mux37~14_combout\ & (((\ID|register_array[3][26]~q\)) # (!\ID|Mux62~2_combout\))) # (!\ID|Mux37~14_combout\ & (\ID|Mux62~2_combout\ & ((\ID|register_array[2][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~14_combout\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][26]~q\,
	datad => \ID|register_array[2][26]~q\,
	combout => \ID|Mux37~15_combout\);

-- Location: LCCOMB_X62_Y32_N16
\ID|Mux37~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][26]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[8][26]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][26]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][26]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux37~10_combout\);

-- Location: LCCOMB_X63_Y32_N18
\ID|Mux37~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~11_combout\ = (\ID|Mux37~10_combout\ & (((\ID|register_array[11][26]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux37~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][26]~q\,
	datad => \ID|register_array[9][26]~q\,
	combout => \ID|Mux37~11_combout\);

-- Location: LCCOMB_X68_Y35_N0
\ID|Mux37~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\) # ((\ID|Mux37~11_combout\)))) # (!\ID|Mux62~0_combout\ & (!\ID|Mux62~1_combout\ & (\ID|Mux37~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux37~15_combout\,
	datad => \ID|Mux37~11_combout\,
	combout => \ID|Mux37~16_combout\);

-- Location: LCCOMB_X68_Y35_N10
\ID|Mux37~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux37~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux37~16_combout\ & ((\ID|Mux37~18_combout\))) # (!\ID|Mux37~16_combout\ & (\ID|Mux37~9_combout\)))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~9_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux37~18_combout\,
	datad => \ID|Mux37~16_combout\,
	combout => \ID|Mux37~19_combout\);

-- Location: LCCOMB_X68_Y28_N22
\EXE|Binput[25]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[25]~90_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux38~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux38~19_combout\,
	combout => \EXE|Binput[25]~90_combout\);

-- Location: LCCOMB_X67_Y30_N10
\EXE|Add1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~126_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\ID|Mux6~19_combout\) # (\EXE|Binput[25]~90_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\ID|Mux6~19_combout\ & \EXE|Binput[25]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \ID|Mux6~19_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|Binput[25]~90_combout\,
	combout => \EXE|Add1~126_combout\);

-- Location: LCCOMB_X67_Y30_N28
\EXE|ALU_Result[25]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[25]~27_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~126_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~126_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~86_combout\,
	combout => \EXE|ALU_Result[25]~27_combout\);

-- Location: LCCOMB_X67_Y30_N0
\ID|register_array~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~37_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(25))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[25]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(25),
	datad => \EXE|ALU_Result[25]~27_combout\,
	combout => \ID|register_array~37_combout\);

-- Location: FF_X63_Y30_N29
\ID|register_array[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][25]~q\);

-- Location: LCCOMB_X63_Y30_N28
\ID|Mux38~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][25]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][25]~q\,
	datad => \ID|register_array[14][25]~q\,
	combout => \ID|Mux38~17_combout\);

-- Location: LCCOMB_X67_Y32_N30
\ID|Mux38~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~18_combout\ = (\ID|Mux38~17_combout\ & ((\ID|register_array[15][25]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux38~17_combout\ & (((\ID|register_array[13][25]~q\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~17_combout\,
	datab => \ID|register_array[15][25]~q\,
	datac => \ID|register_array[13][25]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux38~18_combout\);

-- Location: LCCOMB_X59_Y36_N28
\ID|Mux38~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][25]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][25]~q\,
	datad => \ID|register_array[6][25]~q\,
	combout => \ID|Mux38~12_combout\);

-- Location: LCCOMB_X61_Y37_N20
\ID|Mux38~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux38~12_combout\ & ((\ID|register_array[7][25]~q\))) # (!\ID|Mux38~12_combout\ & (\ID|register_array[5][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][25]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][25]~q\,
	datad => \ID|Mux38~12_combout\,
	combout => \ID|Mux38~13_combout\);

-- Location: LCCOMB_X61_Y37_N26
\ID|Mux38~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~14_combout\ = (\ID|Mux62~4_combout\ & (((\ID|Mux38~13_combout\)) # (!\ID|Mux62~3_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|Mux62~3_combout\ & (\ID|register_array[1][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][25]~q\,
	datad => \ID|Mux38~13_combout\,
	combout => \ID|Mux38~14_combout\);

-- Location: LCCOMB_X61_Y35_N10
\ID|Mux38~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux38~14_combout\ & (\ID|register_array[3][25]~q\)) # (!\ID|Mux38~14_combout\ & ((\ID|register_array[2][25]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux38~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux38~14_combout\,
	datac => \ID|register_array[3][25]~q\,
	datad => \ID|register_array[2][25]~q\,
	combout => \ID|Mux38~15_combout\);

-- Location: LCCOMB_X70_Y36_N2
\ID|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][25]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][25]~q\,
	datad => \ID|register_array[25][25]~q\,
	combout => \ID|Mux38~2_combout\);

-- Location: LCCOMB_X69_Y36_N22
\ID|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~3_combout\ = (\ID|Mux38~2_combout\ & (((\ID|register_array[29][25]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux38~2_combout\ & (\ID|register_array[21][25]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~2_combout\,
	datab => \ID|register_array[21][25]~q\,
	datac => \ID|register_array[29][25]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux38~3_combout\);

-- Location: LCCOMB_X70_Y34_N2
\ID|Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][25]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][25]~q\,
	datad => \ID|register_array[23][25]~q\,
	combout => \ID|Mux38~9_combout\);

-- Location: LCCOMB_X69_Y34_N26
\ID|Mux38~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~10_combout\ = (\ID|Mux38~9_combout\ & (((\ID|register_array[31][25]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux38~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][25]~q\,
	datad => \ID|register_array[27][25]~q\,
	combout => \ID|Mux38~10_combout\);

-- Location: LCCOMB_X70_Y35_N2
\ID|Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][25]~q\,
	datad => \ID|register_array[24][25]~q\,
	combout => \ID|Mux38~6_combout\);

-- Location: LCCOMB_X69_Y35_N16
\ID|Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux38~6_combout\ & ((\ID|register_array[28][25]~q\))) # (!\ID|Mux38~6_combout\ & (\ID|register_array[20][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][25]~q\,
	datac => \ID|register_array[28][25]~q\,
	datad => \ID|Mux38~6_combout\,
	combout => \ID|Mux38~7_combout\);

-- Location: LCCOMB_X70_Y33_N18
\ID|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][25]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][25]~q\,
	datad => \ID|register_array[22][25]~q\,
	combout => \ID|Mux38~4_combout\);

-- Location: LCCOMB_X69_Y33_N26
\ID|Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux38~4_combout\ & ((\ID|register_array[30][25]~q\))) # (!\ID|Mux38~4_combout\ & (\ID|register_array[26][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][25]~q\,
	datac => \ID|register_array[30][25]~q\,
	datad => \ID|Mux38~4_combout\,
	combout => \ID|Mux38~5_combout\);

-- Location: LCCOMB_X69_Y32_N20
\ID|Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux38~5_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~7_combout\,
	datab => \ID|Mux38~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux38~8_combout\);

-- Location: LCCOMB_X69_Y32_N22
\ID|Mux38~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux38~8_combout\ & ((\ID|Mux38~10_combout\))) # (!\ID|Mux38~8_combout\ & (\ID|Mux38~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux38~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~3_combout\,
	datab => \ID|Mux38~10_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux38~8_combout\,
	combout => \ID|Mux38~11_combout\);

-- Location: LCCOMB_X69_Y32_N0
\ID|Mux38~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~16_combout\ = (\ID|Mux62~0_combout\ & (((\ID|Mux62~1_combout\)))) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux38~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux38~15_combout\,
	datac => \ID|Mux38~11_combout\,
	datad => \ID|Mux62~1_combout\,
	combout => \ID|Mux38~16_combout\);

-- Location: LCCOMB_X62_Y32_N28
\ID|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][25]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][25]~q\,
	datad => \ID|register_array[9][25]~q\,
	combout => \ID|Mux38~0_combout\);

-- Location: LCCOMB_X61_Y32_N24
\ID|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~1_combout\ = (\ID|Mux38~0_combout\ & (((\ID|register_array[11][25]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux38~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][25]~q\,
	datad => \ID|register_array[10][25]~q\,
	combout => \ID|Mux38~1_combout\);

-- Location: LCCOMB_X69_Y32_N10
\ID|Mux38~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux38~19_combout\ = (\ID|Mux38~16_combout\ & ((\ID|Mux38~18_combout\) # ((!\ID|Mux62~0_combout\)))) # (!\ID|Mux38~16_combout\ & (((\ID|Mux62~0_combout\ & \ID|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~18_combout\,
	datab => \ID|Mux38~16_combout\,
	datac => \ID|Mux62~0_combout\,
	datad => \ID|Mux38~1_combout\,
	combout => \ID|Mux38~19_combout\);

-- Location: LCCOMB_X63_Y31_N18
\ID|register_array~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~38_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(24)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[24]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \EXE|ALU_Result[24]~26_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(24),
	datad => \reset~input_o\,
	combout => \ID|register_array~38_combout\);

-- Location: FF_X59_Y29_N9
\ID|register_array[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][24]~q\);

-- Location: LCCOMB_X58_Y29_N10
\ID|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][24]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][24]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[22][24]~q\,
	datac => \ID|register_array[18][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux39~0_combout\);

-- Location: LCCOMB_X59_Y29_N10
\ID|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux39~0_combout\ & ((\ID|register_array[30][24]~q\))) # (!\ID|Mux39~0_combout\ & (\ID|register_array[26][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][24]~q\,
	datac => \ID|register_array[30][24]~q\,
	datad => \ID|Mux39~0_combout\,
	combout => \ID|Mux39~1_combout\);

-- Location: LCCOMB_X61_Y34_N10
\ID|Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][24]~q\,
	datad => \ID|register_array[23][24]~q\,
	combout => \ID|Mux39~7_combout\);

-- Location: LCCOMB_X62_Y34_N18
\ID|Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~8_combout\ = (\ID|Mux39~7_combout\ & (((\ID|register_array[31][24]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux39~7_combout\ & (\ID|register_array[27][24]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~7_combout\,
	datab => \ID|register_array[27][24]~q\,
	datac => \ID|register_array[31][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux39~8_combout\);

-- Location: LCCOMB_X70_Y36_N14
\ID|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][24]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][24]~q\,
	datad => \ID|register_array[25][24]~q\,
	combout => \ID|Mux39~2_combout\);

-- Location: LCCOMB_X69_Y36_N26
\ID|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux39~2_combout\ & ((\ID|register_array[29][24]~q\))) # (!\ID|Mux39~2_combout\ & (\ID|register_array[21][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][24]~q\,
	datac => \ID|register_array[29][24]~q\,
	datad => \ID|Mux39~2_combout\,
	combout => \ID|Mux39~3_combout\);

-- Location: LCCOMB_X66_Y31_N26
\ID|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][24]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][24]~q\,
	datad => \ID|register_array[24][24]~q\,
	combout => \ID|Mux39~4_combout\);

-- Location: LCCOMB_X62_Y31_N2
\ID|Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux39~4_combout\ & (\ID|register_array[28][24]~q\)) # (!\ID|Mux39~4_combout\ & ((\ID|register_array[20][24]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux39~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux39~4_combout\,
	datac => \ID|register_array[28][24]~q\,
	datad => \ID|register_array[20][24]~q\,
	combout => \ID|Mux39~5_combout\);

-- Location: LCCOMB_X63_Y31_N12
\ID|Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux39~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- \ID|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux39~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux39~5_combout\,
	combout => \ID|Mux39~6_combout\);

-- Location: LCCOMB_X63_Y31_N30
\ID|Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux39~6_combout\ & ((\ID|Mux39~8_combout\))) # (!\ID|Mux39~6_combout\ & (\ID|Mux39~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux39~8_combout\,
	datad => \ID|Mux39~6_combout\,
	combout => \ID|Mux39~9_combout\);

-- Location: LCCOMB_X59_Y36_N0
\ID|Mux39~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][24]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][24]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux39~12_combout\);

-- Location: LCCOMB_X57_Y38_N18
\ID|Mux39~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~13_combout\ = (\ID|Mux39~12_combout\ & (((\ID|register_array[7][24]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux39~12_combout\ & (\ID|register_array[6][24]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~12_combout\,
	datab => \ID|register_array[6][24]~q\,
	datac => \ID|register_array[7][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux39~13_combout\);

-- Location: LCCOMB_X60_Y36_N6
\ID|Mux39~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux39~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][24]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][24]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux39~14_combout\);

-- Location: LCCOMB_X61_Y35_N22
\ID|Mux39~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux39~14_combout\ & (\ID|register_array[3][24]~q\)) # (!\ID|Mux39~14_combout\ & ((\ID|register_array[2][24]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux39~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux39~14_combout\,
	datac => \ID|register_array[3][24]~q\,
	datad => \ID|register_array[2][24]~q\,
	combout => \ID|Mux39~15_combout\);

-- Location: LCCOMB_X62_Y32_N0
\ID|Mux39~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][24]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[8][24]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[10][24]~q\,
	datac => \ID|register_array[8][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux39~10_combout\);

-- Location: LCCOMB_X63_Y32_N22
\ID|Mux39~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~11_combout\ = (\ID|Mux39~10_combout\ & (((\ID|register_array[11][24]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux39~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][24]~q\,
	datad => \ID|register_array[9][24]~q\,
	combout => \ID|Mux39~11_combout\);

-- Location: LCCOMB_X63_Y31_N16
\ID|Mux39~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~16_combout\ = (\ID|Mux62~1_combout\ & (((\ID|Mux62~0_combout\)))) # (!\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\ & ((\ID|Mux39~11_combout\))) # (!\ID|Mux62~0_combout\ & (\ID|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux39~15_combout\,
	datac => \ID|Mux39~11_combout\,
	datad => \ID|Mux62~0_combout\,
	combout => \ID|Mux39~16_combout\);

-- Location: LCCOMB_X62_Y33_N8
\ID|Mux39~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][24]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][24]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][24]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][24]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux39~17_combout\);

-- Location: LCCOMB_X63_Y31_N24
\ID|Mux39~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~18_combout\ = (\ID|Mux39~17_combout\ & (((\ID|register_array[15][24]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux39~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[14][24]~q\,
	datad => \ID|register_array[15][24]~q\,
	combout => \ID|Mux39~18_combout\);

-- Location: LCCOMB_X63_Y31_N26
\ID|Mux39~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux39~19_combout\ = (\ID|Mux39~16_combout\ & (((\ID|Mux39~18_combout\) # (!\ID|Mux62~1_combout\)))) # (!\ID|Mux39~16_combout\ & (\ID|Mux39~9_combout\ & (\ID|Mux62~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~9_combout\,
	datab => \ID|Mux39~16_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux39~18_combout\,
	combout => \ID|Mux39~19_combout\);

-- Location: LCCOMB_X68_Y28_N20
\EXE|Binput[23]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[23]~88_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux40~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux40~19_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[23]~88_combout\);

-- Location: LCCOMB_X69_Y28_N28
\EXE|Add1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~124_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux8~24_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[23]~88_combout\))) # (!\ID|Mux8~24_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[23]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~24_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[23]~88_combout\,
	combout => \EXE|Add1~124_combout\);

-- Location: LCCOMB_X63_Y31_N14
\EXE|ALU_Result[23]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[23]~25_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~124_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~124_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~82_combout\,
	combout => \EXE|ALU_Result[23]~25_combout\);

-- Location: LCCOMB_X63_Y31_N20
\ID|register_array~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~39_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(23))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[23]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(23),
	datac => \EXE|ALU_Result[23]~25_combout\,
	datad => \reset~input_o\,
	combout => \ID|register_array~39_combout\);

-- Location: FF_X63_Y31_N21
\ID|register_array[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~39_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][23]~q\);

-- Location: LCCOMB_X63_Y30_N24
\ID|Mux40~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][23]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][23]~q\,
	datad => \ID|register_array[14][23]~q\,
	combout => \ID|Mux40~17_combout\);

-- Location: LCCOMB_X65_Y32_N2
\ID|Mux40~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux40~17_combout\ & (\ID|register_array[15][23]~q\)) # (!\ID|Mux40~17_combout\ & ((\ID|register_array[13][23]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[15][23]~q\,
	datac => \ID|register_array[13][23]~q\,
	datad => \ID|Mux40~17_combout\,
	combout => \ID|Mux40~18_combout\);

-- Location: LCCOMB_X62_Y32_N2
\ID|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[9][23]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][23]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux40~0_combout\);

-- Location: LCCOMB_X65_Y32_N8
\ID|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux40~0_combout\ & ((\ID|register_array[11][23]~q\))) # (!\ID|Mux40~0_combout\ & (\ID|register_array[10][23]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][23]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][23]~q\,
	datad => \ID|Mux40~0_combout\,
	combout => \ID|Mux40~1_combout\);

-- Location: LCCOMB_X59_Y36_N12
\ID|Mux40~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][23]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][23]~q\,
	datad => \ID|register_array[6][23]~q\,
	combout => \ID|Mux40~12_combout\);

-- Location: LCCOMB_X60_Y36_N4
\ID|Mux40~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux40~12_combout\ & ((\ID|register_array[7][23]~q\))) # (!\ID|Mux40~12_combout\ & (\ID|register_array[5][23]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][23]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][23]~q\,
	datad => \ID|Mux40~12_combout\,
	combout => \ID|Mux40~13_combout\);

-- Location: LCCOMB_X60_Y36_N18
\ID|Mux40~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux40~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][23]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][23]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux40~14_combout\);

-- Location: LCCOMB_X61_Y36_N18
\ID|Mux40~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~15_combout\ = (\ID|Mux40~14_combout\ & (((\ID|register_array[3][23]~q\)) # (!\ID|Mux62~2_combout\))) # (!\ID|Mux40~14_combout\ & (\ID|Mux62~2_combout\ & ((\ID|register_array[2][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~14_combout\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][23]~q\,
	datad => \ID|register_array[2][23]~q\,
	combout => \ID|Mux40~15_combout\);

-- Location: LCCOMB_X70_Y36_N26
\ID|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][23]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][23]~q\,
	datad => \ID|register_array[25][23]~q\,
	combout => \ID|Mux40~2_combout\);

-- Location: LCCOMB_X66_Y33_N26
\ID|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~3_combout\ = (\ID|Mux40~2_combout\ & (((\ID|register_array[29][23]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux40~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][23]~q\,
	datad => \ID|register_array[21][23]~q\,
	combout => \ID|Mux40~3_combout\);

-- Location: LCCOMB_X58_Y29_N14
\ID|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][23]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][23]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[22][23]~q\,
	datac => \ID|register_array[18][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux40~4_combout\);

-- Location: LCCOMB_X59_Y29_N30
\ID|Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux40~4_combout\ & ((\ID|register_array[30][23]~q\))) # (!\ID|Mux40~4_combout\ & (\ID|register_array[26][23]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][23]~q\,
	datac => \ID|register_array[30][23]~q\,
	datad => \ID|Mux40~4_combout\,
	combout => \ID|Mux40~5_combout\);

-- Location: LCCOMB_X66_Y31_N22
\ID|Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][23]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][23]~q\,
	datad => \ID|register_array[24][23]~q\,
	combout => \ID|Mux40~6_combout\);

-- Location: LCCOMB_X65_Y31_N20
\ID|Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux40~6_combout\ & ((\ID|register_array[28][23]~q\))) # (!\ID|Mux40~6_combout\ & (\ID|register_array[20][23]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][23]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][23]~q\,
	datad => \ID|Mux40~6_combout\,
	combout => \ID|Mux40~7_combout\);

-- Location: LCCOMB_X65_Y32_N30
\ID|Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux40~5_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux40~7_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux40~7_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux40~8_combout\);

-- Location: LCCOMB_X61_Y34_N30
\ID|Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][23]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][23]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][23]~q\,
	datac => \ID|register_array[19][23]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux40~9_combout\);

-- Location: LCCOMB_X62_Y34_N14
\ID|Mux40~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux40~9_combout\ & (\ID|register_array[31][23]~q\)) # (!\ID|Mux40~9_combout\ & ((\ID|register_array[27][23]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux40~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux40~9_combout\,
	datac => \ID|register_array[31][23]~q\,
	datad => \ID|register_array[27][23]~q\,
	combout => \ID|Mux40~10_combout\);

-- Location: LCCOMB_X65_Y32_N0
\ID|Mux40~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux40~8_combout\ & ((\ID|Mux40~10_combout\))) # (!\ID|Mux40~8_combout\ & (\ID|Mux40~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux40~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux40~8_combout\,
	datad => \ID|Mux40~10_combout\,
	combout => \ID|Mux40~11_combout\);

-- Location: LCCOMB_X65_Y32_N26
\ID|Mux40~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux40~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux40~15_combout\,
	datad => \ID|Mux40~11_combout\,
	combout => \ID|Mux40~16_combout\);

-- Location: LCCOMB_X65_Y32_N20
\ID|Mux40~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux40~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux40~16_combout\ & (\ID|Mux40~18_combout\)) # (!\ID|Mux40~16_combout\ & ((\ID|Mux40~1_combout\))))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux40~18_combout\,
	datac => \ID|Mux40~1_combout\,
	datad => \ID|Mux40~16_combout\,
	combout => \ID|Mux40~19_combout\);

-- Location: LCCOMB_X67_Y30_N22
\ID|register_array~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~40_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(22)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[22]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \EXE|ALU_Result[22]~24_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(22),
	datad => \CTL|Equal2~1_combout\,
	combout => \ID|register_array~40_combout\);

-- Location: FF_X67_Y30_N23
\ID|register_array[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~40_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][22]~q\);

-- Location: LCCOMB_X62_Y33_N4
\ID|Mux41~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][22]~q\,
	datad => \ID|register_array[13][22]~q\,
	combout => \ID|Mux41~17_combout\);

-- Location: LCCOMB_X62_Y33_N26
\ID|Mux41~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~18_combout\ = (\ID|Mux41~17_combout\ & ((\ID|register_array[15][22]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux41~17_combout\ & (((\ID|register_array[14][22]~q\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][22]~q\,
	datab => \ID|Mux41~17_combout\,
	datac => \ID|register_array[14][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux41~18_combout\);

-- Location: LCCOMB_X59_Y38_N12
\ID|Mux41~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][22]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux41~12_combout\);

-- Location: LCCOMB_X57_Y38_N22
\ID|Mux41~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux41~12_combout\ & ((\ID|register_array[7][22]~q\))) # (!\ID|Mux41~12_combout\ & (\ID|register_array[6][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][22]~q\,
	datad => \ID|Mux41~12_combout\,
	combout => \ID|Mux41~13_combout\);

-- Location: LCCOMB_X60_Y39_N16
\ID|Mux41~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & (\ID|Mux41~13_combout\)) # (!\ID|Mux62~4_combout\ & ((\ID|register_array[1][22]~q\))))) # (!\ID|Mux62~3_combout\ & (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~13_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][22]~q\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux41~14_combout\);

-- Location: LCCOMB_X61_Y36_N30
\ID|Mux41~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~15_combout\ = (\ID|Mux41~14_combout\ & (((\ID|register_array[3][22]~q\)) # (!\ID|Mux62~2_combout\))) # (!\ID|Mux41~14_combout\ & (\ID|Mux62~2_combout\ & ((\ID|register_array[2][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~14_combout\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][22]~q\,
	datad => \ID|register_array[2][22]~q\,
	combout => \ID|Mux41~15_combout\);

-- Location: LCCOMB_X62_Y32_N30
\ID|Mux41~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][22]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][22]~q\,
	datad => \ID|register_array[10][22]~q\,
	combout => \ID|Mux41~10_combout\);

-- Location: LCCOMB_X63_Y32_N2
\ID|Mux41~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux41~10_combout\ & ((\ID|register_array[11][22]~q\))) # (!\ID|Mux41~10_combout\ & (\ID|register_array[9][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][22]~q\,
	datac => \ID|register_array[11][22]~q\,
	datad => \ID|Mux41~10_combout\,
	combout => \ID|Mux41~11_combout\);

-- Location: LCCOMB_X69_Y32_N8
\ID|Mux41~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~16_combout\ = (\ID|Mux62~1_combout\ & (((\ID|Mux62~0_combout\)))) # (!\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\ & ((\ID|Mux41~11_combout\))) # (!\ID|Mux62~0_combout\ & (\ID|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~15_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux41~11_combout\,
	datad => \ID|Mux62~0_combout\,
	combout => \ID|Mux41~16_combout\);

-- Location: LCCOMB_X61_Y34_N2
\ID|Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][22]~q\,
	datad => \ID|register_array[23][22]~q\,
	combout => \ID|Mux41~7_combout\);

-- Location: LCCOMB_X62_Y34_N26
\ID|Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~8_combout\ = (\ID|Mux41~7_combout\ & (((\ID|register_array[31][22]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux41~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][22]~q\,
	datad => \ID|register_array[27][22]~q\,
	combout => \ID|Mux41~8_combout\);

-- Location: LCCOMB_X58_Y29_N26
\ID|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][22]~q\,
	datad => \ID|register_array[22][22]~q\,
	combout => \ID|Mux41~0_combout\);

-- Location: LCCOMB_X59_Y29_N26
\ID|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux41~0_combout\ & (\ID|register_array[30][22]~q\)) # (!\ID|Mux41~0_combout\ & ((\ID|register_array[26][22]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux41~0_combout\,
	datac => \ID|register_array[30][22]~q\,
	datad => \ID|register_array[26][22]~q\,
	combout => \ID|Mux41~1_combout\);

-- Location: LCCOMB_X67_Y33_N18
\ID|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][22]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux41~2_combout\);

-- Location: LCCOMB_X66_Y33_N6
\ID|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux41~2_combout\ & ((\ID|register_array[29][22]~q\))) # (!\ID|Mux41~2_combout\ & (\ID|register_array[21][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][22]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][22]~q\,
	datad => \ID|Mux41~2_combout\,
	combout => \ID|Mux41~3_combout\);

-- Location: LCCOMB_X66_Y31_N16
\ID|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][22]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][22]~q\,
	datad => \ID|register_array[24][22]~q\,
	combout => \ID|Mux41~4_combout\);

-- Location: LCCOMB_X62_Y31_N0
\ID|Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~5_combout\ = (\ID|Mux41~4_combout\ & (((\ID|register_array[28][22]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux41~4_combout\ & (\ID|register_array[20][22]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][22]~q\,
	datab => \ID|Mux41~4_combout\,
	datac => \ID|register_array[28][22]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux41~5_combout\);

-- Location: LCCOMB_X69_Y32_N28
\ID|Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux41~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux41~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux41~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux41~5_combout\,
	combout => \ID|Mux41~6_combout\);

-- Location: LCCOMB_X69_Y32_N14
\ID|Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux41~6_combout\ & (\ID|Mux41~8_combout\)) # (!\ID|Mux41~6_combout\ & ((\ID|Mux41~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux41~8_combout\,
	datac => \ID|Mux41~1_combout\,
	datad => \ID|Mux41~6_combout\,
	combout => \ID|Mux41~9_combout\);

-- Location: LCCOMB_X69_Y32_N2
\ID|Mux41~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux41~19_combout\ = (\ID|Mux41~16_combout\ & ((\ID|Mux41~18_combout\) # ((!\ID|Mux62~1_combout\)))) # (!\ID|Mux41~16_combout\ & (((\ID|Mux41~9_combout\ & \ID|Mux62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~18_combout\,
	datab => \ID|Mux41~16_combout\,
	datac => \ID|Mux41~9_combout\,
	datad => \ID|Mux62~1_combout\,
	combout => \ID|Mux41~19_combout\);

-- Location: LCCOMB_X68_Y28_N10
\EXE|Binput[21]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[21]~86_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux42~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux42~19_combout\,
	combout => \EXE|Binput[21]~86_combout\);

-- Location: LCCOMB_X67_Y30_N14
\EXE|Add1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~122_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\ID|Mux10~19_combout\) # (\EXE|Binput[21]~86_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\ID|Mux10~19_combout\ & \EXE|Binput[21]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~2_combout\,
	datab => \ID|Mux10~19_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|Binput[21]~86_combout\,
	combout => \EXE|Add1~122_combout\);

-- Location: LCCOMB_X67_Y30_N8
\EXE|ALU_Result[21]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[21]~23_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~122_combout\) # ((\EXE|Add1~78_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~78_combout\,
	datab => \EXE|Add1~122_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[21]~23_combout\);

-- Location: LCCOMB_X67_Y30_N24
\ID|register_array~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~41_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(21))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[21]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(21),
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|ALU_Result[21]~23_combout\,
	datad => \reset~input_o\,
	combout => \ID|register_array~41_combout\);

-- Location: FF_X61_Y36_N1
\ID|register_array[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[2][27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[2][21]~q\);

-- Location: LCCOMB_X57_Y37_N10
\ID|Mux42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][21]~q\,
	datad => \ID|register_array[6][21]~q\,
	combout => \ID|Mux42~12_combout\);

-- Location: LCCOMB_X57_Y36_N26
\ID|Mux42~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux42~12_combout\ & (\ID|register_array[7][21]~q\)) # (!\ID|Mux42~12_combout\ & ((\ID|register_array[5][21]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux42~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux42~12_combout\,
	datac => \ID|register_array[7][21]~q\,
	datad => \ID|register_array[5][21]~q\,
	combout => \ID|Mux42~13_combout\);

-- Location: LCCOMB_X60_Y36_N24
\ID|Mux42~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux42~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][21]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][21]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux42~14_combout\);

-- Location: LCCOMB_X61_Y36_N10
\ID|Mux42~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux42~14_combout\ & ((\ID|register_array[3][21]~q\))) # (!\ID|Mux42~14_combout\ & (\ID|register_array[2][21]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][21]~q\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][21]~q\,
	datad => \ID|Mux42~14_combout\,
	combout => \ID|Mux42~15_combout\);

-- Location: LCCOMB_X61_Y34_N22
\ID|Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][21]~q\,
	datad => \ID|register_array[23][21]~q\,
	combout => \ID|Mux42~9_combout\);

-- Location: LCCOMB_X62_Y34_N30
\ID|Mux42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux42~9_combout\ & ((\ID|register_array[31][21]~q\))) # (!\ID|Mux42~9_combout\ & (\ID|register_array[27][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux42~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][21]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][21]~q\,
	datad => \ID|Mux42~9_combout\,
	combout => \ID|Mux42~10_combout\);

-- Location: LCCOMB_X67_Y33_N6
\ID|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][21]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][21]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux42~2_combout\);

-- Location: LCCOMB_X66_Y33_N2
\ID|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~3_combout\ = (\ID|Mux42~2_combout\ & (((\ID|register_array[29][21]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux42~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][21]~q\,
	datad => \ID|register_array[21][21]~q\,
	combout => \ID|Mux42~3_combout\);

-- Location: LCCOMB_X66_Y31_N28
\ID|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][21]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][21]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[24][21]~q\,
	datac => \ID|register_array[16][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux42~6_combout\);

-- Location: LCCOMB_X65_Y31_N18
\ID|Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux42~6_combout\ & ((\ID|register_array[28][21]~q\))) # (!\ID|Mux42~6_combout\ & (\ID|register_array[20][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][21]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][21]~q\,
	datad => \ID|Mux42~6_combout\,
	combout => \ID|Mux42~7_combout\);

-- Location: LCCOMB_X58_Y29_N6
\ID|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][21]~q\,
	datad => \ID|register_array[22][21]~q\,
	combout => \ID|Mux42~4_combout\);

-- Location: LCCOMB_X59_Y29_N14
\ID|Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux42~4_combout\ & ((\ID|register_array[30][21]~q\))) # (!\ID|Mux42~4_combout\ & (\ID|register_array[26][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][21]~q\,
	datac => \ID|register_array[30][21]~q\,
	datad => \ID|Mux42~4_combout\,
	combout => \ID|Mux42~5_combout\);

-- Location: LCCOMB_X65_Y32_N28
\ID|Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux42~5_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~7_combout\,
	datab => \ID|Mux42~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux42~8_combout\);

-- Location: LCCOMB_X65_Y32_N6
\ID|Mux42~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux42~8_combout\ & (\ID|Mux42~10_combout\)) # (!\ID|Mux42~8_combout\ & ((\ID|Mux42~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux42~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~10_combout\,
	datab => \ID|Mux42~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux42~8_combout\,
	combout => \ID|Mux42~11_combout\);

-- Location: LCCOMB_X65_Y32_N16
\ID|Mux42~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & ((\ID|Mux42~11_combout\))) # (!\ID|Mux62~1_combout\ & (\ID|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux42~15_combout\,
	datad => \ID|Mux42~11_combout\,
	combout => \ID|Mux42~16_combout\);

-- Location: LCCOMB_X62_Y32_N10
\ID|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[9][21]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[8][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[9][21]~q\,
	datac => \ID|register_array[8][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux42~0_combout\);

-- Location: LCCOMB_X65_Y32_N14
\ID|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~1_combout\ = (\ID|Mux42~0_combout\ & (((\ID|register_array[11][21]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux42~0_combout\ & (\ID|register_array[10][21]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~0_combout\,
	datab => \ID|register_array[10][21]~q\,
	datac => \ID|register_array[11][21]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux42~1_combout\);

-- Location: LCCOMB_X58_Y30_N18
\ID|Mux42~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[14][21]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[12][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][21]~q\,
	datad => \ID|register_array[14][21]~q\,
	combout => \ID|Mux42~17_combout\);

-- Location: LCCOMB_X65_Y32_N24
\ID|Mux42~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~18_combout\ = (\ID|Mux42~17_combout\ & (((\ID|register_array[15][21]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux42~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[13][21]~q\,
	datad => \ID|register_array[15][21]~q\,
	combout => \ID|Mux42~18_combout\);

-- Location: LCCOMB_X65_Y32_N18
\ID|Mux42~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux42~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux42~16_combout\ & ((\ID|Mux42~18_combout\))) # (!\ID|Mux42~16_combout\ & (\ID|Mux42~1_combout\)))) # (!\ID|Mux62~0_combout\ & (\ID|Mux42~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux42~16_combout\,
	datac => \ID|Mux42~1_combout\,
	datad => \ID|Mux42~18_combout\,
	combout => \ID|Mux42~19_combout\);

-- Location: LCCOMB_X66_Y29_N18
\ID|register_array~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~42_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(20)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[20]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|ALU_Result[20]~22_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(20),
	combout => \ID|register_array~42_combout\);

-- Location: FF_X61_Y30_N27
\ID|register_array[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[13][21]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[13][20]~q\);

-- Location: LCCOMB_X63_Y30_N18
\ID|Mux43~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][20]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][20]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][20]~q\,
	datac => \ID|register_array[12][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux43~17_combout\);

-- Location: LCCOMB_X66_Y29_N8
\ID|Mux43~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux43~17_combout\ & ((\ID|register_array[15][20]~q\))) # (!\ID|Mux43~17_combout\ & (\ID|register_array[14][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux43~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux43~17_combout\,
	datac => \ID|register_array[14][20]~q\,
	datad => \ID|register_array[15][20]~q\,
	combout => \ID|Mux43~18_combout\);

-- Location: LCCOMB_X60_Y30_N10
\ID|Mux43~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][20]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[10][20]~q\,
	datac => \ID|register_array[8][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux43~10_combout\);

-- Location: LCCOMB_X59_Y30_N24
\ID|Mux43~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux43~10_combout\ & ((\ID|register_array[11][20]~q\))) # (!\ID|Mux43~10_combout\ & (\ID|register_array[9][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][20]~q\,
	datac => \ID|register_array[11][20]~q\,
	datad => \ID|Mux43~10_combout\,
	combout => \ID|Mux43~11_combout\);

-- Location: LCCOMB_X59_Y38_N6
\ID|Mux43~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][20]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][20]~q\,
	datad => \ID|register_array[5][20]~q\,
	combout => \ID|Mux43~12_combout\);

-- Location: LCCOMB_X59_Y38_N0
\ID|Mux43~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~13_combout\ = (\ID|Mux43~12_combout\ & (((\ID|register_array[7][20]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux43~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][20]~q\,
	datad => \ID|register_array[6][20]~q\,
	combout => \ID|Mux43~13_combout\);

-- Location: LCCOMB_X60_Y38_N2
\ID|Mux43~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux43~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][20]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux43~13_combout\,
	datac => \ID|register_array[1][20]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux43~14_combout\);

-- Location: LCCOMB_X61_Y36_N22
\ID|Mux43~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux43~14_combout\ & (\ID|register_array[3][20]~q\)) # (!\ID|Mux43~14_combout\ & ((\ID|register_array[2][20]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux43~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux43~14_combout\,
	datac => \ID|register_array[3][20]~q\,
	datad => \ID|register_array[2][20]~q\,
	combout => \ID|Mux43~15_combout\);

-- Location: LCCOMB_X63_Y36_N30
\ID|Mux43~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux43~11_combout\) # ((\ID|Mux62~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((!\ID|Mux62~1_combout\ & \ID|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux43~11_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux43~15_combout\,
	combout => \ID|Mux43~16_combout\);

-- Location: LCCOMB_X67_Y33_N2
\ID|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][20]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[17][20]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][20]~q\,
	datac => \ID|register_array[17][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux43~2_combout\);

-- Location: LCCOMB_X66_Y33_N14
\ID|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~3_combout\ = (\ID|Mux43~2_combout\ & (((\ID|register_array[29][20]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux43~2_combout\ & (\ID|register_array[21][20]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~2_combout\,
	datab => \ID|register_array[21][20]~q\,
	datac => \ID|register_array[29][20]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux43~3_combout\);

-- Location: LCCOMB_X61_Y31_N2
\ID|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][20]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][20]~q\,
	datad => \ID|register_array[24][20]~q\,
	combout => \ID|Mux43~4_combout\);

-- Location: LCCOMB_X62_Y31_N22
\ID|Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux43~4_combout\ & ((\ID|register_array[28][20]~q\))) # (!\ID|Mux43~4_combout\ & (\ID|register_array[20][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][20]~q\,
	datac => \ID|register_array[28][20]~q\,
	datad => \ID|Mux43~4_combout\,
	combout => \ID|Mux43~5_combout\);

-- Location: LCCOMB_X62_Y33_N14
\ID|Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux43~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux43~5_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~3_combout\,
	datab => \ID|Mux43~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux43~6_combout\);

-- Location: LCCOMB_X58_Y29_N2
\ID|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][20]~q\,
	datad => \ID|register_array[22][20]~q\,
	combout => \ID|Mux43~0_combout\);

-- Location: LCCOMB_X59_Y29_N18
\ID|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux43~0_combout\ & (\ID|register_array[30][20]~q\)) # (!\ID|Mux43~0_combout\ & ((\ID|register_array[26][20]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux43~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux43~0_combout\,
	datac => \ID|register_array[30][20]~q\,
	datad => \ID|register_array[26][20]~q\,
	combout => \ID|Mux43~1_combout\);

-- Location: LCCOMB_X61_Y34_N26
\ID|Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][20]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][20]~q\,
	datad => \ID|register_array[23][20]~q\,
	combout => \ID|Mux43~7_combout\);

-- Location: LCCOMB_X62_Y34_N2
\ID|Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~8_combout\ = (\ID|Mux43~7_combout\ & (((\ID|register_array[31][20]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux43~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][20]~q\,
	datad => \ID|register_array[27][20]~q\,
	combout => \ID|Mux43~8_combout\);

-- Location: LCCOMB_X63_Y33_N24
\ID|Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~9_combout\ = (\ID|Mux43~6_combout\ & (((\ID|Mux43~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux43~6_combout\ & (\ID|Mux43~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~6_combout\,
	datab => \ID|Mux43~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux43~8_combout\,
	combout => \ID|Mux43~9_combout\);

-- Location: LCCOMB_X63_Y36_N8
\ID|Mux43~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux43~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux43~16_combout\ & (\ID|Mux43~18_combout\)) # (!\ID|Mux43~16_combout\ & ((\ID|Mux43~9_combout\))))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~18_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux43~16_combout\,
	datad => \ID|Mux43~9_combout\,
	combout => \ID|Mux43~19_combout\);

-- Location: LCCOMB_X70_Y29_N28
\EXE|Binput[19]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[19]~84_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux44~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \ID|Mux44~19_combout\,
	datac => \CTL|Equal2~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[19]~84_combout\);

-- Location: LCCOMB_X70_Y29_N4
\EXE|Add1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~120_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux12~19_combout\ & ((\EXE|Binput[19]~84_combout\) # (\EXE|ALU_ctl[0]~2_combout\))) # (!\ID|Mux12~19_combout\ & (\EXE|Binput[19]~84_combout\ & \EXE|ALU_ctl[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~19_combout\,
	datab => \EXE|Binput[19]~84_combout\,
	datac => \EXE|Add1~0_combout\,
	datad => \EXE|ALU_ctl[0]~2_combout\,
	combout => \EXE|Add1~120_combout\);

-- Location: LCCOMB_X66_Y29_N24
\EXE|ALU_Result[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[19]~21_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~120_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~120_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~74_combout\,
	combout => \EXE|ALU_Result[19]~21_combout\);

-- Location: LCCOMB_X66_Y29_N16
\ID|register_array~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~43_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(19))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[19]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(19),
	datad => \EXE|ALU_Result[19]~21_combout\,
	combout => \ID|register_array~43_combout\);

-- Location: FF_X60_Y30_N15
\ID|register_array[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][19]~q\);

-- Location: LCCOMB_X60_Y30_N14
\ID|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][19]~q\,
	datad => \ID|register_array[9][19]~q\,
	combout => \ID|Mux44~0_combout\);

-- Location: LCCOMB_X61_Y32_N28
\ID|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux44~0_combout\ & (\ID|register_array[11][19]~q\)) # (!\ID|Mux44~0_combout\ & ((\ID|register_array[10][19]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux44~0_combout\,
	datac => \ID|register_array[11][19]~q\,
	datad => \ID|register_array[10][19]~q\,
	combout => \ID|Mux44~1_combout\);

-- Location: LCCOMB_X58_Y30_N22
\ID|Mux44~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[14][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[12][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][19]~q\,
	datad => \ID|register_array[14][19]~q\,
	combout => \ID|Mux44~17_combout\);

-- Location: LCCOMB_X66_Y34_N20
\ID|Mux44~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~18_combout\ = (\ID|Mux44~17_combout\ & (((\ID|register_array[15][19]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux44~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[13][19]~q\,
	datad => \ID|register_array[15][19]~q\,
	combout => \ID|Mux44~18_combout\);

-- Location: LCCOMB_X59_Y38_N26
\ID|Mux44~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][19]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][19]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][19]~q\,
	datac => \ID|register_array[4][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux44~12_combout\);

-- Location: LCCOMB_X59_Y35_N8
\ID|Mux44~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~13_combout\ = (\ID|Mux44~12_combout\ & (((\ID|register_array[7][19]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux44~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][19]~q\,
	datad => \ID|register_array[5][19]~q\,
	combout => \ID|Mux44~13_combout\);

-- Location: LCCOMB_X60_Y36_N12
\ID|Mux44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux44~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][19]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][19]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux44~14_combout\);

-- Location: LCCOMB_X61_Y36_N26
\ID|Mux44~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~15_combout\ = (\ID|Mux44~14_combout\ & (((\ID|register_array[3][19]~q\) # (!\ID|Mux62~2_combout\)))) # (!\ID|Mux44~14_combout\ & (\ID|register_array[2][19]~q\ & ((\ID|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~14_combout\,
	datab => \ID|register_array[2][19]~q\,
	datac => \ID|register_array[3][19]~q\,
	datad => \ID|Mux62~2_combout\,
	combout => \ID|Mux44~15_combout\);

-- Location: LCCOMB_X67_Y33_N22
\ID|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][19]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][19]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux44~2_combout\);

-- Location: LCCOMB_X66_Y33_N18
\ID|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~3_combout\ = (\ID|Mux44~2_combout\ & (((\ID|register_array[29][19]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux44~2_combout\ & (\ID|register_array[21][19]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~2_combout\,
	datab => \ID|register_array[21][19]~q\,
	datac => \ID|register_array[29][19]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux44~3_combout\);

-- Location: LCCOMB_X61_Y34_N14
\ID|Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][19]~q\,
	datad => \ID|register_array[23][19]~q\,
	combout => \ID|Mux44~9_combout\);

-- Location: LCCOMB_X62_Y34_N6
\ID|Mux44~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~10_combout\ = (\ID|Mux44~9_combout\ & (((\ID|register_array[31][19]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux44~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][19]~q\,
	datad => \ID|register_array[27][19]~q\,
	combout => \ID|Mux44~10_combout\);

-- Location: LCCOMB_X70_Y35_N22
\ID|Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][19]~q\,
	datad => \ID|register_array[24][19]~q\,
	combout => \ID|Mux44~6_combout\);

-- Location: LCCOMB_X72_Y35_N28
\ID|Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux44~6_combout\ & (\ID|register_array[28][19]~q\)) # (!\ID|Mux44~6_combout\ & ((\ID|register_array[20][19]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux44~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux44~6_combout\,
	datac => \ID|register_array[28][19]~q\,
	datad => \ID|register_array[20][19]~q\,
	combout => \ID|Mux44~7_combout\);

-- Location: LCCOMB_X58_Y29_N30
\ID|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][19]~q\,
	datad => \ID|register_array[22][19]~q\,
	combout => \ID|Mux44~4_combout\);

-- Location: LCCOMB_X58_Y34_N14
\ID|Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux44~4_combout\ & ((\ID|register_array[30][19]~q\))) # (!\ID|Mux44~4_combout\ & (\ID|register_array[26][19]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][19]~q\,
	datac => \ID|register_array[30][19]~q\,
	datad => \ID|Mux44~4_combout\,
	combout => \ID|Mux44~5_combout\);

-- Location: LCCOMB_X58_Y34_N24
\ID|Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux44~5_combout\) # (\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux44~7_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux44~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux44~8_combout\);

-- Location: LCCOMB_X58_Y34_N10
\ID|Mux44~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux44~8_combout\ & ((\ID|Mux44~10_combout\))) # (!\ID|Mux44~8_combout\ & (\ID|Mux44~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux44~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux44~10_combout\,
	datad => \ID|Mux44~8_combout\,
	combout => \ID|Mux44~11_combout\);

-- Location: LCCOMB_X58_Y34_N20
\ID|Mux44~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~16_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\) # ((\ID|Mux44~11_combout\)))) # (!\ID|Mux62~1_combout\ & (!\ID|Mux62~0_combout\ & (\ID|Mux44~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux44~15_combout\,
	datad => \ID|Mux44~11_combout\,
	combout => \ID|Mux44~16_combout\);

-- Location: LCCOMB_X58_Y34_N22
\ID|Mux44~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux44~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux44~16_combout\ & ((\ID|Mux44~18_combout\))) # (!\ID|Mux44~16_combout\ & (\ID|Mux44~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~1_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux44~18_combout\,
	datad => \ID|Mux44~16_combout\,
	combout => \ID|Mux44~19_combout\);

-- Location: LCCOMB_X62_Y30_N4
\ID|register_array~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~44_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(18)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[18]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \reset~input_o\,
	datac => \EXE|ALU_Result[18]~20_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(18),
	combout => \ID|register_array~44_combout\);

-- Location: FF_X60_Y38_N13
\ID|register_array[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[6][12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[6][18]~q\);

-- Location: LCCOMB_X59_Y38_N4
\ID|Mux45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][18]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][18]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][18]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux45~12_combout\);

-- Location: LCCOMB_X59_Y38_N30
\ID|Mux45~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux45~12_combout\ & ((\ID|register_array[7][18]~q\))) # (!\ID|Mux45~12_combout\ & (\ID|register_array[6][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][18]~q\,
	datac => \ID|register_array[7][18]~q\,
	datad => \ID|Mux45~12_combout\,
	combout => \ID|Mux45~13_combout\);

-- Location: LCCOMB_X60_Y38_N10
\ID|Mux45~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux45~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][18]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux45~13_combout\,
	datac => \ID|register_array[1][18]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux45~14_combout\);

-- Location: LCCOMB_X63_Y35_N2
\ID|Mux45~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux45~14_combout\ & (\ID|register_array[3][18]~q\)) # (!\ID|Mux45~14_combout\ & ((\ID|register_array[2][18]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux45~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux45~14_combout\,
	datac => \ID|register_array[3][18]~q\,
	datad => \ID|register_array[2][18]~q\,
	combout => \ID|Mux45~15_combout\);

-- Location: LCCOMB_X60_Y30_N0
\ID|Mux45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][18]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][18]~q\,
	datad => \ID|register_array[10][18]~q\,
	combout => \ID|Mux45~10_combout\);

-- Location: LCCOMB_X65_Y33_N26
\ID|Mux45~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux45~10_combout\ & (\ID|register_array[11][18]~q\)) # (!\ID|Mux45~10_combout\ & ((\ID|register_array[9][18]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux45~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux45~10_combout\,
	datac => \ID|register_array[11][18]~q\,
	datad => \ID|register_array[9][18]~q\,
	combout => \ID|Mux45~11_combout\);

-- Location: LCCOMB_X62_Y30_N12
\ID|Mux45~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~16_combout\ = (\ID|Mux62~1_combout\ & (((\ID|Mux62~0_combout\)))) # (!\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\ & ((\ID|Mux45~11_combout\))) # (!\ID|Mux62~0_combout\ & (\ID|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~15_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux45~11_combout\,
	datad => \ID|Mux62~0_combout\,
	combout => \ID|Mux45~16_combout\);

-- Location: LCCOMB_X61_Y31_N20
\ID|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][18]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][18]~q\,
	datad => \ID|register_array[24][18]~q\,
	combout => \ID|Mux45~4_combout\);

-- Location: LCCOMB_X65_Y31_N22
\ID|Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~5_combout\ = (\ID|Mux45~4_combout\ & (((\ID|register_array[28][18]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux45~4_combout\ & (\ID|register_array[20][18]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~4_combout\,
	datab => \ID|register_array[20][18]~q\,
	datac => \ID|register_array[28][18]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux45~5_combout\);

-- Location: LCCOMB_X67_Y33_N26
\ID|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][18]~q\,
	datad => \ID|register_array[25][18]~q\,
	combout => \ID|Mux45~2_combout\);

-- Location: LCCOMB_X66_Y33_N30
\ID|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux45~2_combout\ & ((\ID|register_array[29][18]~q\))) # (!\ID|Mux45~2_combout\ & (\ID|register_array[21][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][18]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][18]~q\,
	datad => \ID|Mux45~2_combout\,
	combout => \ID|Mux45~3_combout\);

-- Location: LCCOMB_X62_Y30_N16
\ID|Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux45~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux45~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux45~3_combout\,
	combout => \ID|Mux45~6_combout\);

-- Location: LCCOMB_X58_Y29_N18
\ID|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][18]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][18]~q\,
	datad => \ID|register_array[22][18]~q\,
	combout => \ID|Mux45~0_combout\);

-- Location: LCCOMB_X59_Y29_N22
\ID|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux45~0_combout\ & (\ID|register_array[30][18]~q\)) # (!\ID|Mux45~0_combout\ & ((\ID|register_array[26][18]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux45~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux45~0_combout\,
	datac => \ID|register_array[30][18]~q\,
	datad => \ID|register_array[26][18]~q\,
	combout => \ID|Mux45~1_combout\);

-- Location: LCCOMB_X61_Y34_N18
\ID|Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][18]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][18]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][18]~q\,
	datac => \ID|register_array[19][18]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux45~7_combout\);

-- Location: LCCOMB_X62_Y34_N10
\ID|Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux45~7_combout\ & (\ID|register_array[31][18]~q\)) # (!\ID|Mux45~7_combout\ & ((\ID|register_array[27][18]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux45~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux45~7_combout\,
	datac => \ID|register_array[31][18]~q\,
	datad => \ID|register_array[27][18]~q\,
	combout => \ID|Mux45~8_combout\);

-- Location: LCCOMB_X62_Y30_N2
\ID|Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux45~6_combout\ & ((\ID|Mux45~8_combout\))) # (!\ID|Mux45~6_combout\ & (\ID|Mux45~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux45~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux45~6_combout\,
	datac => \ID|Mux45~1_combout\,
	datad => \ID|Mux45~8_combout\,
	combout => \ID|Mux45~9_combout\);

-- Location: LCCOMB_X58_Y30_N24
\ID|Mux45~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][18]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[12][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[13][18]~q\,
	datac => \ID|register_array[12][18]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux45~17_combout\);

-- Location: LCCOMB_X62_Y30_N18
\ID|Mux45~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux45~17_combout\ & (\ID|register_array[15][18]~q\)) # (!\ID|Mux45~17_combout\ & ((\ID|register_array[14][18]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[15][18]~q\,
	datac => \ID|register_array[14][18]~q\,
	datad => \ID|Mux45~17_combout\,
	combout => \ID|Mux45~18_combout\);

-- Location: LCCOMB_X62_Y30_N30
\ID|Mux45~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux45~19_combout\ = (\ID|Mux45~16_combout\ & (((\ID|Mux45~18_combout\) # (!\ID|Mux62~1_combout\)))) # (!\ID|Mux45~16_combout\ & (\ID|Mux45~9_combout\ & ((\ID|Mux62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~16_combout\,
	datab => \ID|Mux45~9_combout\,
	datac => \ID|Mux45~18_combout\,
	datad => \ID|Mux62~1_combout\,
	combout => \ID|Mux45~19_combout\);

-- Location: LCCOMB_X68_Y28_N30
\EXE|Binput[17]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[17]~82_combout\ = (\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux46~19_combout\))))) # (!\CTL|Equal2~0_combout\ & 
-- (((\ID|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \ID|Mux46~19_combout\,
	combout => \EXE|Binput[17]~82_combout\);

-- Location: LCCOMB_X68_Y29_N0
\EXE|Add1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~118_combout\ = (\EXE|Add1~0_combout\ & ((\EXE|ALU_ctl[0]~2_combout\ & ((\EXE|Binput[17]~82_combout\) # (\ID|Mux14~19_combout\))) # (!\EXE|ALU_ctl[0]~2_combout\ & (\EXE|Binput[17]~82_combout\ & \ID|Mux14~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~0_combout\,
	datab => \EXE|ALU_ctl[0]~2_combout\,
	datac => \EXE|Binput[17]~82_combout\,
	datad => \ID|Mux14~19_combout\,
	combout => \EXE|Add1~118_combout\);

-- Location: LCCOMB_X68_Y29_N2
\EXE|ALU_Result[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[17]~19_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~118_combout\) # ((\EXE|Add1~70_combout\ & \EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~118_combout\,
	datac => \EXE|Add1~70_combout\,
	datad => \EXE|Mux4~1_combout\,
	combout => \EXE|ALU_Result[17]~19_combout\);

-- Location: LCCOMB_X67_Y30_N26
\ID|register_array~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~45_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(17))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[17]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \MEM|data_memory|auto_generated|q_a\(17),
	datac => \EXE|ALU_Result[17]~19_combout\,
	datad => \CTL|Equal2~1_combout\,
	combout => \ID|register_array~45_combout\);

-- Location: FF_X60_Y30_N13
\ID|register_array[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[8][17]~q\);

-- Location: LCCOMB_X60_Y30_N12
\ID|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][17]~q\,
	datad => \ID|register_array[9][17]~q\,
	combout => \ID|Mux46~0_combout\);

-- Location: LCCOMB_X59_Y30_N2
\ID|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~1_combout\ = (\ID|Mux46~0_combout\ & (((\ID|register_array[11][17]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux46~0_combout\ & (\ID|register_array[10][17]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~0_combout\,
	datab => \ID|register_array[10][17]~q\,
	datac => \ID|register_array[11][17]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux46~1_combout\);

-- Location: LCCOMB_X58_Y30_N28
\ID|Mux46~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[14][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[12][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][17]~q\,
	datad => \ID|register_array[14][17]~q\,
	combout => \ID|Mux46~17_combout\);

-- Location: LCCOMB_X59_Y30_N28
\ID|Mux46~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux46~17_combout\ & (\ID|register_array[15][17]~q\)) # (!\ID|Mux46~17_combout\ & ((\ID|register_array[13][17]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[15][17]~q\,
	datac => \ID|register_array[13][17]~q\,
	datad => \ID|Mux46~17_combout\,
	combout => \ID|Mux46~18_combout\);

-- Location: LCCOMB_X58_Y35_N8
\ID|Mux46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][17]~q\,
	datad => \ID|register_array[6][17]~q\,
	combout => \ID|Mux46~12_combout\);

-- Location: LCCOMB_X59_Y35_N12
\ID|Mux46~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~13_combout\ = (\ID|Mux46~12_combout\ & (((\ID|register_array[7][17]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux46~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][17]~q\,
	datad => \ID|register_array[5][17]~q\,
	combout => \ID|Mux46~13_combout\);

-- Location: LCCOMB_X60_Y38_N16
\ID|Mux46~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux46~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][17]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux46~13_combout\,
	datac => \ID|register_array[1][17]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux46~14_combout\);

-- Location: LCCOMB_X60_Y37_N22
\ID|Mux46~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~15_combout\ = (\ID|Mux46~14_combout\ & (((\ID|register_array[3][17]~q\)) # (!\ID|Mux62~2_combout\))) # (!\ID|Mux46~14_combout\ & (\ID|Mux62~2_combout\ & ((\ID|register_array[2][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~14_combout\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][17]~q\,
	datad => \ID|register_array[2][17]~q\,
	combout => \ID|Mux46~15_combout\);

-- Location: LCCOMB_X67_Y33_N14
\ID|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][17]~q\,
	datad => \ID|register_array[25][17]~q\,
	combout => \ID|Mux46~2_combout\);

-- Location: LCCOMB_X66_Y33_N10
\ID|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~3_combout\ = (\ID|Mux46~2_combout\ & (((\ID|register_array[29][17]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux46~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][17]~q\,
	datad => \ID|register_array[21][17]~q\,
	combout => \ID|Mux46~3_combout\);

-- Location: LCCOMB_X65_Y37_N10
\ID|Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][17]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][17]~q\,
	datac => \ID|register_array[19][17]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux46~9_combout\);

-- Location: LCCOMB_X66_Y37_N18
\ID|Mux46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~10_combout\ = (\ID|Mux46~9_combout\ & (((\ID|register_array[31][17]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux46~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][17]~q\,
	datad => \ID|register_array[27][17]~q\,
	combout => \ID|Mux46~10_combout\);

-- Location: LCCOMB_X65_Y36_N26
\ID|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][17]~q\,
	datad => \ID|register_array[22][17]~q\,
	combout => \ID|Mux46~4_combout\);

-- Location: LCCOMB_X59_Y29_N2
\ID|Mux46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux46~4_combout\ & ((\ID|register_array[30][17]~q\))) # (!\ID|Mux46~4_combout\ & (\ID|register_array[26][17]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][17]~q\,
	datac => \ID|register_array[30][17]~q\,
	datad => \ID|Mux46~4_combout\,
	combout => \ID|Mux46~5_combout\);

-- Location: LCCOMB_X61_Y31_N14
\ID|Mux46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][17]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][17]~q\,
	datad => \ID|register_array[24][17]~q\,
	combout => \ID|Mux46~6_combout\);

-- Location: LCCOMB_X65_Y31_N26
\ID|Mux46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~7_combout\ = (\ID|Mux46~6_combout\ & (((\ID|register_array[28][17]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux46~6_combout\ & (\ID|register_array[20][17]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~6_combout\,
	datab => \ID|register_array[20][17]~q\,
	datac => \ID|register_array[28][17]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux46~7_combout\);

-- Location: LCCOMB_X59_Y30_N0
\ID|Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux46~5_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux46~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~5_combout\,
	datab => \ID|Mux46~7_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux46~8_combout\);

-- Location: LCCOMB_X59_Y30_N10
\ID|Mux46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux46~8_combout\ & ((\ID|Mux46~10_combout\))) # (!\ID|Mux46~8_combout\ & (\ID|Mux46~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux46~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~3_combout\,
	datab => \ID|Mux46~10_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux46~8_combout\,
	combout => \ID|Mux46~11_combout\);

-- Location: LCCOMB_X59_Y30_N12
\ID|Mux46~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~16_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\) # ((\ID|Mux46~11_combout\)))) # (!\ID|Mux62~1_combout\ & (!\ID|Mux62~0_combout\ & (\ID|Mux46~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux46~15_combout\,
	datad => \ID|Mux46~11_combout\,
	combout => \ID|Mux46~16_combout\);

-- Location: LCCOMB_X59_Y30_N30
\ID|Mux46~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux46~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux46~16_combout\ & ((\ID|Mux46~18_combout\))) # (!\ID|Mux46~16_combout\ & (\ID|Mux46~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux46~1_combout\,
	datac => \ID|Mux46~18_combout\,
	datad => \ID|Mux46~16_combout\,
	combout => \ID|Mux46~19_combout\);

-- Location: LCCOMB_X62_Y29_N18
\ID|register_array~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~46_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(16)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[16]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[16]~18_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(16),
	datad => \reset~input_o\,
	combout => \ID|register_array~46_combout\);

-- Location: FF_X60_Y30_N25
\ID|register_array[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[9][15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[9][16]~q\);

-- Location: LCCOMB_X60_Y30_N18
\ID|Mux47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][16]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][16]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][16]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux47~10_combout\);

-- Location: LCCOMB_X59_Y30_N8
\ID|Mux47~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux47~10_combout\ & ((\ID|register_array[11][16]~q\))) # (!\ID|Mux47~10_combout\ & (\ID|register_array[9][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][16]~q\,
	datac => \ID|register_array[11][16]~q\,
	datad => \ID|Mux47~10_combout\,
	combout => \ID|Mux47~11_combout\);

-- Location: LCCOMB_X59_Y38_N16
\ID|Mux47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][16]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][16]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][16]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux47~12_combout\);

-- Location: LCCOMB_X59_Y38_N10
\ID|Mux47~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux47~12_combout\ & (\ID|register_array[7][16]~q\)) # (!\ID|Mux47~12_combout\ & ((\ID|register_array[6][16]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux47~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux47~12_combout\,
	datac => \ID|register_array[7][16]~q\,
	datad => \ID|register_array[6][16]~q\,
	combout => \ID|Mux47~13_combout\);

-- Location: LCCOMB_X60_Y38_N20
\ID|Mux47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux47~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][16]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux47~13_combout\,
	datac => \ID|register_array[1][16]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux47~14_combout\);

-- Location: LCCOMB_X61_Y35_N26
\ID|Mux47~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux47~14_combout\ & (\ID|register_array[3][16]~q\)) # (!\ID|Mux47~14_combout\ & ((\ID|register_array[2][16]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux47~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux47~14_combout\,
	datac => \ID|register_array[3][16]~q\,
	datad => \ID|register_array[2][16]~q\,
	combout => \ID|Mux47~15_combout\);

-- Location: LCCOMB_X59_Y30_N6
\ID|Mux47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~16_combout\ = (\ID|Mux62~1_combout\ & (((\ID|Mux62~0_combout\)))) # (!\ID|Mux62~1_combout\ & ((\ID|Mux62~0_combout\ & (\ID|Mux47~11_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux47~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux47~11_combout\,
	datac => \ID|Mux47~15_combout\,
	datad => \ID|Mux62~0_combout\,
	combout => \ID|Mux47~16_combout\);

-- Location: LCCOMB_X65_Y37_N14
\ID|Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][16]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][16]~q\,
	datad => \ID|register_array[23][16]~q\,
	combout => \ID|Mux47~7_combout\);

-- Location: LCCOMB_X66_Y37_N6
\ID|Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~8_combout\ = (\ID|Mux47~7_combout\ & (((\ID|register_array[31][16]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux47~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][16]~q\,
	datad => \ID|register_array[27][16]~q\,
	combout => \ID|Mux47~8_combout\);

-- Location: LCCOMB_X67_Y33_N10
\ID|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][16]~q\,
	datad => \ID|register_array[25][16]~q\,
	combout => \ID|Mux47~2_combout\);

-- Location: LCCOMB_X66_Y38_N10
\ID|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux47~2_combout\ & (\ID|register_array[29][16]~q\)) # (!\ID|Mux47~2_combout\ & ((\ID|register_array[21][16]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux47~2_combout\,
	datac => \ID|register_array[29][16]~q\,
	datad => \ID|register_array[21][16]~q\,
	combout => \ID|Mux47~3_combout\);

-- Location: LCCOMB_X61_Y31_N10
\ID|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][16]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][16]~q\,
	datad => \ID|register_array[24][16]~q\,
	combout => \ID|Mux47~4_combout\);

-- Location: LCCOMB_X60_Y31_N26
\ID|Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~5_combout\ = (\ID|Mux47~4_combout\ & (((\ID|register_array[28][16]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux47~4_combout\ & (\ID|register_array[20][16]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~4_combout\,
	datab => \ID|register_array[20][16]~q\,
	datac => \ID|register_array[28][16]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux47~5_combout\);

-- Location: LCCOMB_X59_Y30_N18
\ID|Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux47~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux47~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux47~5_combout\,
	combout => \ID|Mux47~6_combout\);

-- Location: LCCOMB_X65_Y36_N14
\ID|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[22][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[18][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][16]~q\,
	datad => \ID|register_array[22][16]~q\,
	combout => \ID|Mux47~0_combout\);

-- Location: LCCOMB_X66_Y36_N10
\ID|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux47~0_combout\ & ((\ID|register_array[30][16]~q\))) # (!\ID|Mux47~0_combout\ & (\ID|register_array[26][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][16]~q\,
	datac => \ID|register_array[30][16]~q\,
	datad => \ID|Mux47~0_combout\,
	combout => \ID|Mux47~1_combout\);

-- Location: LCCOMB_X59_Y30_N20
\ID|Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~9_combout\ = (\ID|Mux47~6_combout\ & ((\ID|Mux47~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux47~6_combout\ & (((\ID|Mux47~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~8_combout\,
	datab => \ID|Mux47~6_combout\,
	datac => \ID|Mux47~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux47~9_combout\);

-- Location: LCCOMB_X62_Y33_N0
\ID|Mux47~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][16]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][16]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][16]~q\,
	datac => \ID|register_array[12][16]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux47~17_combout\);

-- Location: LCCOMB_X61_Y29_N8
\ID|Mux47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux47~17_combout\ & ((\ID|register_array[15][16]~q\))) # (!\ID|Mux47~17_combout\ & (\ID|register_array[14][16]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux47~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux47~17_combout\,
	datac => \ID|register_array[14][16]~q\,
	datad => \ID|register_array[15][16]~q\,
	combout => \ID|Mux47~18_combout\);

-- Location: LCCOMB_X59_Y30_N16
\ID|Mux47~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux47~19_combout\ = (\ID|Mux47~16_combout\ & (((\ID|Mux47~18_combout\) # (!\ID|Mux62~1_combout\)))) # (!\ID|Mux47~16_combout\ & (\ID|Mux47~9_combout\ & (\ID|Mux62~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~16_combout\,
	datab => \ID|Mux47~9_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux47~18_combout\,
	combout => \ID|Mux47~19_combout\);

-- Location: LCCOMB_X69_Y31_N28
\EXE|Binput[15]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Binput[15]~80_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal2~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal2~0_combout\ & (\ID|Mux48~19_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal2~0_combout\,
	combout => \EXE|Binput[15]~80_combout\);

-- Location: LCCOMB_X68_Y31_N10
\EXE|Add1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~116_combout\ = (\EXE|Add1~0_combout\ & ((\ID|Mux16~19_combout\ & ((\EXE|ALU_ctl[0]~2_combout\) # (\EXE|Binput[15]~80_combout\))) # (!\ID|Mux16~19_combout\ & (\EXE|ALU_ctl[0]~2_combout\ & \EXE|Binput[15]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~19_combout\,
	datab => \EXE|Add1~0_combout\,
	datac => \EXE|ALU_ctl[0]~2_combout\,
	datad => \EXE|Binput[15]~80_combout\,
	combout => \EXE|Add1~116_combout\);

-- Location: LCCOMB_X62_Y29_N12
\EXE|ALU_Result[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[15]~17_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~116_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~116_combout\,
	datad => \EXE|Add1~66_combout\,
	combout => \EXE|ALU_Result[15]~17_combout\);

-- Location: LCCOMB_X62_Y29_N2
\ID|register_array~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~47_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(15))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[15]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(15),
	datab => \reset~input_o\,
	datac => \EXE|ALU_Result[15]~17_combout\,
	datad => \CTL|Equal2~1_combout\,
	combout => \ID|register_array~47_combout\);

-- Location: FF_X60_Y32_N25
\ID|register_array[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[10][14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[10][15]~q\);

-- Location: LCCOMB_X60_Y30_N16
\ID|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][15]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][15]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][15]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][15]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux48~0_combout\);

-- Location: LCCOMB_X61_Y32_N22
\ID|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux48~0_combout\ & ((\ID|register_array[11][15]~q\))) # (!\ID|Mux48~0_combout\ & (\ID|register_array[10][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[10][15]~q\,
	datac => \ID|register_array[11][15]~q\,
	datad => \ID|Mux48~0_combout\,
	combout => \ID|Mux48~1_combout\);

-- Location: LCCOMB_X65_Y37_N18
\ID|Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][15]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][15]~q\,
	datad => \ID|register_array[23][15]~q\,
	combout => \ID|Mux48~9_combout\);

-- Location: LCCOMB_X67_Y38_N10
\ID|Mux48~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~10_combout\ = (\ID|Mux48~9_combout\ & (((\ID|register_array[31][15]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux48~9_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][15]~q\,
	datad => \ID|register_array[27][15]~q\,
	combout => \ID|Mux48~10_combout\);

-- Location: LCCOMB_X61_Y31_N6
\ID|Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][15]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][15]~q\,
	datad => \ID|register_array[24][15]~q\,
	combout => \ID|Mux48~6_combout\);

-- Location: LCCOMB_X60_Y31_N14
\ID|Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux48~6_combout\ & ((\ID|register_array[28][15]~q\))) # (!\ID|Mux48~6_combout\ & (\ID|register_array[20][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][15]~q\,
	datac => \ID|register_array[28][15]~q\,
	datad => \ID|Mux48~6_combout\,
	combout => \ID|Mux48~7_combout\);

-- Location: LCCOMB_X65_Y36_N2
\ID|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][15]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][15]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[22][15]~q\,
	datac => \ID|register_array[18][15]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux48~4_combout\);

-- Location: LCCOMB_X66_Y36_N22
\ID|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux48~4_combout\ & ((\ID|register_array[30][15]~q\))) # (!\ID|Mux48~4_combout\ & (\ID|register_array[26][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][15]~q\,
	datac => \ID|register_array[30][15]~q\,
	datad => \ID|Mux48~4_combout\,
	combout => \ID|Mux48~5_combout\);

-- Location: LCCOMB_X66_Y34_N18
\ID|Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux48~5_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux48~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux48~8_combout\);

-- Location: LCCOMB_X65_Y38_N18
\ID|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][15]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[17][15]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][15]~q\,
	datac => \ID|register_array[17][15]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux48~2_combout\);

-- Location: LCCOMB_X66_Y38_N6
\ID|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux48~2_combout\ & (\ID|register_array[29][15]~q\)) # (!\ID|Mux48~2_combout\ & ((\ID|register_array[21][15]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux48~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux48~2_combout\,
	datac => \ID|register_array[29][15]~q\,
	datad => \ID|register_array[21][15]~q\,
	combout => \ID|Mux48~3_combout\);

-- Location: LCCOMB_X67_Y38_N6
\ID|Mux48~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux48~8_combout\ & (\ID|Mux48~10_combout\)) # (!\ID|Mux48~8_combout\ & ((\ID|Mux48~3_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux48~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux48~8_combout\,
	datad => \ID|Mux48~3_combout\,
	combout => \ID|Mux48~11_combout\);

-- Location: LCCOMB_X57_Y37_N14
\ID|Mux48~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][15]~q\,
	datad => \ID|register_array[6][15]~q\,
	combout => \ID|Mux48~12_combout\);

-- Location: LCCOMB_X61_Y37_N16
\ID|Mux48~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux48~12_combout\ & ((\ID|register_array[7][15]~q\))) # (!\ID|Mux48~12_combout\ & (\ID|register_array[5][15]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][15]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][15]~q\,
	datad => \ID|Mux48~12_combout\,
	combout => \ID|Mux48~13_combout\);

-- Location: LCCOMB_X61_Y37_N22
\ID|Mux48~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~14_combout\ = (\ID|Mux62~4_combout\ & (((\ID|Mux48~13_combout\)) # (!\ID|Mux62~3_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|Mux62~3_combout\ & (\ID|register_array[1][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~4_combout\,
	datab => \ID|Mux62~3_combout\,
	datac => \ID|register_array[1][15]~q\,
	datad => \ID|Mux48~13_combout\,
	combout => \ID|Mux48~14_combout\);

-- Location: LCCOMB_X61_Y35_N14
\ID|Mux48~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux48~14_combout\ & (\ID|register_array[3][15]~q\)) # (!\ID|Mux48~14_combout\ & ((\ID|register_array[2][15]~q\))))) # (!\ID|Mux62~2_combout\ & (\ID|Mux48~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~2_combout\,
	datab => \ID|Mux48~14_combout\,
	datac => \ID|register_array[3][15]~q\,
	datad => \ID|register_array[2][15]~q\,
	combout => \ID|Mux48~15_combout\);

-- Location: LCCOMB_X62_Y35_N18
\ID|Mux48~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~16_combout\ = (\ID|Mux62~0_combout\ & (\ID|Mux62~1_combout\)) # (!\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\ & (\ID|Mux48~11_combout\)) # (!\ID|Mux62~1_combout\ & ((\ID|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux48~11_combout\,
	datad => \ID|Mux48~15_combout\,
	combout => \ID|Mux48~16_combout\);

-- Location: LCCOMB_X62_Y33_N28
\ID|Mux48~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][15]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][15]~q\,
	datad => \ID|register_array[14][15]~q\,
	combout => \ID|Mux48~17_combout\);

-- Location: LCCOMB_X62_Y29_N24
\ID|Mux48~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~18_combout\ = (\ID|Mux48~17_combout\ & (((\ID|register_array[15][15]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux48~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[13][15]~q\,
	datad => \ID|register_array[15][15]~q\,
	combout => \ID|Mux48~18_combout\);

-- Location: LCCOMB_X61_Y32_N8
\ID|Mux48~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux48~19_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux48~16_combout\ & ((\ID|Mux48~18_combout\))) # (!\ID|Mux48~16_combout\ & (\ID|Mux48~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((\ID|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~1_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux48~16_combout\,
	datad => \ID|Mux48~18_combout\,
	combout => \ID|Mux48~19_combout\);

-- Location: LCCOMB_X62_Y30_N10
\ID|register_array~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~48_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(14)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[14]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[14]~16_combout\,
	datab => \reset~input_o\,
	datac => \CTL|Equal2~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(14),
	combout => \ID|register_array~48_combout\);

-- Location: FF_X62_Y33_N7
\ID|register_array[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[12][24]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[12][14]~q\);

-- Location: LCCOMB_X62_Y33_N6
\ID|Mux49~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][14]~q\,
	datad => \ID|register_array[13][14]~q\,
	combout => \ID|Mux49~17_combout\);

-- Location: LCCOMB_X62_Y30_N8
\ID|Mux49~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux49~17_combout\ & ((\ID|register_array[15][14]~q\))) # (!\ID|Mux49~17_combout\ & (\ID|register_array[14][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux49~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux49~17_combout\,
	datac => \ID|register_array[14][14]~q\,
	datad => \ID|register_array[15][14]~q\,
	combout => \ID|Mux49~18_combout\);

-- Location: LCCOMB_X60_Y30_N26
\ID|Mux49~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][14]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][14]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux49~10_combout\);

-- Location: LCCOMB_X61_Y33_N14
\ID|Mux49~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~11_combout\ = (\ID|Mux49~10_combout\ & (((\ID|register_array[11][14]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux49~10_combout\ & (\ID|register_array[9][14]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~10_combout\,
	datab => \ID|register_array[9][14]~q\,
	datac => \ID|register_array[11][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux49~11_combout\);

-- Location: LCCOMB_X57_Y37_N26
\ID|Mux49~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][14]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[5][14]~q\,
	datac => \ID|register_array[4][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux49~12_combout\);

-- Location: LCCOMB_X59_Y37_N26
\ID|Mux49~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux49~12_combout\ & (\ID|register_array[7][14]~q\)) # (!\ID|Mux49~12_combout\ & ((\ID|register_array[6][14]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux49~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux49~12_combout\,
	datac => \ID|register_array[7][14]~q\,
	datad => \ID|register_array[6][14]~q\,
	combout => \ID|Mux49~13_combout\);

-- Location: LCCOMB_X59_Y37_N24
\ID|Mux49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~14_combout\ = (\ID|Mux62~4_combout\ & ((\ID|Mux49~13_combout\) # ((!\ID|Mux62~3_combout\)))) # (!\ID|Mux62~4_combout\ & (((\ID|register_array[1][14]~q\ & \ID|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~13_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][14]~q\,
	datad => \ID|Mux62~3_combout\,
	combout => \ID|Mux49~14_combout\);

-- Location: LCCOMB_X60_Y37_N2
\ID|Mux49~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux49~14_combout\ & ((\ID|register_array[3][14]~q\))) # (!\ID|Mux49~14_combout\ & (\ID|register_array[2][14]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][14]~q\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][14]~q\,
	datad => \ID|Mux49~14_combout\,
	combout => \ID|Mux49~15_combout\);

-- Location: LCCOMB_X59_Y33_N24
\ID|Mux49~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux49~11_combout\) # ((\ID|Mux62~1_combout\)))) # (!\ID|Mux62~0_combout\ & (((!\ID|Mux62~1_combout\ & \ID|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~11_combout\,
	datab => \ID|Mux62~0_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux49~15_combout\,
	combout => \ID|Mux49~16_combout\);

-- Location: LCCOMB_X65_Y37_N30
\ID|Mux49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][14]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][14]~q\,
	datac => \ID|register_array[19][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux49~7_combout\);

-- Location: LCCOMB_X66_Y37_N10
\ID|Mux49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~8_combout\ = (\ID|Mux49~7_combout\ & (((\ID|register_array[31][14]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux49~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][14]~q\,
	datad => \ID|register_array[27][14]~q\,
	combout => \ID|Mux49~8_combout\);

-- Location: LCCOMB_X65_Y36_N30
\ID|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][14]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][14]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[22][14]~q\,
	datac => \ID|register_array[18][14]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux49~0_combout\);

-- Location: LCCOMB_X66_Y36_N26
\ID|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux49~0_combout\ & (\ID|register_array[30][14]~q\)) # (!\ID|Mux49~0_combout\ & ((\ID|register_array[26][14]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux49~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux49~0_combout\,
	datac => \ID|register_array[30][14]~q\,
	datad => \ID|register_array[26][14]~q\,
	combout => \ID|Mux49~1_combout\);

-- Location: LCCOMB_X61_Y31_N26
\ID|Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][14]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][14]~q\,
	datad => \ID|register_array[24][14]~q\,
	combout => \ID|Mux49~4_combout\);

-- Location: LCCOMB_X60_Y31_N2
\ID|Mux49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux49~4_combout\ & ((\ID|register_array[28][14]~q\))) # (!\ID|Mux49~4_combout\ & (\ID|register_array[20][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][14]~q\,
	datac => \ID|register_array[28][14]~q\,
	datad => \ID|Mux49~4_combout\,
	combout => \ID|Mux49~5_combout\);

-- Location: LCCOMB_X65_Y38_N6
\ID|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[25][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[17][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][14]~q\,
	datad => \ID|register_array[25][14]~q\,
	combout => \ID|Mux49~2_combout\);

-- Location: LCCOMB_X66_Y38_N26
\ID|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux49~2_combout\ & ((\ID|register_array[29][14]~q\))) # (!\ID|Mux49~2_combout\ & (\ID|register_array[21][14]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][14]~q\,
	datac => \ID|register_array[29][14]~q\,
	datad => \ID|Mux49~2_combout\,
	combout => \ID|Mux49~3_combout\);

-- Location: LCCOMB_X62_Y30_N6
\ID|Mux49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|Mux49~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux49~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux49~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux49~3_combout\,
	combout => \ID|Mux49~6_combout\);

-- Location: LCCOMB_X62_Y30_N0
\ID|Mux49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux49~6_combout\ & (\ID|Mux49~8_combout\)) # (!\ID|Mux49~6_combout\ & ((\ID|Mux49~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux49~8_combout\,
	datac => \ID|Mux49~1_combout\,
	datad => \ID|Mux49~6_combout\,
	combout => \ID|Mux49~9_combout\);

-- Location: LCCOMB_X62_Y30_N26
\ID|Mux49~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux49~19_combout\ = (\ID|Mux49~16_combout\ & ((\ID|Mux49~18_combout\) # ((!\ID|Mux62~1_combout\)))) # (!\ID|Mux49~16_combout\ & (((\ID|Mux49~9_combout\ & \ID|Mux62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~18_combout\,
	datab => \ID|Mux49~16_combout\,
	datac => \ID|Mux49~9_combout\,
	datad => \ID|Mux62~1_combout\,
	combout => \ID|Mux49~19_combout\);

-- Location: LCCOMB_X68_Y30_N8
\ID|register_array~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~0_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(31)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[31]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \EXE|ALU_Result[31]~33_combout\,
	datac => \CTL|Equal2~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(31),
	combout => \ID|register_array~0_combout\);

-- Location: FF_X68_Y30_N9
\ID|register_array[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID|register_array~0_combout\,
	ena => \ID|register_array[15][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[15][31]~q\);

-- Location: LCCOMB_X63_Y30_N8
\ID|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[14][31]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[12][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][31]~q\,
	datad => \ID|register_array[12][31]~q\,
	combout => \ID|Mux0~17_combout\);

-- Location: LCCOMB_X68_Y32_N26
\ID|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~18_combout\ = (\ID|Mux0~17_combout\ & ((\ID|register_array[15][31]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux0~17_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|register_array[13][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][31]~q\,
	datab => \ID|Mux0~17_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|register_array[13][31]~q\,
	combout => \ID|Mux0~18_combout\);

-- Location: LCCOMB_X61_Y39_N2
\ID|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][31]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][31]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][31]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux0~12_combout\);

-- Location: LCCOMB_X61_Y39_N24
\ID|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux0~12_combout\ & ((\ID|register_array[7][31]~q\))) # (!\ID|Mux0~12_combout\ & (\ID|register_array[5][31]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux0~12_combout\,
	datac => \ID|register_array[5][31]~q\,
	datad => \ID|register_array[7][31]~q\,
	combout => \ID|Mux0~13_combout\);

-- Location: LCCOMB_X60_Y39_N28
\ID|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~14_combout\ = (\ID|Mux8~3_combout\ & ((\ID|Mux8~4_combout\ & ((\ID|Mux0~13_combout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[1][31]~q\)))) # (!\ID|Mux8~3_combout\ & (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~3_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|register_array[1][31]~q\,
	datad => \ID|Mux0~13_combout\,
	combout => \ID|Mux0~14_combout\);

-- Location: LCCOMB_X63_Y35_N24
\ID|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~15_combout\ = (\ID|Mux0~14_combout\ & ((\ID|register_array[3][31]~q\) # ((!\ID|Mux8~2_combout\)))) # (!\ID|Mux0~14_combout\ & (((\ID|register_array[2][31]~q\ & \ID|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][31]~q\,
	datab => \ID|Mux0~14_combout\,
	datac => \ID|register_array[2][31]~q\,
	datad => \ID|Mux8~2_combout\,
	combout => \ID|Mux0~15_combout\);

-- Location: LCCOMB_X67_Y35_N0
\ID|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][31]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][31]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux0~2_combout\);

-- Location: LCCOMB_X69_Y36_N0
\ID|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux0~2_combout\ & (\ID|register_array[29][31]~q\)) # (!\ID|Mux0~2_combout\ & ((\ID|register_array[21][31]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][31]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][31]~q\,
	datad => \ID|Mux0~2_combout\,
	combout => \ID|Mux0~3_combout\);

-- Location: LCCOMB_X70_Y34_N24
\ID|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][31]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][31]~q\,
	datad => \ID|register_array[19][31]~q\,
	combout => \ID|Mux0~9_combout\);

-- Location: LCCOMB_X69_Y34_N24
\ID|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~10_combout\ = (\ID|Mux0~9_combout\ & ((\ID|register_array[31][31]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux0~9_combout\ & (((\ID|register_array[27][31]~q\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][31]~q\,
	datab => \ID|Mux0~9_combout\,
	datac => \ID|register_array[27][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux0~10_combout\);

-- Location: LCCOMB_X70_Y33_N8
\ID|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][31]~q\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][31]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][31]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][31]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux0~4_combout\);

-- Location: LCCOMB_X69_Y33_N24
\ID|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux0~4_combout\ & ((\ID|register_array[30][31]~q\))) # (!\ID|Mux0~4_combout\ & (\ID|register_array[26][31]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux0~4_combout\,
	datac => \ID|register_array[26][31]~q\,
	datad => \ID|register_array[30][31]~q\,
	combout => \ID|Mux0~5_combout\);

-- Location: LCCOMB_X70_Y35_N24
\ID|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][31]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][31]~q\,
	datad => \ID|register_array[16][31]~q\,
	combout => \ID|Mux0~6_combout\);

-- Location: LCCOMB_X72_Y35_N24
\ID|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux0~6_combout\ & ((\ID|register_array[28][31]~q\))) # (!\ID|Mux0~6_combout\ & (\ID|register_array[20][31]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux0~6_combout\,
	datac => \ID|register_array[20][31]~q\,
	datad => \ID|register_array[28][31]~q\,
	combout => \ID|Mux0~7_combout\);

-- Location: LCCOMB_X68_Y32_N10
\ID|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux0~5_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux0~5_combout\,
	datad => \ID|Mux0~7_combout\,
	combout => \ID|Mux0~8_combout\);

-- Location: LCCOMB_X68_Y32_N28
\ID|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux0~8_combout\ & ((\ID|Mux0~10_combout\))) # (!\ID|Mux0~8_combout\ & (\ID|Mux0~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux0~3_combout\,
	datac => \ID|Mux0~10_combout\,
	datad => \ID|Mux0~8_combout\,
	combout => \ID|Mux0~11_combout\);

-- Location: LCCOMB_X68_Y32_N14
\ID|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~16_combout\ = (\ID|Mux8~0_combout\ & (((\ID|Mux8~1_combout\)))) # (!\ID|Mux8~0_combout\ & ((\ID|Mux8~1_combout\ & ((\ID|Mux0~11_combout\))) # (!\ID|Mux8~1_combout\ & (\ID|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~15_combout\,
	datab => \ID|Mux8~0_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux0~11_combout\,
	combout => \ID|Mux0~16_combout\);

-- Location: LCCOMB_X61_Y32_N16
\ID|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][31]~q\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][31]~q\,
	datad => \ID|register_array[8][31]~q\,
	combout => \ID|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y32_N8
\ID|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux0~0_combout\ & (\ID|register_array[11][31]~q\)) # (!\ID|Mux0~0_combout\ & ((\ID|register_array[10][31]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[11][31]~q\,
	datac => \ID|register_array[10][31]~q\,
	datad => \ID|Mux0~0_combout\,
	combout => \ID|Mux0~1_combout\);

-- Location: LCCOMB_X68_Y32_N12
\ID|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux0~19_combout\ = (\ID|Mux0~16_combout\ & ((\ID|Mux0~18_combout\) # ((!\ID|Mux8~0_combout\)))) # (!\ID|Mux0~16_combout\ & (((\ID|Mux8~0_combout\ & \ID|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~18_combout\,
	datab => \ID|Mux0~16_combout\,
	datac => \ID|Mux8~0_combout\,
	datad => \ID|Mux0~1_combout\,
	combout => \ID|Mux0~19_combout\);

-- Location: LCCOMB_X68_Y28_N8
\EXE|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~2_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~19_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~2_combout\);

-- Location: LCCOMB_X69_Y28_N16
\EXE|Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~98_combout\ = \ID|Mux0~19_combout\ $ (\EXE|Add1~97\ $ (!\EXE|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux0~19_combout\,
	datad => \EXE|Add1~2_combout\,
	cin => \EXE|Add1~97\,
	combout => \EXE|Add1~98_combout\);

-- Location: LCCOMB_X68_Y30_N4
\EXE|ALU_Result[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~2_combout\ = (\EXE|Equal1~0_combout\ & ((\EXE|Add1~1_combout\) # ((\EXE|ALU_Result[0]~34_combout\ & \EXE|Add1~98_combout\)))) # (!\EXE|Equal1~0_combout\ & (\EXE|ALU_Result[0]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[0]~34_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~98_combout\,
	datad => \EXE|Add1~1_combout\,
	combout => \EXE|ALU_Result[0]~2_combout\);

-- Location: LCCOMB_X65_Y30_N14
\ID|register_array~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~66_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(0)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[0]~2_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \reset~input_o\,
	datad => \MEM|data_memory|auto_generated|q_a\(0),
	combout => \ID|register_array~66_combout\);

-- Location: FF_X69_Y33_N29
\ID|register_array[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[26][27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[26][0]~q\);

-- Location: LCCOMB_X70_Y33_N6
\ID|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][0]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][0]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~0_combout\);

-- Location: LCCOMB_X69_Y33_N22
\ID|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux63~0_combout\ & ((\ID|register_array[30][0]~q\))) # (!\ID|Mux63~0_combout\ & (\ID|register_array[26][0]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][0]~q\,
	datac => \ID|register_array[30][0]~q\,
	datad => \ID|Mux63~0_combout\,
	combout => \ID|Mux63~1_combout\);

-- Location: LCCOMB_X66_Y31_N24
\ID|Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][0]~q\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[16][0]~q\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~4_combout\);

-- Location: LCCOMB_X65_Y31_N30
\ID|Mux63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux63~4_combout\ & (\ID|register_array[28][0]~q\)) # (!\ID|Mux63~4_combout\ & ((\ID|register_array[24][0]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux63~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux63~4_combout\,
	datac => \ID|register_array[28][0]~q\,
	datad => \ID|register_array[24][0]~q\,
	combout => \ID|Mux63~5_combout\);

-- Location: LCCOMB_X70_Y36_N30
\ID|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][0]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][0]~q\,
	datad => \ID|register_array[25][0]~q\,
	combout => \ID|Mux63~2_combout\);

-- Location: LCCOMB_X69_Y36_N30
\ID|Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~3_combout\ = (\ID|Mux63~2_combout\ & (((\ID|register_array[29][0]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux63~2_combout\ & (\ID|register_array[21][0]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~2_combout\,
	datab => \ID|register_array[21][0]~q\,
	datac => \ID|register_array[29][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux63~3_combout\);

-- Location: LCCOMB_X68_Y34_N26
\ID|Mux63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux63~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux63~5_combout\,
	datac => \ID|Mux63~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux63~6_combout\);

-- Location: LCCOMB_X70_Y34_N30
\ID|Mux63~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][0]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][0]~q\,
	datad => \ID|register_array[23][0]~q\,
	combout => \ID|Mux63~7_combout\);

-- Location: LCCOMB_X69_Y34_N22
\ID|Mux63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~8_combout\ = (\ID|Mux63~7_combout\ & (((\ID|register_array[31][0]~q\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux63~7_combout\ & (\ID|register_array[27][0]~q\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~7_combout\,
	datab => \ID|register_array[27][0]~q\,
	datac => \ID|register_array[31][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~8_combout\);

-- Location: LCCOMB_X68_Y34_N12
\ID|Mux63~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux63~6_combout\ & ((\ID|Mux63~8_combout\))) # (!\ID|Mux63~6_combout\ & (\ID|Mux63~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux63~1_combout\,
	datac => \ID|Mux63~6_combout\,
	datad => \ID|Mux63~8_combout\,
	combout => \ID|Mux63~9_combout\);

-- Location: LCCOMB_X68_Y34_N10
\ID|Mux63~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][0]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][0]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[13][0]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux63~17_combout\);

-- Location: LCCOMB_X68_Y34_N24
\ID|Mux63~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux63~17_combout\ & (\ID|register_array[15][0]~q\)) # (!\ID|Mux63~17_combout\ & ((\ID|register_array[14][0]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[15][0]~q\,
	datac => \ID|register_array[14][0]~q\,
	datad => \ID|Mux63~17_combout\,
	combout => \ID|Mux63~18_combout\);

-- Location: LCCOMB_X59_Y36_N4
\ID|Mux63~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[5][0]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][0]~q\,
	datad => \ID|register_array[5][0]~q\,
	combout => \ID|Mux63~12_combout\);

-- Location: LCCOMB_X59_Y35_N10
\ID|Mux63~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~13_combout\ = (\ID|Mux63~12_combout\ & (((\ID|register_array[7][0]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux63~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][0]~q\,
	datad => \ID|register_array[6][0]~q\,
	combout => \ID|Mux63~13_combout\);

-- Location: LCCOMB_X59_Y37_N30
\ID|Mux63~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~14_combout\ = (\ID|Mux62~3_combout\ & ((\ID|Mux62~4_combout\ & ((\ID|Mux63~13_combout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[1][0]~q\)))) # (!\ID|Mux62~3_combout\ & (\ID|Mux62~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~3_combout\,
	datab => \ID|Mux62~4_combout\,
	datac => \ID|register_array[1][0]~q\,
	datad => \ID|Mux63~13_combout\,
	combout => \ID|Mux63~14_combout\);

-- Location: LCCOMB_X60_Y37_N28
\ID|Mux63~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~15_combout\ = (\ID|Mux62~2_combout\ & ((\ID|Mux63~14_combout\ & ((\ID|register_array[3][0]~q\))) # (!\ID|Mux63~14_combout\ & (\ID|register_array[2][0]~q\)))) # (!\ID|Mux62~2_combout\ & (((\ID|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][0]~q\,
	datab => \ID|Mux62~2_combout\,
	datac => \ID|register_array[3][0]~q\,
	datad => \ID|Mux63~14_combout\,
	combout => \ID|Mux63~15_combout\);

-- Location: LCCOMB_X62_Y32_N6
\ID|Mux63~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][0]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][0]~q\,
	datad => \ID|register_array[10][0]~q\,
	combout => \ID|Mux63~10_combout\);

-- Location: LCCOMB_X63_Y32_N6
\ID|Mux63~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~11_combout\ = (\ID|Mux63~10_combout\ & (((\ID|register_array[11][0]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux63~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][0]~q\,
	datad => \ID|register_array[9][0]~q\,
	combout => \ID|Mux63~11_combout\);

-- Location: LCCOMB_X68_Y34_N6
\ID|Mux63~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~16_combout\ = (\ID|Mux62~0_combout\ & ((\ID|Mux62~1_combout\) # ((\ID|Mux63~11_combout\)))) # (!\ID|Mux62~0_combout\ & (!\ID|Mux62~1_combout\ & (\ID|Mux63~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \ID|Mux62~1_combout\,
	datac => \ID|Mux63~15_combout\,
	datad => \ID|Mux63~11_combout\,
	combout => \ID|Mux63~16_combout\);

-- Location: LCCOMB_X68_Y34_N0
\ID|Mux63~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux63~19_combout\ = (\ID|Mux62~1_combout\ & ((\ID|Mux63~16_combout\ & ((\ID|Mux63~18_combout\))) # (!\ID|Mux63~16_combout\ & (\ID|Mux63~9_combout\)))) # (!\ID|Mux62~1_combout\ & (((\ID|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~9_combout\,
	datab => \ID|Mux63~18_combout\,
	datac => \ID|Mux62~1_combout\,
	datad => \ID|Mux63~16_combout\,
	combout => \ID|Mux63~19_combout\);

-- Location: LCCOMB_X63_Y33_N16
\ID|register_array~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|register_array~54_combout\ = (!\reset~input_o\ & ((\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(8)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \EXE|ALU_Result[8]~10_combout\,
	datac => \CTL|Equal2~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(8),
	combout => \ID|register_array~54_combout\);

-- Location: FF_X58_Y38_N7
\ID|register_array[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[5][2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID|register_array[5][8]~q\);

-- Location: LCCOMB_X58_Y38_N6
\ID|Mux23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][8]~q\,
	datad => \ID|register_array[4][8]~q\,
	combout => \ID|Mux23~12_combout\);

-- Location: LCCOMB_X58_Y38_N20
\ID|Mux23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~13_combout\ = (\ID|Mux23~12_combout\ & (((\ID|register_array[7][8]~q\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux23~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][8]~q\,
	datad => \ID|register_array[7][8]~q\,
	combout => \ID|Mux23~13_combout\);

-- Location: LCCOMB_X58_Y37_N26
\ID|Mux23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~14_combout\ = (\ID|Mux8~4_combout\ & ((\ID|Mux23~13_combout\) # ((!\ID|Mux8~3_combout\)))) # (!\ID|Mux8~4_combout\ & (((\ID|Mux8~3_combout\ & \ID|register_array[1][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~13_combout\,
	datab => \ID|Mux8~4_combout\,
	datac => \ID|Mux8~3_combout\,
	datad => \ID|register_array[1][8]~q\,
	combout => \ID|Mux23~14_combout\);

-- Location: LCCOMB_X58_Y37_N22
\ID|Mux23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~15_combout\ = (\ID|Mux23~14_combout\ & (((\ID|register_array[3][8]~q\)) # (!\ID|Mux8~2_combout\))) # (!\ID|Mux23~14_combout\ & (\ID|Mux8~2_combout\ & (\ID|register_array[2][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~14_combout\,
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[2][8]~q\,
	datad => \ID|register_array[3][8]~q\,
	combout => \ID|Mux23~15_combout\);

-- Location: LCCOMB_X58_Y33_N4
\ID|Mux23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][8]~q\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][8]~q\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[8][8]~q\,
	datac => \ID|register_array[10][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux23~10_combout\);

-- Location: LCCOMB_X65_Y33_N10
\ID|Mux23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux23~10_combout\ & (\ID|register_array[11][8]~q\)) # (!\ID|Mux23~10_combout\ & ((\ID|register_array[9][8]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[11][8]~q\,
	datac => \ID|register_array[9][8]~q\,
	datad => \ID|Mux23~10_combout\,
	combout => \ID|Mux23~11_combout\);

-- Location: LCCOMB_X63_Y33_N20
\ID|Mux23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~16_combout\ = (\ID|Mux8~1_combout\ & (((\ID|Mux8~0_combout\)))) # (!\ID|Mux8~1_combout\ & ((\ID|Mux8~0_combout\ & ((\ID|Mux23~11_combout\))) # (!\ID|Mux8~0_combout\ & (\ID|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux23~15_combout\,
	datac => \ID|Mux23~11_combout\,
	datad => \ID|Mux8~0_combout\,
	combout => \ID|Mux23~16_combout\);

-- Location: LCCOMB_X61_Y33_N30
\ID|Mux23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][8]~q\,
	datad => \ID|register_array[12][8]~q\,
	combout => \ID|Mux23~17_combout\);

-- Location: LCCOMB_X63_Y33_N26
\ID|Mux23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~18_combout\ = (\ID|Mux23~17_combout\ & ((\ID|register_array[15][8]~q\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux23~17_combout\ & (((\ID|register_array[14][8]~q\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~17_combout\,
	datab => \ID|register_array[15][8]~q\,
	datac => \ID|register_array[14][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux23~18_combout\);

-- Location: LCCOMB_X68_Y36_N8
\ID|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][8]~q\,
	datad => \ID|register_array[18][8]~q\,
	combout => \ID|Mux23~0_combout\);

-- Location: LCCOMB_X67_Y36_N20
\ID|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux23~0_combout\ & ((\ID|register_array[30][8]~q\))) # (!\ID|Mux23~0_combout\ & (\ID|register_array[26][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux23~0_combout\,
	datac => \ID|register_array[26][8]~q\,
	datad => \ID|register_array[30][8]~q\,
	combout => \ID|Mux23~1_combout\);

-- Location: LCCOMB_X59_Y34_N20
\ID|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][8]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][8]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux23~4_combout\);

-- Location: LCCOMB_X60_Y34_N30
\ID|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux23~4_combout\ & (\ID|register_array[28][8]~q\)) # (!\ID|Mux23~4_combout\ & ((\ID|register_array[20][8]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][8]~q\,
	datac => \ID|register_array[20][8]~q\,
	datad => \ID|Mux23~4_combout\,
	combout => \ID|Mux23~5_combout\);

-- Location: LCCOMB_X67_Y35_N24
\ID|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][8]~q\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[17][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[25][8]~q\,
	datad => \ID|register_array[17][8]~q\,
	combout => \ID|Mux23~2_combout\);

-- Location: LCCOMB_X66_Y35_N12
\ID|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux23~2_combout\ & (\ID|register_array[29][8]~q\)) # (!\ID|Mux23~2_combout\ & ((\ID|register_array[21][8]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][8]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][8]~q\,
	datad => \ID|Mux23~2_combout\,
	combout => \ID|Mux23~3_combout\);

-- Location: LCCOMB_X63_Y33_N0
\ID|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux23~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux23~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux23~3_combout\,
	combout => \ID|Mux23~6_combout\);

-- Location: LCCOMB_X68_Y38_N0
\ID|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][8]~q\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][8]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][8]~q\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux23~7_combout\);

-- Location: LCCOMB_X66_Y37_N4
\ID|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux23~7_combout\ & (\ID|register_array[31][8]~q\)) # (!\ID|Mux23~7_combout\ & ((\ID|register_array[27][8]~q\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][8]~q\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][8]~q\,
	datad => \ID|Mux23~7_combout\,
	combout => \ID|Mux23~8_combout\);

-- Location: LCCOMB_X63_Y33_N10
\ID|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~9_combout\ = (\ID|Mux23~6_combout\ & (((\ID|Mux23~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux23~6_combout\ & (\ID|Mux23~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~1_combout\,
	datab => \ID|Mux23~6_combout\,
	datac => \ID|Mux23~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux23~9_combout\);

-- Location: LCCOMB_X63_Y33_N28
\ID|Mux23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ID|Mux23~19_combout\ = (\ID|Mux8~1_combout\ & ((\ID|Mux23~16_combout\ & (\ID|Mux23~18_combout\)) # (!\ID|Mux23~16_combout\ & ((\ID|Mux23~9_combout\))))) # (!\ID|Mux8~1_combout\ & (\ID|Mux23~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~1_combout\,
	datab => \ID|Mux23~16_combout\,
	datac => \ID|Mux23~18_combout\,
	datad => \ID|Mux23~9_combout\,
	combout => \ID|Mux23~19_combout\);

-- Location: LCCOMB_X68_Y31_N18
\EXE|Add1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~135_combout\ = (\EXE|Add1~108_combout\) # ((\EXE|Add1~50_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~50_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~108_combout\,
	combout => \EXE|Add1~135_combout\);

-- Location: LCCOMB_X67_Y29_N22
\EXE|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~5_combout\ = (!\EXE|Add1~135_combout\ & (!\EXE|Add1~109_combout\ & ((!\EXE|Add1~52_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~52_combout\,
	datac => \EXE|Add1~135_combout\,
	datad => \EXE|Add1~109_combout\,
	combout => \EXE|Equal0~5_combout\);

-- Location: LCCOMB_X68_Y29_N18
\EXE|Add1~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~136_combout\ = (\EXE|Add1~110_combout\) # ((\EXE|Add1~54_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~54_combout\,
	datab => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~110_combout\,
	combout => \EXE|Add1~136_combout\);

-- Location: LCCOMB_X67_Y29_N24
\EXE|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~6_combout\ = (!\EXE|Add1~136_combout\ & (!\EXE|Add1~111_combout\ & ((!\EXE|Add1~56_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~136_combout\,
	datac => \EXE|Add1~111_combout\,
	datad => \EXE|Add1~56_combout\,
	combout => \EXE|Equal0~6_combout\);

-- Location: LCCOMB_X68_Y29_N20
\EXE|Add1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~137_combout\ = (\EXE|Add1~112_combout\) # ((\EXE|Add1~58_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~58_combout\,
	datac => \EXE|Add1~112_combout\,
	datad => \EXE|Mux4~1_combout\,
	combout => \EXE|Add1~137_combout\);

-- Location: LCCOMB_X68_Y29_N8
\EXE|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~7_combout\ = (!\EXE|Add1~137_combout\ & (!\EXE|Add1~113_combout\ & ((!\EXE|Add1~60_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~137_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~60_combout\,
	datad => \EXE|Add1~113_combout\,
	combout => \EXE|Equal0~7_combout\);

-- Location: LCCOMB_X66_Y29_N22
\EXE|Add1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~138_combout\ = (\EXE|Add1~114_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~114_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~62_combout\,
	combout => \EXE|Add1~138_combout\);

-- Location: LCCOMB_X67_Y29_N18
\EXE|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~8_combout\ = (!\EXE|Add1~138_combout\ & (!\EXE|Add1~115_combout\ & ((!\EXE|Mux4~1_combout\) # (!\EXE|Add1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~64_combout\,
	datab => \EXE|Add1~138_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~115_combout\,
	combout => \EXE|Equal0~8_combout\);

-- Location: LCCOMB_X67_Y29_N12
\EXE|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~9_combout\ = (\EXE|Equal0~5_combout\ & (\EXE|Equal0~6_combout\ & (\EXE|Equal0~7_combout\ & \EXE|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~5_combout\,
	datab => \EXE|Equal0~6_combout\,
	datac => \EXE|Equal0~7_combout\,
	datad => \EXE|Equal0~8_combout\,
	combout => \EXE|Equal0~9_combout\);

-- Location: LCCOMB_X63_Y31_N10
\EXE|Add1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~143_combout\ = (\EXE|Add1~124_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~124_combout\,
	datad => \EXE|Add1~82_combout\,
	combout => \EXE|Add1~143_combout\);

-- Location: LCCOMB_X63_Y31_N8
\EXE|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~15_combout\ = (!\EXE|Add1~125_combout\ & (!\EXE|Add1~143_combout\ & ((!\EXE|Add1~84_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~125_combout\,
	datac => \EXE|Add1~84_combout\,
	datad => \EXE|Add1~143_combout\,
	combout => \EXE|Equal0~15_combout\);

-- Location: LCCOMB_X65_Y30_N12
\EXE|Add1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~146_combout\ = (\EXE|Add1~130_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~94_combout\,
	datad => \EXE|Add1~130_combout\,
	combout => \EXE|Add1~146_combout\);

-- Location: LCCOMB_X65_Y30_N20
\EXE|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~18_combout\ = (!\EXE|Add1~146_combout\ & (!\EXE|Add1~131_combout\ & ((!\EXE|Add1~96_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~146_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~131_combout\,
	datad => \EXE|Add1~96_combout\,
	combout => \EXE|Equal0~18_combout\);

-- Location: LCCOMB_X66_Y32_N0
\EXE|Add1~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~145_combout\ = (\EXE|Add1~128_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~128_combout\,
	datab => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~90_combout\,
	combout => \EXE|Add1~145_combout\);

-- Location: LCCOMB_X66_Y32_N30
\EXE|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~17_combout\ = (!\EXE|Add1~129_combout\ & (!\EXE|Add1~145_combout\ & ((!\EXE|Mux4~1_combout\) # (!\EXE|Add1~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~92_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~129_combout\,
	datad => \EXE|Add1~145_combout\,
	combout => \EXE|Equal0~17_combout\);

-- Location: LCCOMB_X67_Y30_N4
\EXE|Add1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~144_combout\ = (\EXE|Add1~126_combout\) # ((\EXE|Add1~86_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~86_combout\,
	datab => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~126_combout\,
	combout => \EXE|Add1~144_combout\);

-- Location: LCCOMB_X65_Y30_N10
\EXE|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~16_combout\ = (!\EXE|Add1~144_combout\ & (!\EXE|Add1~127_combout\ & ((!\EXE|Mux4~1_combout\) # (!\EXE|Add1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~88_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~144_combout\,
	datad => \EXE|Add1~127_combout\,
	combout => \EXE|Equal0~16_combout\);

-- Location: LCCOMB_X65_Y30_N30
\EXE|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~19_combout\ = (\EXE|Equal0~15_combout\ & (\EXE|Equal0~18_combout\ & (\EXE|Equal0~17_combout\ & \EXE|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~15_combout\,
	datab => \EXE|Equal0~18_combout\,
	datac => \EXE|Equal0~17_combout\,
	datad => \EXE|Equal0~16_combout\,
	combout => \EXE|Equal0~19_combout\);

-- Location: LCCOMB_X62_Y29_N0
\EXE|Add1~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~139_combout\ = (\EXE|Add1~116_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~116_combout\,
	datad => \EXE|Add1~66_combout\,
	combout => \EXE|Add1~139_combout\);

-- Location: LCCOMB_X62_Y29_N6
\EXE|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~10_combout\ = (!\EXE|Add1~139_combout\ & (!\EXE|Add1~117_combout\ & ((!\EXE|Mux4~1_combout\) # (!\EXE|Add1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~68_combout\,
	datab => \EXE|Add1~139_combout\,
	datac => \EXE|Add1~117_combout\,
	datad => \EXE|Mux4~1_combout\,
	combout => \EXE|Equal0~10_combout\);

-- Location: LCCOMB_X67_Y30_N30
\EXE|Add1~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~142_combout\ = (\EXE|Add1~122_combout\) # ((\EXE|Add1~78_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~78_combout\,
	datab => \EXE|Add1~122_combout\,
	datac => \EXE|Mux4~1_combout\,
	combout => \EXE|Add1~142_combout\);

-- Location: LCCOMB_X68_Y29_N4
\EXE|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~13_combout\ = (!\EXE|Add1~142_combout\ & (!\EXE|Add1~123_combout\ & ((!\EXE|Mux4~1_combout\) # (!\EXE|Add1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~80_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~142_combout\,
	datad => \EXE|Add1~123_combout\,
	combout => \EXE|Equal0~13_combout\);

-- Location: LCCOMB_X66_Y29_N0
\EXE|Add1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~141_combout\ = (\EXE|Add1~120_combout\) # ((\EXE|Add1~74_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~74_combout\,
	datab => \EXE|Add1~120_combout\,
	datac => \EXE|Mux4~1_combout\,
	combout => \EXE|Add1~141_combout\);

-- Location: LCCOMB_X66_Y29_N30
\EXE|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~12_combout\ = (!\EXE|Add1~121_combout\ & (!\EXE|Add1~141_combout\ & ((!\EXE|Add1~76_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~121_combout\,
	datab => \EXE|Add1~141_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~76_combout\,
	combout => \EXE|Equal0~12_combout\);

-- Location: LCCOMB_X68_Y29_N22
\EXE|Add1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~140_combout\ = (\EXE|Add1~118_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~70_combout\,
	datad => \EXE|Add1~118_combout\,
	combout => \EXE|Add1~140_combout\);

-- Location: LCCOMB_X68_Y29_N10
\EXE|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~11_combout\ = (!\EXE|Add1~119_combout\ & (!\EXE|Add1~140_combout\ & ((!\EXE|Add1~72_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~119_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~140_combout\,
	datad => \EXE|Add1~72_combout\,
	combout => \EXE|Equal0~11_combout\);

-- Location: LCCOMB_X68_Y29_N14
\EXE|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~14_combout\ = (\EXE|Equal0~10_combout\ & (\EXE|Equal0~13_combout\ & (\EXE|Equal0~12_combout\ & \EXE|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~10_combout\,
	datab => \EXE|Equal0~13_combout\,
	datac => \EXE|Equal0~12_combout\,
	datad => \EXE|Equal0~11_combout\,
	combout => \EXE|Equal0~14_combout\);

-- Location: LCCOMB_X68_Y30_N18
\EXE|Add1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~101_combout\ = (\EXE|Add1~100_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~100_combout\,
	datad => \EXE|Add1~36_combout\,
	combout => \EXE|Add1~101_combout\);

-- Location: LCCOMB_X68_Y30_N6
\EXE|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~0_combout\ = (!\EXE|Add1~1_combout\ & (!\EXE|Add1~101_combout\ & ((!\EXE|Add1~98_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~1_combout\,
	datac => \EXE|Add1~98_combout\,
	datad => \EXE|Add1~101_combout\,
	combout => \EXE|Equal0~0_combout\);

-- Location: LCCOMB_X68_Y30_N14
\EXE|Add1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~134_combout\ = (\EXE|Add1~106_combout\) # ((\EXE|Mux4~1_combout\ & \EXE|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux4~1_combout\,
	datab => \EXE|Add1~46_combout\,
	datad => \EXE|Add1~106_combout\,
	combout => \EXE|Add1~134_combout\);

-- Location: LCCOMB_X68_Y30_N24
\EXE|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~3_combout\ = (!\EXE|Add1~134_combout\ & (!\EXE|Add1~107_combout\ & ((!\EXE|Mux4~1_combout\) # (!\EXE|Add1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~48_combout\,
	datab => \EXE|Add1~134_combout\,
	datac => \EXE|Add1~107_combout\,
	datad => \EXE|Mux4~1_combout\,
	combout => \EXE|Equal0~3_combout\);

-- Location: LCCOMB_X68_Y31_N12
\EXE|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~1_combout\ = (!\EXE|Add1~132_combout\ & (!\EXE|Add1~103_combout\ & ((!\EXE|Mux4~1_combout\) # (!\EXE|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~132_combout\,
	datab => \EXE|Add1~40_combout\,
	datac => \EXE|Mux4~1_combout\,
	datad => \EXE|Add1~103_combout\,
	combout => \EXE|Equal0~1_combout\);

-- Location: LCCOMB_X69_Y30_N6
\EXE|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~2_combout\ = (!\EXE|Add1~133_combout\ & (!\EXE|Add1~105_combout\ & ((!\EXE|Add1~44_combout\) # (!\EXE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~133_combout\,
	datab => \EXE|Mux4~1_combout\,
	datac => \EXE|Add1~44_combout\,
	datad => \EXE|Add1~105_combout\,
	combout => \EXE|Equal0~2_combout\);

-- Location: LCCOMB_X68_Y30_N10
\EXE|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~4_combout\ = (\EXE|Equal0~0_combout\ & (\EXE|Equal0~3_combout\ & (\EXE|Equal0~1_combout\ & \EXE|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~0_combout\,
	datab => \EXE|Equal0~3_combout\,
	datac => \EXE|Equal0~1_combout\,
	datad => \EXE|Equal0~2_combout\,
	combout => \EXE|Equal0~4_combout\);

-- Location: LCCOMB_X68_Y30_N12
\EXE|Equal0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Equal0~20_combout\ = (\EXE|Equal0~9_combout\ & (\EXE|Equal0~19_combout\ & (\EXE|Equal0~14_combout\ & \EXE|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~9_combout\,
	datab => \EXE|Equal0~19_combout\,
	datac => \EXE|Equal0~14_combout\,
	datad => \EXE|Equal0~4_combout\,
	combout => \EXE|Equal0~20_combout\);

-- Location: LCCOMB_X80_Y35_N12
\EXE|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~0_combout\ = (!\reset~input_o\ & ((\EXE|Equal0~20_combout\ & (!\CTL|Equal4~0_combout\)) # (!\EXE|Equal0~20_combout\ & ((!\CTL|Equal5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal4~0_combout\,
	datab => \EXE|Equal0~20_combout\,
	datac => \reset~input_o\,
	datad => \CTL|Equal5~0_combout\,
	combout => \EXE|Add0~0_combout\);

-- Location: LCCOMB_X80_Y39_N8
\EXE|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~10_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(4)))) # (!\CTL|Equal1~0_combout\ & (\IFE|PC_plus_4_out[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC_plus_4_out[6]~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(4),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Add0~10_combout\);

-- Location: LCCOMB_X80_Y39_N0
\EXE|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~11_combout\ = (\EXE|Add0~2_combout\ & ((\EXE|Add_Result[4]~8_combout\) # ((\EXE|Add0~0_combout\ & \EXE|Add0~10_combout\)))) # (!\EXE|Add0~2_combout\ & (\EXE|Add0~0_combout\ & (\EXE|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~2_combout\,
	datab => \EXE|Add0~0_combout\,
	datac => \EXE|Add0~10_combout\,
	datad => \EXE|Add_Result[4]~8_combout\,
	combout => \EXE|Add0~11_combout\);

-- Location: LCCOMB_X80_Y39_N6
\EXE|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~8_combout\ = (\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(3))) # (!\CTL|Equal1~0_combout\ & ((\IFE|PC_plus_4_out[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(3),
	datac => \IFE|PC_plus_4_out[5]~6_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Add0~8_combout\);

-- Location: LCCOMB_X79_Y39_N6
\EXE|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~9_combout\ = (\EXE|Add_Result[3]~6_combout\ & ((\EXE|Add0~2_combout\) # ((\EXE|Add0~0_combout\ & \EXE|Add0~8_combout\)))) # (!\EXE|Add_Result[3]~6_combout\ & (\EXE|Add0~0_combout\ & ((\EXE|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add_Result[3]~6_combout\,
	datab => \EXE|Add0~0_combout\,
	datac => \EXE|Add0~2_combout\,
	datad => \EXE|Add0~8_combout\,
	combout => \EXE|Add0~9_combout\);

-- Location: LCCOMB_X80_Y35_N4
\CTL|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal4~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(26) & (\IFE|inst_memory|auto_generated|q_a\(28) & (!\IFE|inst_memory|auto_generated|q_a\(27) & \CTL|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(26),
	datab => \IFE|inst_memory|auto_generated|q_a\(28),
	datac => \IFE|inst_memory|auto_generated|q_a\(27),
	datad => \CTL|Equal0~0_combout\,
	combout => \CTL|Equal4~0_combout\);

-- Location: LCCOMB_X80_Y35_N14
\EXE|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~2_combout\ = (!\reset~input_o\ & ((\EXE|Equal0~20_combout\ & (\CTL|Equal4~0_combout\)) # (!\EXE|Equal0~20_combout\ & ((\CTL|Equal5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal4~0_combout\,
	datab => \EXE|Equal0~20_combout\,
	datac => \reset~input_o\,
	datad => \CTL|Equal5~0_combout\,
	combout => \EXE|Add0~2_combout\);

-- Location: LCCOMB_X80_Y39_N4
\EXE|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~6_combout\ = (\EXE|Add0~0_combout\ & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(2)))) # (!\CTL|Equal1~0_combout\ & (\IFE|PC_plus_4_out[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[4]~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(2),
	datac => \EXE|Add0~0_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Add0~6_combout\);

-- Location: LCCOMB_X79_Y39_N28
\EXE|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~7_combout\ = (\EXE|Add0~6_combout\) # ((\EXE|Add0~2_combout\ & \EXE|Add_Result[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add0~2_combout\,
	datac => \EXE|Add_Result[2]~4_combout\,
	datad => \EXE|Add0~6_combout\,
	combout => \EXE|Add0~7_combout\);

-- Location: LCCOMB_X80_Y39_N2
\EXE|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~4_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(1)))) # (!\CTL|Equal1~0_combout\ & (\IFE|PC_plus_4_out[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[3]~2_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(1),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Add0~4_combout\);

-- Location: LCCOMB_X79_Y39_N26
\EXE|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~5_combout\ = (\EXE|Add_Result[1]~2_combout\ & ((\EXE|Add0~2_combout\) # ((\EXE|Add0~0_combout\ & \EXE|Add0~4_combout\)))) # (!\EXE|Add_Result[1]~2_combout\ & (\EXE|Add0~0_combout\ & ((\EXE|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add_Result[1]~2_combout\,
	datab => \EXE|Add0~0_combout\,
	datac => \EXE|Add0~2_combout\,
	datad => \EXE|Add0~4_combout\,
	combout => \EXE|Add0~5_combout\);

-- Location: LCCOMB_X80_Y35_N6
\CTL|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|Equal1~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(26) & (!\IFE|inst_memory|auto_generated|q_a\(28) & (\IFE|inst_memory|auto_generated|q_a\(27) & \CTL|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(26),
	datab => \IFE|inst_memory|auto_generated|q_a\(28),
	datac => \IFE|inst_memory|auto_generated|q_a\(27),
	datad => \CTL|Equal0~0_combout\,
	combout => \CTL|Equal1~0_combout\);

-- Location: LCCOMB_X79_Y39_N30
\EXE|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~1_combout\ = (\EXE|Add0~0_combout\ & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(0))) # (!\CTL|Equal1~0_combout\ & ((\IFE|PC_plus_4_out[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(0),
	datac => \EXE|Add0~0_combout\,
	datad => \IFE|PC_plus_4_out[2]~0_combout\,
	combout => \EXE|Add0~1_combout\);

-- Location: LCCOMB_X79_Y39_N8
\EXE|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add0~3_combout\ = (\EXE|Add0~1_combout\) # ((\EXE|Add0~2_combout\ & \EXE|Add_Result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~1_combout\,
	datac => \EXE|Add0~2_combout\,
	datad => \EXE|Add_Result[0]~0_combout\,
	combout => \EXE|Add0~3_combout\);

-- Location: FF_X79_Y39_N9
\IFE|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EXE|Add0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IFE|PC\(2));

-- Location: LCCOMB_X65_Y30_N8
\write_data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~0_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(0)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[0]~2_combout\,
	datab => \CTL|Equal2~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(0),
	combout => \write_data_out~0_combout\);

-- Location: LCCOMB_X67_Y34_N4
\write_data_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~2_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(2)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|ALU_Result[2]~4_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(2),
	datad => \CTL|Equal2~1_combout\,
	combout => \write_data_out~2_combout\);

-- Location: LCCOMB_X65_Y34_N12
\write_data_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~4_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(4)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|ALU_Result[4]~6_combout\,
	datac => \CTL|Equal2~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(4),
	combout => \write_data_out~4_combout\);

-- Location: LCCOMB_X68_Y30_N16
\write_data_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~5_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(5))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & (\EXE|Add1~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~134_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(5),
	combout => \write_data_out~5_combout\);

-- Location: LCCOMB_X63_Y34_N26
\write_data_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~6_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(6)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[6]~8_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(6),
	datac => \CTL|Equal2~1_combout\,
	combout => \write_data_out~6_combout\);

-- Location: LCCOMB_X67_Y29_N4
\write_data_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~7_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(7))) # (!\CTL|Equal2~1_combout\ & (((\EXE|Add1~135_combout\ & !\EXE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(7),
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|Add1~135_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \write_data_out~7_combout\);

-- Location: LCCOMB_X63_Y33_N22
\write_data_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~8_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(8))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|data_memory|auto_generated|q_a\(8),
	datac => \CTL|Equal2~1_combout\,
	datad => \EXE|ALU_Result[8]~10_combout\,
	combout => \write_data_out~8_combout\);

-- Location: LCCOMB_X67_Y29_N30
\write_data_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~9_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(9))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(9),
	datac => \CTL|Equal2~1_combout\,
	datad => \EXE|Add1~136_combout\,
	combout => \write_data_out~9_combout\);

-- Location: LCCOMB_X63_Y33_N8
\write_data_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~10_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(10))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[10]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(10),
	datab => \EXE|ALU_Result[10]~12_combout\,
	datac => \CTL|Equal2~1_combout\,
	combout => \write_data_out~10_combout\);

-- Location: LCCOMB_X67_Y29_N8
\write_data_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~11_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(11))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & (\EXE|Add1~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|Add1~137_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(11),
	combout => \write_data_out~11_combout\);

-- Location: LCCOMB_X65_Y34_N22
\write_data_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~12_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(12))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(12),
	datac => \CTL|Equal2~1_combout\,
	datad => \EXE|ALU_Result[12]~14_combout\,
	combout => \write_data_out~12_combout\);

-- Location: LCCOMB_X67_Y29_N10
\write_data_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~13_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(13))) # (!\CTL|Equal2~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(13),
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~138_combout\,
	combout => \write_data_out~13_combout\);

-- Location: LCCOMB_X62_Y30_N28
\write_data_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~14_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(14)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[14]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[14]~16_combout\,
	datac => \CTL|Equal2~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(14),
	combout => \write_data_out~14_combout\);

-- Location: LCCOMB_X62_Y29_N26
\write_data_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~15_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(15))) # (!\CTL|Equal2~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(15),
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~139_combout\,
	combout => \write_data_out~15_combout\);

-- Location: LCCOMB_X62_Y29_N20
\write_data_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~16_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(16)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[16]~18_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(16),
	datad => \CTL|Equal2~1_combout\,
	combout => \write_data_out~16_combout\);

-- Location: LCCOMB_X67_Y29_N28
\write_data_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~17_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(17))) # (!\CTL|Equal2~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(17),
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~140_combout\,
	combout => \write_data_out~17_combout\);

-- Location: LCCOMB_X62_Y30_N14
\write_data_out~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~18_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(18)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[18]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datac => \EXE|ALU_Result[18]~20_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(18),
	combout => \write_data_out~18_combout\);

-- Location: LCCOMB_X66_Y29_N10
\write_data_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~19_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(19))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(19),
	datad => \EXE|Add1~141_combout\,
	combout => \write_data_out~19_combout\);

-- Location: LCCOMB_X66_Y29_N28
\write_data_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~20_combout\ = (\CTL|Equal2~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(20)))) # (!\CTL|Equal2~1_combout\ & (\EXE|ALU_Result[20]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal2~1_combout\,
	datac => \EXE|ALU_Result[20]~22_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(20),
	combout => \write_data_out~20_combout\);

-- Location: LCCOMB_X67_Y30_N16
\write_data_out~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~21_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(21))) # (!\CTL|Equal2~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(21),
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~142_combout\,
	datad => \CTL|Equal2~1_combout\,
	combout => \write_data_out~21_combout\);

-- Location: LCCOMB_X67_Y30_N2
\write_data_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~22_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(22))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[22]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(22),
	datab => \EXE|ALU_Result[22]~24_combout\,
	datad => \CTL|Equal2~1_combout\,
	combout => \write_data_out~22_combout\);

-- Location: LCCOMB_X63_Y31_N28
\write_data_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~23_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(23))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(23),
	datad => \EXE|Add1~143_combout\,
	combout => \write_data_out~23_combout\);

-- Location: LCCOMB_X63_Y31_N6
\write_data_out~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~24_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(24))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[24]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(24),
	datad => \EXE|ALU_Result[24]~26_combout\,
	combout => \write_data_out~24_combout\);

-- Location: LCCOMB_X67_Y30_N6
\write_data_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~25_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(25))) # (!\CTL|Equal2~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(25),
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~144_combout\,
	datad => \CTL|Equal2~1_combout\,
	combout => \write_data_out~25_combout\);

-- Location: LCCOMB_X65_Y30_N2
\write_data_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~26_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(26))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[26]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(26),
	datab => \CTL|Equal2~1_combout\,
	datad => \EXE|ALU_Result[26]~28_combout\,
	combout => \write_data_out~26_combout\);

-- Location: LCCOMB_X66_Y32_N18
\write_data_out~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~27_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(27))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(27),
	datac => \CTL|Equal2~1_combout\,
	datad => \EXE|Add1~145_combout\,
	combout => \write_data_out~27_combout\);

-- Location: LCCOMB_X66_Y32_N28
\write_data_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~28_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(28))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[28]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(28),
	datad => \EXE|ALU_Result[28]~30_combout\,
	combout => \write_data_out~28_combout\);

-- Location: LCCOMB_X65_Y30_N22
\write_data_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~29_combout\ = (\CTL|Equal2~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(29))))) # (!\CTL|Equal2~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(29),
	datad => \EXE|Add1~146_combout\,
	combout => \write_data_out~29_combout\);

-- Location: LCCOMB_X65_Y30_N0
\write_data_out~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~30_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(30))) # (!\CTL|Equal2~1_combout\ & ((\EXE|ALU_Result[30]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal2~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(30),
	datad => \EXE|ALU_Result[30]~32_combout\,
	combout => \write_data_out~30_combout\);

-- Location: LCCOMB_X68_Y30_N2
\EXE|Add1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \EXE|Add1~147_combout\ = (\EXE|Add1~1_combout\) # ((\EXE|Add1~98_combout\ & \EXE|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~1_combout\,
	datac => \EXE|Add1~98_combout\,
	datad => \EXE|Mux4~1_combout\,
	combout => \EXE|Add1~147_combout\);

-- Location: LCCOMB_X68_Y30_N20
\write_data_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \write_data_out~31_combout\ = (\CTL|Equal2~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(31))) # (!\CTL|Equal2~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(31),
	datab => \EXE|Equal1~0_combout\,
	datac => \CTL|Equal2~1_combout\,
	datad => \EXE|Add1~147_combout\,
	combout => \write_data_out~31_combout\);

-- Location: CLKCTRL_G18
\CTL|Equal3~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CTL|Equal3~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CTL|Equal3~0clkctrl_outclk\);

-- Location: LCCOMB_X106_Y1_N24
\memory_write_data_out[0]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[0]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux63~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~19_combout\,
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[0]$latch~combout\,
	combout => \memory_write_data_out[0]$latch~combout\);

-- Location: LCCOMB_X70_Y29_N30
\memory_write_data_out[1]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[1]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux62~24_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[1]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~24_combout\,
	datac => \memory_write_data_out[1]$latch~combout\,
	datad => \CTL|Equal3~0clkctrl_outclk\,
	combout => \memory_write_data_out[1]$latch~combout\);

-- Location: LCCOMB_X98_Y1_N24
\memory_write_data_out[2]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[2]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux61~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[2]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux61~19_combout\,
	datad => \memory_write_data_out[2]$latch~combout\,
	combout => \memory_write_data_out[2]$latch~combout\);

-- Location: LCCOMB_X114_Y22_N8
\memory_write_data_out[3]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[3]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux60~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[3]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux60~19_combout\,
	datac => \memory_write_data_out[3]$latch~combout\,
	datad => \CTL|Equal3~0clkctrl_outclk\,
	combout => \memory_write_data_out[3]$latch~combout\);

-- Location: LCCOMB_X76_Y24_N16
\memory_write_data_out[4]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[4]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux59~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[4]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux59~19_combout\,
	datad => \memory_write_data_out[4]$latch~combout\,
	combout => \memory_write_data_out[4]$latch~combout\);

-- Location: LCCOMB_X70_Y30_N6
\memory_write_data_out[5]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[5]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux58~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[5]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~19_combout\,
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[5]$latch~combout\,
	combout => \memory_write_data_out[5]$latch~combout\);

-- Location: LCCOMB_X63_Y36_N28
\memory_write_data_out[6]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[6]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux57~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[6]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux57~19_combout\,
	datac => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[6]$latch~combout\,
	combout => \memory_write_data_out[6]$latch~combout\);

-- Location: LCCOMB_X67_Y32_N28
\memory_write_data_out[7]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[7]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux56~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[7]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_write_data_out[7]$latch~combout\,
	datac => \ID|Mux56~19_combout\,
	datad => \CTL|Equal3~0clkctrl_outclk\,
	combout => \memory_write_data_out[7]$latch~combout\);

-- Location: LCCOMB_X79_Y1_N24
\memory_write_data_out[8]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[8]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux55~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[8]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux55~19_combout\,
	datad => \memory_write_data_out[8]$latch~combout\,
	combout => \memory_write_data_out[8]$latch~combout\);

-- Location: LCCOMB_X70_Y30_N0
\memory_write_data_out[9]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[9]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux54~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[9]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~19_combout\,
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[9]$latch~combout\,
	combout => \memory_write_data_out[9]$latch~combout\);

-- Location: LCCOMB_X70_Y30_N10
\memory_write_data_out[10]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[10]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux53~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[10]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_write_data_out[10]$latch~combout\,
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datad => \ID|Mux53~19_combout\,
	combout => \memory_write_data_out[10]$latch~combout\);

-- Location: LCCOMB_X60_Y72_N0
\memory_write_data_out[11]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[11]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux52~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[11]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux52~19_combout\,
	datad => \memory_write_data_out[11]$latch~combout\,
	combout => \memory_write_data_out[11]$latch~combout\);

-- Location: LCCOMB_X68_Y33_N28
\memory_write_data_out[12]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[12]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux51~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[12]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux51~19_combout\,
	datad => \memory_write_data_out[12]$latch~combout\,
	combout => \memory_write_data_out[12]$latch~combout\);

-- Location: LCCOMB_X70_Y29_N24
\memory_write_data_out[13]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[13]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux50~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[13]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux50~19_combout\,
	datac => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[13]$latch~combout\,
	combout => \memory_write_data_out[13]$latch~combout\);

-- Location: LCCOMB_X86_Y1_N24
\memory_write_data_out[14]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[14]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux49~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[14]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~19_combout\,
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[14]$latch~combout\,
	combout => \memory_write_data_out[14]$latch~combout\);

-- Location: LCCOMB_X1_Y35_N16
\memory_write_data_out[15]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[15]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux48~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[15]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux48~19_combout\,
	datad => \memory_write_data_out[15]$latch~combout\,
	combout => \memory_write_data_out[15]$latch~combout\);

-- Location: LCCOMB_X59_Y30_N4
\memory_write_data_out[16]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[16]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux47~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[16]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[16]$latch~combout\,
	datad => \ID|Mux47~19_combout\,
	combout => \memory_write_data_out[16]$latch~combout\);

-- Location: LCCOMB_X56_Y1_N24
\memory_write_data_out[17]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[17]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux46~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[17]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux46~19_combout\,
	datad => \memory_write_data_out[17]$latch~combout\,
	combout => \memory_write_data_out[17]$latch~combout\);

-- Location: LCCOMB_X75_Y24_N24
\memory_write_data_out[18]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[18]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux45~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[18]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~19_combout\,
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[18]$latch~combout\,
	combout => \memory_write_data_out[18]$latch~combout\);

-- Location: LCCOMB_X70_Y29_N10
\memory_write_data_out[19]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[19]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux44~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[19]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux44~19_combout\,
	datad => \memory_write_data_out[19]$latch~combout\,
	combout => \memory_write_data_out[19]$latch~combout\);

-- Location: LCCOMB_X63_Y36_N22
\memory_write_data_out[20]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[20]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux43~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[20]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[20]$latch~combout\,
	datad => \ID|Mux43~19_combout\,
	combout => \memory_write_data_out[20]$latch~combout\);

-- Location: LCCOMB_X65_Y32_N4
\memory_write_data_out[21]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[21]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux42~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[21]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[21]$latch~combout\,
	datad => \ID|Mux42~19_combout\,
	combout => \memory_write_data_out[21]$latch~combout\);

-- Location: LCCOMB_X72_Y35_N18
\memory_write_data_out[22]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[22]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux41~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[22]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~19_combout\,
	datac => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[22]$latch~combout\,
	combout => \memory_write_data_out[22]$latch~combout\);

-- Location: LCCOMB_X65_Y32_N22
\memory_write_data_out[23]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[23]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux40~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[23]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[23]$latch~combout\,
	datad => \ID|Mux40~19_combout\,
	combout => \memory_write_data_out[23]$latch~combout\);

-- Location: LCCOMB_X63_Y31_N2
\memory_write_data_out[24]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[24]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux39~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[24]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \ID|Mux39~19_combout\,
	datad => \memory_write_data_out[24]$latch~combout\,
	combout => \memory_write_data_out[24]$latch~combout\);

-- Location: LCCOMB_X69_Y32_N4
\memory_write_data_out[25]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[25]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux38~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[25]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[25]$latch~combout\,
	datad => \ID|Mux38~19_combout\,
	combout => \memory_write_data_out[25]$latch~combout\);

-- Location: LCCOMB_X68_Y35_N4
\memory_write_data_out[26]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[26]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux37~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[26]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[26]$latch~combout\,
	datad => \ID|Mux37~19_combout\,
	combout => \memory_write_data_out[26]$latch~combout\);

-- Location: LCCOMB_X67_Y32_N22
\memory_write_data_out[27]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[27]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux36~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[27]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[27]$latch~combout\,
	datad => \ID|Mux36~19_combout\,
	combout => \memory_write_data_out[27]$latch~combout\);

-- Location: LCCOMB_X69_Y32_N30
\memory_write_data_out[28]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[28]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux35~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[28]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_write_data_out[28]$latch~combout\,
	datac => \ID|Mux35~19_combout\,
	datad => \CTL|Equal3~0clkctrl_outclk\,
	combout => \memory_write_data_out[28]$latch~combout\);

-- Location: LCCOMB_X68_Y45_N8
\memory_write_data_out[29]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[29]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux34~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[29]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux34~19_combout\,
	datac => \memory_write_data_out[29]$latch~combout\,
	datad => \CTL|Equal3~0clkctrl_outclk\,
	combout => \memory_write_data_out[29]$latch~combout\);

-- Location: LCCOMB_X62_Y36_N18
\memory_write_data_out[30]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[30]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\ID|Mux33~19_combout\)) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\memory_write_data_out[30]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~19_combout\,
	datab => \CTL|Equal3~0clkctrl_outclk\,
	datad => \memory_write_data_out[30]$latch~combout\,
	combout => \memory_write_data_out[30]$latch~combout\);

-- Location: LCCOMB_X72_Y35_N12
\memory_write_data_out[31]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory_write_data_out[31]$latch~combout\ = (GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & ((\ID|Mux32~19_combout\))) # (!GLOBAL(\CTL|Equal3~0clkctrl_outclk\) & (\memory_write_data_out[31]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0clkctrl_outclk\,
	datac => \memory_write_data_out[31]$latch~combout\,
	datad => \ID|Mux32~19_combout\,
	combout => \memory_write_data_out[31]$latch~combout\);

-- Location: LCCOMB_X80_Y35_N18
\CTL|RegWrite\ : cycloneive_lcell_comb
-- Equation(s):
-- \CTL|RegWrite~combout\ = (\CTL|Equal0~1_combout\) # ((\CTL|Equal2~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(31) & !\IFE|inst_memory|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal2~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(29),
	combout => \CTL|RegWrite~combout\);

ww_PC(0) <= \PC[0]~output_o\;

ww_PC(1) <= \PC[1]~output_o\;

ww_PC(2) <= \PC[2]~output_o\;

ww_PC(3) <= \PC[3]~output_o\;

ww_PC(4) <= \PC[4]~output_o\;

ww_PC(5) <= \PC[5]~output_o\;

ww_PC(6) <= \PC[6]~output_o\;

ww_PC(7) <= \PC[7]~output_o\;

ww_PC(8) <= \PC[8]~output_o\;

ww_PC(9) <= \PC[9]~output_o\;

ww_ALU_result_out(0) <= \ALU_result_out[0]~output_o\;

ww_ALU_result_out(1) <= \ALU_result_out[1]~output_o\;

ww_ALU_result_out(2) <= \ALU_result_out[2]~output_o\;

ww_ALU_result_out(3) <= \ALU_result_out[3]~output_o\;

ww_ALU_result_out(4) <= \ALU_result_out[4]~output_o\;

ww_ALU_result_out(5) <= \ALU_result_out[5]~output_o\;

ww_ALU_result_out(6) <= \ALU_result_out[6]~output_o\;

ww_ALU_result_out(7) <= \ALU_result_out[7]~output_o\;

ww_ALU_result_out(8) <= \ALU_result_out[8]~output_o\;

ww_ALU_result_out(9) <= \ALU_result_out[9]~output_o\;

ww_ALU_result_out(10) <= \ALU_result_out[10]~output_o\;

ww_ALU_result_out(11) <= \ALU_result_out[11]~output_o\;

ww_ALU_result_out(12) <= \ALU_result_out[12]~output_o\;

ww_ALU_result_out(13) <= \ALU_result_out[13]~output_o\;

ww_ALU_result_out(14) <= \ALU_result_out[14]~output_o\;

ww_ALU_result_out(15) <= \ALU_result_out[15]~output_o\;

ww_ALU_result_out(16) <= \ALU_result_out[16]~output_o\;

ww_ALU_result_out(17) <= \ALU_result_out[17]~output_o\;

ww_ALU_result_out(18) <= \ALU_result_out[18]~output_o\;

ww_ALU_result_out(19) <= \ALU_result_out[19]~output_o\;

ww_ALU_result_out(20) <= \ALU_result_out[20]~output_o\;

ww_ALU_result_out(21) <= \ALU_result_out[21]~output_o\;

ww_ALU_result_out(22) <= \ALU_result_out[22]~output_o\;

ww_ALU_result_out(23) <= \ALU_result_out[23]~output_o\;

ww_ALU_result_out(24) <= \ALU_result_out[24]~output_o\;

ww_ALU_result_out(25) <= \ALU_result_out[25]~output_o\;

ww_ALU_result_out(26) <= \ALU_result_out[26]~output_o\;

ww_ALU_result_out(27) <= \ALU_result_out[27]~output_o\;

ww_ALU_result_out(28) <= \ALU_result_out[28]~output_o\;

ww_ALU_result_out(29) <= \ALU_result_out[29]~output_o\;

ww_ALU_result_out(30) <= \ALU_result_out[30]~output_o\;

ww_ALU_result_out(31) <= \ALU_result_out[31]~output_o\;

ww_read_data_1_out(0) <= \read_data_1_out[0]~output_o\;

ww_read_data_1_out(1) <= \read_data_1_out[1]~output_o\;

ww_read_data_1_out(2) <= \read_data_1_out[2]~output_o\;

ww_read_data_1_out(3) <= \read_data_1_out[3]~output_o\;

ww_read_data_1_out(4) <= \read_data_1_out[4]~output_o\;

ww_read_data_1_out(5) <= \read_data_1_out[5]~output_o\;

ww_read_data_1_out(6) <= \read_data_1_out[6]~output_o\;

ww_read_data_1_out(7) <= \read_data_1_out[7]~output_o\;

ww_read_data_1_out(8) <= \read_data_1_out[8]~output_o\;

ww_read_data_1_out(9) <= \read_data_1_out[9]~output_o\;

ww_read_data_1_out(10) <= \read_data_1_out[10]~output_o\;

ww_read_data_1_out(11) <= \read_data_1_out[11]~output_o\;

ww_read_data_1_out(12) <= \read_data_1_out[12]~output_o\;

ww_read_data_1_out(13) <= \read_data_1_out[13]~output_o\;

ww_read_data_1_out(14) <= \read_data_1_out[14]~output_o\;

ww_read_data_1_out(15) <= \read_data_1_out[15]~output_o\;

ww_read_data_1_out(16) <= \read_data_1_out[16]~output_o\;

ww_read_data_1_out(17) <= \read_data_1_out[17]~output_o\;

ww_read_data_1_out(18) <= \read_data_1_out[18]~output_o\;

ww_read_data_1_out(19) <= \read_data_1_out[19]~output_o\;

ww_read_data_1_out(20) <= \read_data_1_out[20]~output_o\;

ww_read_data_1_out(21) <= \read_data_1_out[21]~output_o\;

ww_read_data_1_out(22) <= \read_data_1_out[22]~output_o\;

ww_read_data_1_out(23) <= \read_data_1_out[23]~output_o\;

ww_read_data_1_out(24) <= \read_data_1_out[24]~output_o\;

ww_read_data_1_out(25) <= \read_data_1_out[25]~output_o\;

ww_read_data_1_out(26) <= \read_data_1_out[26]~output_o\;

ww_read_data_1_out(27) <= \read_data_1_out[27]~output_o\;

ww_read_data_1_out(28) <= \read_data_1_out[28]~output_o\;

ww_read_data_1_out(29) <= \read_data_1_out[29]~output_o\;

ww_read_data_1_out(30) <= \read_data_1_out[30]~output_o\;

ww_read_data_1_out(31) <= \read_data_1_out[31]~output_o\;

ww_read_data_2_out(0) <= \read_data_2_out[0]~output_o\;

ww_read_data_2_out(1) <= \read_data_2_out[1]~output_o\;

ww_read_data_2_out(2) <= \read_data_2_out[2]~output_o\;

ww_read_data_2_out(3) <= \read_data_2_out[3]~output_o\;

ww_read_data_2_out(4) <= \read_data_2_out[4]~output_o\;

ww_read_data_2_out(5) <= \read_data_2_out[5]~output_o\;

ww_read_data_2_out(6) <= \read_data_2_out[6]~output_o\;

ww_read_data_2_out(7) <= \read_data_2_out[7]~output_o\;

ww_read_data_2_out(8) <= \read_data_2_out[8]~output_o\;

ww_read_data_2_out(9) <= \read_data_2_out[9]~output_o\;

ww_read_data_2_out(10) <= \read_data_2_out[10]~output_o\;

ww_read_data_2_out(11) <= \read_data_2_out[11]~output_o\;

ww_read_data_2_out(12) <= \read_data_2_out[12]~output_o\;

ww_read_data_2_out(13) <= \read_data_2_out[13]~output_o\;

ww_read_data_2_out(14) <= \read_data_2_out[14]~output_o\;

ww_read_data_2_out(15) <= \read_data_2_out[15]~output_o\;

ww_read_data_2_out(16) <= \read_data_2_out[16]~output_o\;

ww_read_data_2_out(17) <= \read_data_2_out[17]~output_o\;

ww_read_data_2_out(18) <= \read_data_2_out[18]~output_o\;

ww_read_data_2_out(19) <= \read_data_2_out[19]~output_o\;

ww_read_data_2_out(20) <= \read_data_2_out[20]~output_o\;

ww_read_data_2_out(21) <= \read_data_2_out[21]~output_o\;

ww_read_data_2_out(22) <= \read_data_2_out[22]~output_o\;

ww_read_data_2_out(23) <= \read_data_2_out[23]~output_o\;

ww_read_data_2_out(24) <= \read_data_2_out[24]~output_o\;

ww_read_data_2_out(25) <= \read_data_2_out[25]~output_o\;

ww_read_data_2_out(26) <= \read_data_2_out[26]~output_o\;

ww_read_data_2_out(27) <= \read_data_2_out[27]~output_o\;

ww_read_data_2_out(28) <= \read_data_2_out[28]~output_o\;

ww_read_data_2_out(29) <= \read_data_2_out[29]~output_o\;

ww_read_data_2_out(30) <= \read_data_2_out[30]~output_o\;

ww_read_data_2_out(31) <= \read_data_2_out[31]~output_o\;

ww_write_data_out(0) <= \write_data_out[0]~output_o\;

ww_write_data_out(1) <= \write_data_out[1]~output_o\;

ww_write_data_out(2) <= \write_data_out[2]~output_o\;

ww_write_data_out(3) <= \write_data_out[3]~output_o\;

ww_write_data_out(4) <= \write_data_out[4]~output_o\;

ww_write_data_out(5) <= \write_data_out[5]~output_o\;

ww_write_data_out(6) <= \write_data_out[6]~output_o\;

ww_write_data_out(7) <= \write_data_out[7]~output_o\;

ww_write_data_out(8) <= \write_data_out[8]~output_o\;

ww_write_data_out(9) <= \write_data_out[9]~output_o\;

ww_write_data_out(10) <= \write_data_out[10]~output_o\;

ww_write_data_out(11) <= \write_data_out[11]~output_o\;

ww_write_data_out(12) <= \write_data_out[12]~output_o\;

ww_write_data_out(13) <= \write_data_out[13]~output_o\;

ww_write_data_out(14) <= \write_data_out[14]~output_o\;

ww_write_data_out(15) <= \write_data_out[15]~output_o\;

ww_write_data_out(16) <= \write_data_out[16]~output_o\;

ww_write_data_out(17) <= \write_data_out[17]~output_o\;

ww_write_data_out(18) <= \write_data_out[18]~output_o\;

ww_write_data_out(19) <= \write_data_out[19]~output_o\;

ww_write_data_out(20) <= \write_data_out[20]~output_o\;

ww_write_data_out(21) <= \write_data_out[21]~output_o\;

ww_write_data_out(22) <= \write_data_out[22]~output_o\;

ww_write_data_out(23) <= \write_data_out[23]~output_o\;

ww_write_data_out(24) <= \write_data_out[24]~output_o\;

ww_write_data_out(25) <= \write_data_out[25]~output_o\;

ww_write_data_out(26) <= \write_data_out[26]~output_o\;

ww_write_data_out(27) <= \write_data_out[27]~output_o\;

ww_write_data_out(28) <= \write_data_out[28]~output_o\;

ww_write_data_out(29) <= \write_data_out[29]~output_o\;

ww_write_data_out(30) <= \write_data_out[30]~output_o\;

ww_write_data_out(31) <= \write_data_out[31]~output_o\;

ww_Instruction_out(0) <= \Instruction_out[0]~output_o\;

ww_Instruction_out(1) <= \Instruction_out[1]~output_o\;

ww_Instruction_out(2) <= \Instruction_out[2]~output_o\;

ww_Instruction_out(3) <= \Instruction_out[3]~output_o\;

ww_Instruction_out(4) <= \Instruction_out[4]~output_o\;

ww_Instruction_out(5) <= \Instruction_out[5]~output_o\;

ww_Instruction_out(6) <= \Instruction_out[6]~output_o\;

ww_Instruction_out(7) <= \Instruction_out[7]~output_o\;

ww_Instruction_out(8) <= \Instruction_out[8]~output_o\;

ww_Instruction_out(9) <= \Instruction_out[9]~output_o\;

ww_Instruction_out(10) <= \Instruction_out[10]~output_o\;

ww_Instruction_out(11) <= \Instruction_out[11]~output_o\;

ww_Instruction_out(12) <= \Instruction_out[12]~output_o\;

ww_Instruction_out(13) <= \Instruction_out[13]~output_o\;

ww_Instruction_out(14) <= \Instruction_out[14]~output_o\;

ww_Instruction_out(15) <= \Instruction_out[15]~output_o\;

ww_Instruction_out(16) <= \Instruction_out[16]~output_o\;

ww_Instruction_out(17) <= \Instruction_out[17]~output_o\;

ww_Instruction_out(18) <= \Instruction_out[18]~output_o\;

ww_Instruction_out(19) <= \Instruction_out[19]~output_o\;

ww_Instruction_out(20) <= \Instruction_out[20]~output_o\;

ww_Instruction_out(21) <= \Instruction_out[21]~output_o\;

ww_Instruction_out(22) <= \Instruction_out[22]~output_o\;

ww_Instruction_out(23) <= \Instruction_out[23]~output_o\;

ww_Instruction_out(24) <= \Instruction_out[24]~output_o\;

ww_Instruction_out(25) <= \Instruction_out[25]~output_o\;

ww_Instruction_out(26) <= \Instruction_out[26]~output_o\;

ww_Instruction_out(27) <= \Instruction_out[27]~output_o\;

ww_Instruction_out(28) <= \Instruction_out[28]~output_o\;

ww_Instruction_out(29) <= \Instruction_out[29]~output_o\;

ww_Instruction_out(30) <= \Instruction_out[30]~output_o\;

ww_Instruction_out(31) <= \Instruction_out[31]~output_o\;

ww_memory_write_data_out(0) <= \memory_write_data_out[0]~output_o\;

ww_memory_write_data_out(1) <= \memory_write_data_out[1]~output_o\;

ww_memory_write_data_out(2) <= \memory_write_data_out[2]~output_o\;

ww_memory_write_data_out(3) <= \memory_write_data_out[3]~output_o\;

ww_memory_write_data_out(4) <= \memory_write_data_out[4]~output_o\;

ww_memory_write_data_out(5) <= \memory_write_data_out[5]~output_o\;

ww_memory_write_data_out(6) <= \memory_write_data_out[6]~output_o\;

ww_memory_write_data_out(7) <= \memory_write_data_out[7]~output_o\;

ww_memory_write_data_out(8) <= \memory_write_data_out[8]~output_o\;

ww_memory_write_data_out(9) <= \memory_write_data_out[9]~output_o\;

ww_memory_write_data_out(10) <= \memory_write_data_out[10]~output_o\;

ww_memory_write_data_out(11) <= \memory_write_data_out[11]~output_o\;

ww_memory_write_data_out(12) <= \memory_write_data_out[12]~output_o\;

ww_memory_write_data_out(13) <= \memory_write_data_out[13]~output_o\;

ww_memory_write_data_out(14) <= \memory_write_data_out[14]~output_o\;

ww_memory_write_data_out(15) <= \memory_write_data_out[15]~output_o\;

ww_memory_write_data_out(16) <= \memory_write_data_out[16]~output_o\;

ww_memory_write_data_out(17) <= \memory_write_data_out[17]~output_o\;

ww_memory_write_data_out(18) <= \memory_write_data_out[18]~output_o\;

ww_memory_write_data_out(19) <= \memory_write_data_out[19]~output_o\;

ww_memory_write_data_out(20) <= \memory_write_data_out[20]~output_o\;

ww_memory_write_data_out(21) <= \memory_write_data_out[21]~output_o\;

ww_memory_write_data_out(22) <= \memory_write_data_out[22]~output_o\;

ww_memory_write_data_out(23) <= \memory_write_data_out[23]~output_o\;

ww_memory_write_data_out(24) <= \memory_write_data_out[24]~output_o\;

ww_memory_write_data_out(25) <= \memory_write_data_out[25]~output_o\;

ww_memory_write_data_out(26) <= \memory_write_data_out[26]~output_o\;

ww_memory_write_data_out(27) <= \memory_write_data_out[27]~output_o\;

ww_memory_write_data_out(28) <= \memory_write_data_out[28]~output_o\;

ww_memory_write_data_out(29) <= \memory_write_data_out[29]~output_o\;

ww_memory_write_data_out(30) <= \memory_write_data_out[30]~output_o\;

ww_memory_write_data_out(31) <= \memory_write_data_out[31]~output_o\;

ww_Branch_out <= \Branch_out~output_o\;

ww_Branch_Not_Equal_out <= \Branch_Not_Equal_out~output_o\;

ww_Zero_out <= \Zero_out~output_o\;

ww_Jump_out <= \Jump_out~output_o\;

ww_Memwrite_out <= \Memwrite_out~output_o\;

ww_Regwrite_out <= \Regwrite_out~output_o\;
END structure;


