{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603221065614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603221065622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 15:11:05 2020 " "Processing started: Tue Oct 20 15:11:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603221065622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603221065622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment3 -c experiment3 " "Command: quartus_sta experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603221065622 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603221065767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603221065953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221066009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221066009 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1603221066467 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 32 -duty_cycle 50.00 -name \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 32 -duty_cycle 50.00 -name \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603221066469 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603221066469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1603221066469 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_27_MHz.sdc " "Reading SDC File: '../board/timing_27_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1603221066474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1603221066475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing_27_MHz.sdc 15 dual_port_RAM* keeper " "Ignored filter at timing_27_MHz.sdc(15): dual_port_RAM* could not be matched with a keeper" {  } { { "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1603221066475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing_27_MHz.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at timing_27_MHz.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{dual_port_RAM*\}\] -to \[get_clocks \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "set_false_path -from \[get_keepers \{dual_port_RAM*\}\] -to \[get_clocks \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1603221066476 ""}  } { { "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1603221066476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing_27_MHz.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at timing_27_MHz.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_keepers \{dual_port_RAM*\}\] " "set_false_path -from \[get_clocks \{UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_keepers \{dual_port_RAM*\}\]" {  } { { "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1603221066476 ""}  } { { "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/experiment3/board/timing_27_MHz.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1603221066476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603221066483 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.030 found on PLL node: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.030 found on PLL node: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603221066483 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603221066483 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603221066484 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603221066495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.532 " "Worst-case setup slack is 5.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.532               0.000 clk_50  " "    5.532               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.822               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.822               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221066521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_50  " "    0.402               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.404               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221066529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.204 " "Worst-case recovery slack is 12.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.204               0.000 clk_50  " "   12.204               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221066536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.131 " "Worst-case removal slack is 4.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.131               0.000 clk_50  " "    4.131               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221066543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.379 " "Worst-case minimum pulse width slack is 8.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.379               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.379               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.733               0.000 clk_50  " "    9.733               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.331               0.000 clk_27  " "   18.331               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221066547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221066547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603221066614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603221066639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603221066954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603221067003 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.030 found on PLL node: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.030 found on PLL node: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603221067003 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603221067003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.830 " "Worst-case setup slack is 6.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.830               0.000 clk_50  " "    6.830               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.166               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.166               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_50  " "    0.354               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.355               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.809 " "Worst-case recovery slack is 12.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.809               0.000 clk_50  " "   12.809               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.883 " "Worst-case removal slack is 3.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.883               0.000 clk_50  " "    3.883               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.381 " "Worst-case minimum pulse width slack is 8.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.381               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.381               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.752               0.000 clk_50  " "    9.752               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.317               0.000 clk_27  " "   18.317               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067045 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603221067127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603221067211 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.030 found on PLL node: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.030 found on PLL node: UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603221067212 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603221067212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.552 " "Worst-case setup slack is 10.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.552               0.000 clk_50  " "   10.552               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.652               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.652               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_50  " "    0.181               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.183               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.109 " "Worst-case recovery slack is 14.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.109               0.000 clk_50  " "   14.109               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.012 " "Worst-case removal slack is 3.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.012               0.000 clk_50  " "    3.012               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.451 " "Worst-case minimum pulse width slack is 8.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.451               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.451               0.000 UART_clock_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438               0.000 clk_50  " "    9.438               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.918               0.000 clk_27  " "   17.918               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603221067257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603221067257 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603221067792 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603221067793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603221067916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 15:11:07 2020 " "Processing ended: Tue Oct 20 15:11:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603221067916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603221067916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603221067916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603221067916 ""}
