{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711434609854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711434609854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 14:30:09 2024 " "Processing started: Tue Mar 26 14:30:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711434609854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711434609854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711434609854 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1711434610695 ""}
{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "14 " "User specified to use only one processors but 14 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Quartus II" 0 -1 1711434610868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_core.vqm 1 1 " "Found 1 design units, including 1 entities, in source file cpu_core.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Found entity 1: CPU_Core" {  } { { "CPU_Core.vqm" "" { Text "E:/7final1/7final/CPU_Core.vqm" 27 17 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434611025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "E:/7final1/7final/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611436 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "E:/7final1/7final/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434611436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu8951.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mcu8951.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCU8951 " "Found entity 1: MCU8951" {  } { { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434611531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll50-SYN " "Found design unit 1: pll50-SYN" {  } { { "pll50.vhd" "" { Text "E:/7final1/7final/pll50.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611609 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll50 " "Found entity 1: pll50" {  } { { "pll50.vhd" "" { Text "E:/7final1/7final/pll50.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434611609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256-SYN " "Found design unit 1: ram256-SYN" {  } { { "ram256.vhd" "" { Text "E:/7final1/7final/ram256.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611706 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256 " "Found entity 1: ram256" {  } { { "ram256.vhd" "" { Text "E:/7final1/7final/ram256.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434611706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434611706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU8951 " "Elaborating entity \"MCU8951\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711434612274 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst10 " "Primitive \"WIRE\" of instance \"inst10\" not used" {  } { { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 760 776 824 792 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1711434612290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu8051v1.vqm 1 1 " "Using design file cpu8051v1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8051V1 " "Found entity 1: CPU8051V1" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 21 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434612426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1711434612426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU8051V1 CPU8051V1:inst " "Elaborating entity \"CPU8051V1\" for hierarchy \"CPU8051V1:inst\"" {  } { { "MCU8951.bdf" "inst" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 176 840 1032 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll50 pll50:inst17 " "Elaborating entity \"pll50\" for hierarchy \"pll50:inst17\"" {  } { { "MCU8951.bdf" "inst17" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 152 472 712 312 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll50:inst17\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll50:inst17\|altpll:altpll_component\"" {  } { { "pll50.vhd" "altpll_component" { Text "E:/7final1/7final/pll50.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll50:inst17\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll50:inst17\|altpll:altpll_component\"" {  } { { "pll50.vhd" "" { Text "E:/7final1/7final/pll50.vhd" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll50:inst17\|altpll:altpll_component " "Instantiated megafunction \"pll50:inst17\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612616 ""}  } { { "pll50.vhd" "" { Text "E:/7final1/7final/pll50.vhd" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711434612616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8o72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8o72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8o72 " "Found entity 1: altpll_8o72" {  } { { "db/altpll_8o72.tdf" "" { Text "E:/7final1/7final/db/altpll_8o72.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434612842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434612842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8o72 pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated " "Elaborating entity \"altpll_8o72\" for hierarchy \"pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256 ram256:inst6 " "Elaborating entity \"ram256\" for hierarchy \"ram256:inst6\"" {  } { { "MCU8951.bdf" "inst6" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 416 592 752 528 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434612858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram256:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "altsyncram_component" { Text "E:/7final1/7final/ram256.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\"" {  } { { "ram256.vhd" "" { Text "E:/7final1/7final/ram256.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613016 ""}  } { { "ram256.vhd" "" { Text "E:/7final1/7final/ram256.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711434613016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b9d1 " "Found entity 1: altsyncram_b9d1" {  } { { "db/altsyncram_b9d1.tdf" "" { Text "E:/7final1/7final/db/altsyncram_b9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434613143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434613143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b9d1 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated " "Elaborating entity \"altsyncram_b9d1\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tl82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl82 " "Found entity 1: altsyncram_tl82" {  } { { "db/altsyncram_tl82.tdf" "" { Text "E:/7final1/7final/db/altsyncram_tl82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434613287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434613287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tl82 ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|altsyncram_tl82:altsyncram1 " "Elaborating entity \"altsyncram_tl82\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|altsyncram_tl82:altsyncram1\"" {  } { { "db/altsyncram_b9d1.tdf" "altsyncram1" { Text "E:/7final1/7final/db/altsyncram_b9d1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_b9d1.tdf" "mgl_prim2" { Text "E:/7final1/7final/db/altsyncram_b9d1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_b9d1.tdf" "" { Text "E:/7final1/7final/db/altsyncram_b9d1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613429 ""}  } { { "db/altsyncram_b9d1.tdf" "" { Text "E:/7final1/7final/db/altsyncram_b9d1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711434613429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram256:inst6\|altsyncram:altsyncram_component\|altsyncram_b9d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst2 " "Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst2\"" {  } { { "MCU8951.bdf" "inst2" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 552 624 784 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "E:/7final1/7final/lpm_rom0.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom0:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "E:/7final1/7final/lpm_rom0.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom0:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 789.hex " "Parameter \"init_file\" = \"789.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613554 ""}  } { { "lpm_rom0.vhd" "" { Text "E:/7final1/7final/lpm_rom0.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711434613554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn51 " "Found entity 1: altsyncram_mn51" {  } { { "db/altsyncram_mn51.tdf" "" { Text "E:/7final1/7final/db/altsyncram_mn51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434613665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434613665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn51 lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated " "Elaborating entity \"altsyncram_mn51\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_la72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_la72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_la72 " "Found entity 1: altsyncram_la72" {  } { { "db/altsyncram_la72.tdf" "" { Text "E:/7final1/7final/db/altsyncram_la72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711434613810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711434613810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_la72 lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|altsyncram_la72:altsyncram1 " "Elaborating entity \"altsyncram_la72\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|altsyncram_la72:altsyncram1\"" {  } { { "db/altsyncram_mn51.tdf" "altsyncram1" { Text "E:/7final1/7final/db/altsyncram_mn51.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mn51.tdf" "mgl_prim2" { Text "E:/7final1/7final/db/altsyncram_mn51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mn51.tdf" "" { Text "E:/7final1/7final/db/altsyncram_mn51.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_mn51:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711434613839 ""}  } { { "db/altsyncram_mn51.tdf" "" { Text "E:/7final1/7final/db/altsyncram_mn51.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711434613839 ""}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "III " "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone III WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 286000 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone %1!s! WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0 "Quartus II" 0 -1 1711434615905 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "POE\[7\] GND " "Pin \"POE\[7\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711434616759 "|MCU8951|POE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "POE\[6\] VCC " "Pin \"POE\[6\]\" is stuck at VCC" {  } { { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711434616759 "|MCU8951|POE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "POE\[5\] GND " "Pin \"POE\[5\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711434616759 "|MCU8951|POE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "POE\[4\] GND " "Pin \"POE\[4\]\" is stuck at GND" {  } { { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711434616759 "|MCU8951|POE[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711434616759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434616965 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711434617613 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[7\]~1928 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[7\]~1928\"" {  } { { "cpu8051v1.vqm" "OA\[7\]~1928_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24200 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[6\]~1932 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[6\]~1932\"" {  } { { "cpu8051v1.vqm" "OA\[6\]~1932_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24268 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[5\]~1936 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[5\]~1936\"" {  } { { "cpu8051v1.vqm" "OA\[5\]~1936_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24336 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[4\]~1940 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[4\]~1940\"" {  } { { "cpu8051v1.vqm" "OA\[4\]~1940_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24404 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[3\]~1944 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[3\]~1944\"" {  } { { "cpu8051v1.vqm" "OA\[3\]~1944_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24472 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[2\]~1948 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[2\]~1948\"" {  } { { "cpu8051v1.vqm" "OA\[2\]~1948_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24540 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[1\]~1952 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[1\]~1952\"" {  } { { "cpu8051v1.vqm" "OA\[1\]~1952_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24608 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|OA\[0\]~1956 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|OA\[0\]~1956\"" {  } { { "cpu8051v1.vqm" "OA\[0\]~1956_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 24676 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~97 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~97\"" {  } { { "cpu8051v1.vqm" "EXT_PROG_EN~97_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 23473 57 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|muxrdat~0 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|muxrdat~0\"" {  } { { "cpu8051v1.vqm" "muxrdat~0_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 4917 52 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~547 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s010bo:U8\|update_program_counter~547\"" {  } { { "cpu8051v1.vqm" "update_program_counter~547_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 9096 69 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMF~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMF~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "SMF~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 264 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|L_EXPMEM~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|L_EXPMEM~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "L_EXPMEM~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 1793 45 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s025bo:U14\|L_OPLOAD~48 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s025bo:U14\|L_OPLOAD~48\"" {  } { { "cpu8051v1.vqm" "L_OPLOAD~48_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 3615 55 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|SFRWE~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|SFRWE~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "SFRWE~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 1716 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[7\]~80 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[7\]~80\"" {  } { { "cpu8051v1.vqm" "FO\[7\]~80_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25776 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[6\]~81 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[6\]~81\"" {  } { { "cpu8051v1.vqm" "FO\[6\]~81_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25788 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[5\]~82 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[5\]~82\"" {  } { { "cpu8051v1.vqm" "FO\[5\]~82_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25800 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[4\]~83 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[4\]~83\"" {  } { { "cpu8051v1.vqm" "FO\[4\]~83_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25812 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[3\]~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[3\]~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "RAMDI\[3\]~4" { Text "E:/7final1/7final/cpu8051v1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[3\]~84 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[3\]~84\"" {  } { { "cpu8051v1.vqm" "FO\[3\]~84_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25824 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[2\]~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[2\]~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "RAMDI\[2\]~5" { Text "E:/7final1/7final/cpu8051v1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[2\]~85 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[2\]~85\"" {  } { { "cpu8051v1.vqm" "FO\[2\]~85_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25836 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[1\]~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[1\]~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "RAMDI\[1\]~6" { Text "E:/7final1/7final/cpu8051v1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[1\]~86 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[1\]~86\"" {  } { { "cpu8051v1.vqm" "FO\[1\]~86_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25848 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[0\]~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s008bo:U7\|RAMDI\[0\]~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "RAMDI\[0\]~7" { Text "E:/7final1/7final/cpu8051v1.vqm" 2047 47 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|FO\[0\]~87 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|FO\[0\]~87\"" {  } { { "cpu8051v1.vqm" "FO\[0\]~87_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 25860 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMB~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMB~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "SMB~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 266 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|STATE12~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|STATE12~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "STATE12~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 745 43 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s028bo:U15\|RXC9~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s028bo:U15\|RXC9~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "RXC9~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 899 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMC~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMC~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "SMC~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 267 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMD~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMD~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "SMD~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 268 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SME~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SME~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "SME~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 269 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMA~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s001bo:U1\|SMA~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "SMA~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 265 39 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s019bo:U11\|INT_EN~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s019bo:U11\|INT_EN~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "INT_EN~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 270 43 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s028bo:U15\|RXC8~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s028bo:U15\|RXC8~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "RXC8~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 880 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s028bo:U15\|RXC7~ICOMBOUT " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s028bo:U15\|RXC7~ICOMBOUT\"" {  } { { "cpu8051v1.vqm" "RXC7~0" { Text "E:/7final1/7final/cpu8051v1.vqm" 883 41 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|POPMEN~0 " "Logic cell \"CPU8051V1:inst\|MCU80512:inst3\|m3s018bo:U10\|POPMEN~0\"" {  } { { "cpu8051v1.vqm" "POPMEN~0_I" { Text "E:/7final1/7final/cpu8051v1.vqm" 23804 52 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434617623 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1711434617623 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1711434618625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711434619083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711434619083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2131 " "Implemented 2131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711434619874 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711434619874 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1711434619874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2049 " "Implemented 2049 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711434619874 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1711434619874 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1711434619874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711434619874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711434620350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 14:30:20 2024 " "Processing ended: Tue Mar 26 14:30:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711434620350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711434620350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711434620350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711434620350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711434622678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711434622678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 14:30:21 2024 " "Processing started: Tue Mar 26 14:30:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711434622678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711434622678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711434622678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711434622851 ""}
{ "Info" "0" "" "Project  = MCU8951" {  } {  } 0 0 "Project  = MCU8951" 0 0 "Fitter" 0 0 1711434622851 ""}
{ "Info" "0" "" "Revision = MCU8951" {  } {  } 0 0 "Revision = MCU8951" 0 0 "Fitter" 0 0 1711434622851 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1711434623213 ""}
{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "14 " "User specified to use only one processors but 14 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1711434623228 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU8951 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"MCU8951\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711434623276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711434623341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711434623341 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated\|clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated\|clk\[0\] port" {  } { { "db/altpll_8o72.tdf" "" { Text "E:/7final1/7final/db/altpll_8o72.tdf" 27 2 0 } } { "" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1711434623386 ""}  } { { "db/altpll_8o72.tdf" "" { Text "E:/7final1/7final/db/altpll_8o72.tdf" 27 2 0 } } { "" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711434623386 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1711434623577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711434623941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711434623941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711434623941 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711434623941 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 8001 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711434623957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 8003 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711434623957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 8005 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711434623957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 8007 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711434623957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711434623957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711434623957 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711434623957 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 60 " "No exact pin location assignment(s) for 27 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[7\] " "Pin P0O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[7] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[6\] " "Pin P0O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[6] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[5\] " "Pin P0O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[5] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[4\] " "Pin P0O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[4] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[3\] " "Pin P0O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[3] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[2\] " "Pin P0O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[2] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[1\] " "Pin P0O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[1] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[0\] " "Pin P0O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P0O[0] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 424 1112 1288 440 "P0O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[7\] " "Pin P1O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P1O[7] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 456 1072 1248 472 "P1O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P1O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[6\] " "Pin P1O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P1O[6] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 456 1072 1248 472 "P1O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P1O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[5\] " "Pin P1O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P1O[5] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 456 1072 1248 472 "P1O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P1O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1O\[4\] " "Pin P1O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P1O[4] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 456 1072 1248 472 "P1O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P1O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[7\] " "Pin P3O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[7] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[6\] " "Pin P3O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[6] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[5\] " "Pin P3O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[5] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[4\] " "Pin P3O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[4] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[3\] " "Pin P3O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[3] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[2\] " "Pin P3O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[2] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[1\] " "Pin P3O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[1] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[0\] " "Pin P3O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P3O[0] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 520 1224 1400 536 "P3O" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[7\] " "Pin POE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { POE[7] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[6\] " "Pin POE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { POE[6] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[5\] " "Pin POE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { POE[5] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[4\] " "Pin POE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { POE[4] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[3\] " "Pin POE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { POE[3] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[1\] " "Pin POE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { POE[1] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2I\[7\] " "Pin P2I\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { P2I[7] } } } { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 376 472 640 392 "P2I" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P2I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711434624288 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1711434624288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1711434624905 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1711434624905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1711434624905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1711434624905 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1711434624905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU8951.sdc " "Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711434624921 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|MT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst19 " "Node: CPU8051V1:inst\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|CPU8051V1:inst|inst19"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst9 " "Node: CPU8051V1:inst\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|CPU8051V1:inst|inst9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711434624921 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst5"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1711434624937 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1711434624937 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434624953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434624953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1711434624953 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711434624953 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1711434624953 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1711434624953 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1711434624953 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711434624953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll50:inst17\|altpll:altpll_component\|altpll_8o72:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625064 ""}  } { { "db/altpll_8o72.tdf" "" { Text "E:/7final1/7final/db/altpll_8o72.tdf" 31 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|altpll_8o72:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625064 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 7545 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|inst19  " "Automatically promoted node CPU8051V1:inst\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15~I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15~I" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 25752 46 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 6314 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|inst19~0 " "Destination node CPU8051V1:inst\|inst19~0" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 1967 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|inst19~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 6312 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1711434625079 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 25741 19 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 6310 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24~I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24~I" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2111 46 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2315 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26~I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26~I" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2295 46 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2351 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "POE\[2\]~output " "Destination node POE\[2\]~output" {  } { { "MCU8951.bdf" "" { Schematic "E:/7final1/7final/MCU8951.bdf" { { 536 1224 1400 552 "POE" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[2]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 7957 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 25752 46 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 6314 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2295 46 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2351 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2111 46 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2315 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 136 50 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2327 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst28  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 3036 46 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2444 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~1 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~1" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2420 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~2 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~2" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2414 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~3 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~3" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2408 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~4 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~4" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2410 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~5 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~5" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2418 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~6 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~6" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2404 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~0 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~0" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2400 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 3281 49 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 137 49 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2361 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~8 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~8" {  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2004 91 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2412 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711434625080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1711434625080 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 2345 55 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2359 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711434625097 ""}  } { { "cpu8051v1.vqm" "" { Text "E:/7final1/7final/cpu8051v1.vqm" 3281 49 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/7final1/7final/" { { 0 { 0 ""} 0 2512 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711434625097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711434626627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711434626627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711434626627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711434626644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711434626644 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711434626644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711434626644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711434626644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711434627442 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1711434627442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711434627442 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 2.5V 1 26 0 " "Number of I/O pins in group: 27 (unused VREF, 2.5V VCCIO, 1 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1711434627453 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1711434627453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711434627453 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 8 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 4 10 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 9 4 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711434627453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1711434627453 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711434627453 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711434627626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711434629287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711434630267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711434630281 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711434633113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711434633113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711434634009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/7final1/7final/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1711434635314 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711434635314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711434636210 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1711434636260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711434636399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711434636932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711434637074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711434637717 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711434638392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/7final1/7final/MCU8951.fit.smsg " "Generated suppressed messages file E:/7final1/7final/MCU8951.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711434639193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5099 " "Peak virtual memory: 5099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711434642743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 14:30:42 2024 " "Processing ended: Tue Mar 26 14:30:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711434642743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711434642743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711434642743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711434642743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711434644882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711434644882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 14:30:44 2024 " "Processing started: Tue Mar 26 14:30:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711434644882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711434644882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711434644882 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Assembler" 0 -1 1711434645052 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711434646106 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711434646185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711434647770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 14:30:47 2024 " "Processing ended: Tue Mar 26 14:30:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711434647770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711434647770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711434647770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711434647770 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711434648854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711434650174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711434650190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 14:30:49 2024 " "Processing started: Tue Mar 26 14:30:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711434650190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711434650190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCU8951 -c MCU8951 " "Command: quartus_sta MCU8951 -c MCU8951" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711434650190 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1711434650363 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1711434650495 ""}
{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "14 " "User specified to use only one processors but 14 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Quartus II" 0 -1 1711434650866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711434650945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711434650945 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1711434651322 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1711434651746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1711434651746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1711434651746 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1711434651746 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU8951.sdc " "Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1711434651762 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|MT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst19 " "Node: CPU8051V1:inst\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|CPU8051V1:inst|inst19"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst9 " "Node: CPU8051V1:inst\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|CPU8051V1:inst|inst9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434651777 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst5"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1711434651887 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1711434651887 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434651887 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434651887 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1711434651887 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1711434651903 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1711434651982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.104 " "Worst-case setup slack is 47.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.104               0.000 altera_reserved_tck  " "   47.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434652107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 altera_reserved_tck  " "    0.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434652154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.602 " "Worst-case recovery slack is 48.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.602               0.000 altera_reserved_tck  " "   48.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434652217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.381 " "Worst-case removal slack is 1.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 altera_reserved_tck  " "    1.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434652264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.444 " "Worst-case minimum pulse width slack is 49.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.444               0.000 altera_reserved_tck  " "   49.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434652327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434652327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711434652751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1711434652798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1711434653583 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654133 "|MCU8951|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654133 "|MCU8951|MT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654133 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654133 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst19 " "Node: CPU8051V1:inst\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654133 "|MCU8951|CPU8051V1:inst|inst19"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst9 " "Node: CPU8051V1:inst\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654133 "|MCU8951|CPU8051V1:inst|inst9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654165 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434654165 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst5"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654165 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654165 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434654165 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434654165 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1711434654165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.376 " "Worst-case setup slack is 47.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.376               0.000 altera_reserved_tck  " "   47.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434654305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 altera_reserved_tck  " "    0.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434654337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.835 " "Worst-case recovery slack is 48.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.835               0.000 altera_reserved_tck  " "   48.835               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434654405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.221 " "Worst-case removal slack is 1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 altera_reserved_tck  " "    1.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434654463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.300 " "Worst-case minimum pulse width slack is 49.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300               0.000 altera_reserved_tck  " "   49.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434654511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434654511 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711434655044 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655547 "|MCU8951|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655547 "|MCU8951|MT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655547 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655547 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst19 " "Node: CPU8051V1:inst\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655563 "|MCU8951|CPU8051V1:inst|inst19"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst9 " "Node: CPU8051V1:inst\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655563 "|MCU8951|CPU8051V1:inst|inst9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655563 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711434655563 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst5"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655563 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655563 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434655563 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1711434655563 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1711434655563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.997 " "Worst-case setup slack is 48.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.997               0.000 altera_reserved_tck  " "   48.997               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434655641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434655720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.566 " "Worst-case recovery slack is 49.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434655815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 altera_reserved_tck  " "    0.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434655877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.437 " "Worst-case minimum pulse width slack is 49.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.437               0.000 altera_reserved_tck  " "   49.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711434655956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711434655956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711434657872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711434657872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711434659990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 14:30:59 2024 " "Processing ended: Tue Mar 26 14:30:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711434659990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711434659990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711434659990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711434659990 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus II Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711434662253 ""}
