module Baud_rate_generator(
    input logic clk, reset,
    input logic [10:0] dvsr,    //divisor
    output logic tick
    );
    //declaration
    logic [10:0] r_reg;
    logic [10:0] r_next;
    
    //body
    //register
    always_ff @(posedge clk, posedge reset)
        if (reset)
            r_reg <= 0;
        else
            r_reg <= r_next;
            
     //next steate logic
     assign r_next = (r_reg == dvsr) ? 0 : r_reg + 1;
     //ouput logic 
     assign tick = (r_reg==1); 
endmodule
