<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Supc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_supc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Supc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___s_u_p_c.xhtml">Supply Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> hardware registers.  
 <a href="struct_supc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="utils_2cmsis_2samg_2samg55_2include_2component_2supc_8h_source.xhtml">supc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a1260dc5318dd4785bbf9fa3b16b25cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#a1260dc5318dd4785bbf9fa3b16b25cc4">SUPC_CR</a></td></tr>
<tr class="memdesc:a1260dc5318dd4785bbf9fa3b16b25cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x00) Supply Controller Control Register  <a href="#a1260dc5318dd4785bbf9fa3b16b25cc4">More...</a><br /></td></tr>
<tr class="separator:a1260dc5318dd4785bbf9fa3b16b25cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6870f0cea8f2a7e4939f9b34a2bdd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#a3f6870f0cea8f2a7e4939f9b34a2bdd3">SUPC_SMMR</a></td></tr>
<tr class="memdesc:a3f6870f0cea8f2a7e4939f9b34a2bdd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x04) Supply Controller Supply Monitor Mode Register  <a href="#a3f6870f0cea8f2a7e4939f9b34a2bdd3">More...</a><br /></td></tr>
<tr class="separator:a3f6870f0cea8f2a7e4939f9b34a2bdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b3012d555416674d7a4bdd33d24899"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#a40b3012d555416674d7a4bdd33d24899">SUPC_MR</a></td></tr>
<tr class="memdesc:a40b3012d555416674d7a4bdd33d24899"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x08) Supply Controller Mode Register  <a href="#a40b3012d555416674d7a4bdd33d24899">More...</a><br /></td></tr>
<tr class="separator:a40b3012d555416674d7a4bdd33d24899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add26479862dd8e4bedc001624fd824ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#add26479862dd8e4bedc001624fd824ac">SUPC_WUMR</a></td></tr>
<tr class="memdesc:add26479862dd8e4bedc001624fd824ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x0C) Supply Controller Wake-up Mode Register  <a href="#add26479862dd8e4bedc001624fd824ac">More...</a><br /></td></tr>
<tr class="separator:add26479862dd8e4bedc001624fd824ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8141ee276011468c258e4eedc83a44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#a4f8141ee276011468c258e4eedc83a44">SUPC_WUIR</a></td></tr>
<tr class="memdesc:a4f8141ee276011468c258e4eedc83a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x10) Supply Controller Wake-up Inputs Register  <a href="#a4f8141ee276011468c258e4eedc83a44">More...</a><br /></td></tr>
<tr class="separator:a4f8141ee276011468c258e4eedc83a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24fb50340b7cc990ccd09f33f3ed124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#ad24fb50340b7cc990ccd09f33f3ed124">SUPC_SR</a></td></tr>
<tr class="memdesc:ad24fb50340b7cc990ccd09f33f3ed124"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x14) Supply Controller Status Register  <a href="#ad24fb50340b7cc990ccd09f33f3ed124">More...</a><br /></td></tr>
<tr class="separator:ad24fb50340b7cc990ccd09f33f3ed124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65c0b220e8f3c03b291837962a55bf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#ae65c0b220e8f3c03b291837962a55bf4">Reserved1</a> [1]</td></tr>
<tr class="separator:ae65c0b220e8f3c03b291837962a55bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b4e1448d2b5ecd1b4e47c160401469"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.xhtml#a52b4e1448d2b5ecd1b4e47c160401469">SUPC_PWMR</a></td></tr>
<tr class="memdesc:a52b4e1448d2b5ecd1b4e47c160401469"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x1C) Supply Controller Power Mode Register  <a href="#a52b4e1448d2b5ecd1b4e47c160401469">More...</a><br /></td></tr>
<tr class="separator:a52b4e1448d2b5ecd1b4e47c160401469"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ae65c0b220e8f3c03b291837962a55bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65c0b220e8f3c03b291837962a55bf4">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Supc::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1260dc5318dd4785bbf9fa3b16b25cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1260dc5318dd4785bbf9fa3b16b25cc4">&sect;&nbsp;</a></span>SUPC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Supc::SUPC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x00) Supply Controller Control Register </p>

</div>
</div>
<a id="a40b3012d555416674d7a4bdd33d24899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b3012d555416674d7a4bdd33d24899">&sect;&nbsp;</a></span>SUPC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Supc::SUPC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x08) Supply Controller Mode Register </p>

</div>
</div>
<a id="a52b4e1448d2b5ecd1b4e47c160401469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b4e1448d2b5ecd1b4e47c160401469">&sect;&nbsp;</a></span>SUPC_PWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Supc::SUPC_PWMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x1C) Supply Controller Power Mode Register </p>

</div>
</div>
<a id="a3f6870f0cea8f2a7e4939f9b34a2bdd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6870f0cea8f2a7e4939f9b34a2bdd3">&sect;&nbsp;</a></span>SUPC_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Supc::SUPC_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x04) Supply Controller Supply Monitor Mode Register </p>

</div>
</div>
<a id="ad24fb50340b7cc990ccd09f33f3ed124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24fb50340b7cc990ccd09f33f3ed124">&sect;&nbsp;</a></span>SUPC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Supc::SUPC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x14) Supply Controller Status Register </p>

</div>
</div>
<a id="a4f8141ee276011468c258e4eedc83a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8141ee276011468c258e4eedc83a44">&sect;&nbsp;</a></span>SUPC_WUIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Supc::SUPC_WUIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x10) Supply Controller Wake-up Inputs Register </p>

</div>
</div>
<a id="add26479862dd8e4bedc001624fd824ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add26479862dd8e4bedc001624fd824ac">&sect;&nbsp;</a></span>SUPC_WUMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Supc::SUPC_WUMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.xhtml" title="Supc hardware registers. ">Supc</a> Offset: 0x0C) Supply Controller Wake-up Mode Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="utils_2cmsis_2samg_2samg55_2include_2component_2supc_8h_source.xhtml">supc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
