#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000894b10 .scope module, "cache" "cache" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 1 "two_sig_hit";
    .port_info 6 /OUTPUT 1 "dir_sig_hit";
    .port_info 7 /INPUT 1 "finish";
    .port_info 8 /INPUT 1 "reset";
P_00000000008908a0 .param/str "dir_hit_out" 0 2 1, "d_h_o.txt";
P_00000000008908d8 .param/l "dir_info" 0 2 1, +C4<00000000000000000000000000000001>;
P_0000000000890910 .param/l "direct_map_cache_size" 0 2 20, +C4<00000000000000000000000001000000>;
P_0000000000890948 .param/l "direct_map_index_size" 0 2 21, +C4<00000000000000000000000000000110>;
P_0000000000890980 .param/str "improve_out" 0 2 1, "imp_o.txt";
P_00000000008909b8 .param/l "ram_size" 0 2 24, +C4<00000000000000000001000000000000>;
P_00000000008909f0 .param/str "two_hit_out" 0 2 1, "t_h_o.txt";
P_0000000000890a28 .param/l "two_info" 0 2 1, +C4<00000000000000000000000000000001>;
P_0000000000890a60 .param/l "two_way_cache_size" 0 2 22, +C4<00000000000000000000000000100000>;
P_0000000000890a98 .param/l "two_way_index_size" 0 2 23, +C4<00000000000000000000000000000101>;
L_00000000008d45f0 .functor BUFZ 32, v000000000092d3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000000008d55a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000011c6ed0_0 .net "address", 31 0, o00000000008d55a8;  0 drivers
v00000000011c6d70 .array "cache_w0", 31 0, 31 0;
v000000000092c440 .array "cache_w1", 31 0, 31 0;
o00000000008d55d8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000092c4e0_0 .net "clk", 0 0, o00000000008d55d8;  0 drivers
v000000000092c760_0 .var/i "d_h_writer", 31 0;
o00000000008d5638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000092cf80_0 .net "data", 31 0, o00000000008d5638;  0 drivers
v000000000092c580_0 .var/real "dir_map_hits", 0 0;
v000000000092c620_0 .var/real "dir_map_misses", 0 0;
v000000000092c6c0_0 .var "dir_sig_hit", 0 0;
v000000000092c080 .array "direct_cache", 63 0, 31 0;
v000000000092c800 .array "direct_tag_array", 63 0, 5 0;
v000000000092c8a0 .array "direct_valid_array", 63 0, 0 0;
o00000000008d56f8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000092c1c0_0 .net "finish", 0 0, o00000000008d56f8;  0 drivers
v000000000092cda0_0 .var/i "i", 31 0;
v000000000092cd00_0 .var/i "imp_writer", 31 0;
v000000000092c940_0 .var "index", 4 0;
v000000000092c120 .array "lru_array", 31 0, 0 0;
o00000000008d57b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000092c9e0_0 .net "mode", 0 0, o00000000008d57b8;  0 drivers
v000000000092c300_0 .net "out", 31 0, L_00000000008d45f0;  1 drivers
v000000000092ca80_0 .var "prev_address", 31 0;
v000000000092cb20_0 .var "prev_data", 31 0;
v000000000092cbc0_0 .var "prev_mode", 0 0;
v000000000092cc60 .array "ram", 4095 0, 31 0;
o00000000008d58a8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000092c3a0_0 .net "reset", 0 0, o00000000008d58a8;  0 drivers
v000000000092ce40_0 .var/i "t_h_writer", 31 0;
v000000000092cee0_0 .var "tag", 6 0;
v000000000092c260 .array "tag_array_w0", 31 0, 6 0;
v000000000092d810 .array "tag_array_w1", 31 0, 6 0;
v000000000092d3b0_0 .var "temp_out", 31 0;
v000000000092ecb0_0 .var/i "total_reqs", 31 0;
v000000000092e670_0 .var "two_sig_hit", 0 0;
v000000000092df90_0 .var/real "two_way_hits", 0 0;
v000000000092d590_0 .var/real "two_way_misses", 0 0;
v000000000092e490 .array "valid_array_w0", 31 0, 0 0;
v000000000092e030 .array "valid_array_w1", 31 0, 0 0;
E_00000000008ca150 .event posedge, v000000000092c4e0_0;
S_000000000088fa80 .scope begin, "initialization" "initialization" 2 70, 2 70 0, S_0000000000894b10;
 .timescale 0 0;
v00000000011c7170_0 .var/i "i", 31 0;
    .scope S_0000000000894b10;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092cda0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000000000092cda0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000000000092cda0_0;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092cc60, 4, 0;
    %load/vec4 v000000000092cda0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000092cda0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000000000894b10;
T_1 ;
    %fork t_1, S_000000000088fa80;
    %jmp t_0;
    .scope S_000000000088fa80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011c7170_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000000011c7170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000000011c7170_0;
    %store/vec4a v000000000092e490, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000000011c7170_0;
    %store/vec4a v000000000092e030, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v00000000011c7170_0;
    %store/vec4a v000000000092c260, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v00000000011c7170_0;
    %store/vec4a v000000000092d810, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000000011c7170_0;
    %store/vec4a v000000000092c120, 4, 0;
    %load/vec4 v00000000011c7170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011c7170_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011c7170_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000000011c7170_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000000011c7170_0;
    %store/vec4a v000000000092c8a0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 4, v00000000011c7170_0;
    %store/vec4a v000000000092c800, 4, 0;
    %load/vec4 v00000000011c7170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011c7170_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000092c940_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000092cee0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092ca80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092cb20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092c6c0_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092df90_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092d590_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092c580_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092c620_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092ecb0_0, 0, 32;
    %vpi_func 2 99 "$fopen" 32, P_00000000008909f0, "w" {0 0 0};
    %store/vec4 v000000000092ce40_0, 0, 32;
    %vpi_func 2 100 "$fopen" 32, P_00000000008908a0, "w" {0 0 0};
    %store/vec4 v000000000092c760_0, 0, 32;
    %vpi_func 2 101 "$fopen" 32, P_0000000000890980, "w" {0 0 0};
    %store/vec4 v000000000092cd00_0, 0, 32;
    %end;
    .scope S_0000000000894b10;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0000000000894b10;
T_2 ;
    %wait E_00000000008ca150;
    %load/vec4 v000000000092c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092cda0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000000000092cda0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092e490, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092e030, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092c260, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092d810, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092c120, 4, 0;
    %load/vec4 v000000000092cda0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000092cda0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092cda0_0, 0, 32;
T_2.4 ;
    %load/vec4 v000000000092cda0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092c8a0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 4, v000000000092cda0_0;
    %store/vec4a v000000000092c800, 4, 0;
    %load/vec4 v000000000092cda0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000092cda0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000092c940_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000092cee0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092ca80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092cb20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092c6c0_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092df90_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092d590_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092c580_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000092c620_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000092ecb0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000092ca80_0;
    %load/vec4 v00000000011c6ed0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000000000092cb20_0;
    %load/vec4 v000000000092cf80_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000092cbc0_0;
    %load/vec4 v000000000092c9e0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000000000092ecb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000092ecb0_0, 0, 32;
    %load/vec4 v00000000011c6ed0_0;
    %pushi/vec4 4096, 0, 32;
    %mod;
    %store/vec4 v000000000092ca80_0, 0, 32;
    %load/vec4 v000000000092cf80_0;
    %store/vec4 v000000000092cb20_0, 0, 32;
    %load/vec4 v000000000092c9e0_0;
    %store/vec4 v000000000092cbc0_0, 0, 1;
    %load/vec4 v000000000092ca80_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %store/vec4 v000000000092cee0_0, 0, 7;
    %load/vec4 v00000000011c6ed0_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v000000000092c940_0, 0, 5;
    %load/vec4 v000000000092c9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v000000000092cf80_0;
    %ix/getv 4, v000000000092ca80_0;
    %store/vec4a v000000000092cc60, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e490, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c260, 4;
    %load/vec4 v000000000092cee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v000000000092cf80_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011c6d70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %load/vec4 v000000000092cf80_0;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %vpi_call 2 165 "$display", "[two_way]:cache way0 updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %load/real v000000000092df90_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092df90_0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e030, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092d810, 4;
    %load/vec4 v000000000092cee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v000000000092cf80_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c440, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %load/vec4 v000000000092cf80_0;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %vpi_call 2 174 "$display", "[two_way]:cache way1 updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %load/real v000000000092df90_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092df90_0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %vpi_call 2 181 "$display", "[two_way]:ram was updated without changing cache" {0 0 0};
    %load/real v000000000092d590_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092d590_0;
T_2.13 ;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000000000092c9e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e490, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c260, 4;
    %load/vec4 v000000000092cee0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e030, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092d810, 4;
    %load/vec4 v000000000092cee0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %load/real v000000000092d590_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092d590_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c120, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v000000000092cee0_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092d810, 4, 0;
    %ix/getv 4, v000000000092ca80_0;
    %load/vec4a v000000000092cc60, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c440, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c440, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %vpi_call 2 199 "$display", "[two_way]:miss, cache way1 is victom" {0 0 0};
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c120, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v000000000092cee0_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c260, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011c6d70, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %ix/getv 4, v000000000092ca80_0;
    %load/vec4a v000000000092cc60, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011c6d70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %vpi_call 2 207 "$display", "[two_way]:miss, cache way0 is victom" {0 0 0};
T_2.20 ;
T_2.19 ;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e490, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092e490, 4, 0;
    %load/vec4 v000000000092cee0_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c260, 4, 0;
    %ix/getv 4, v000000000092ca80_0;
    %load/vec4a v000000000092cc60, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011c6d70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011c6d70, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %load/real v000000000092d590_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092d590_0;
    %vpi_call 2 219 "$display", "[two_way]:miss, write in cache way0" {0 0 0};
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e490, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c260, 4;
    %load/vec4 v000000000092cee0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e030, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092e030, 4, 0;
    %load/vec4 v000000000092cee0_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092d810, 4, 0;
    %ix/getv 4, v000000000092ca80_0;
    %load/vec4a v000000000092cc60, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c440, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c440, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %load/real v000000000092d590_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092d590_0;
    %vpi_call 2 230 "$display", "[two_way]:miss, write in cache way1" {0 0 0};
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e490, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c260, 4;
    %load/vec4 v000000000092cee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011c6d70, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %load/real v000000000092df90_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092df90_0;
    %vpi_call 2 238 "$display", "[two_way]:hit in cache way0" {0 0 0};
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092e030, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092d810, 4;
    %load/vec4 v000000000092cee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000092c120, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000092c440, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000092e670_0, 0, 1;
    %load/real v000000000092df90_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092df90_0;
    %vpi_call 2 246 "$display", "[two_way]:hit in cache way1" {0 0 0};
T_2.28 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
T_2.17 ;
T_2.14 ;
T_2.9 ;
    %load/vec4 v000000000092ca80_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %store/vec4 v000000000092cee0_0, 0, 7;
    %load/vec4 v00000000011c6ed0_0;
    %pushi/vec4 64, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v000000000092c940_0, 0, 5;
    %load/vec4 v000000000092c9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v000000000092cf80_0;
    %ix/getv 4, v000000000092ca80_0;
    %store/vec4a v000000000092cc60, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000092c8a0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000092c800, 4;
    %pad/u 7;
    %load/vec4 v000000000092cee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %load/vec4 v000000000092cf80_0;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000092c080, 4, 0;
    %vpi_call 2 270 "$display", "[direct]:cache updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000092c6c0_0, 0, 1;
    %load/real v000000000092c580_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092c580_0;
    %jmp T_2.33;
T_2.32 ;
    %vpi_call 2 276 "$display", "[direct]:ram updated without using cache" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092c6c0_0, 0, 1;
    %load/real v000000000092c620_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092c620_0;
T_2.33 ;
    %load/vec4 v000000000092cf80_0;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v000000000092c9e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000092c8a0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000092c800, 4;
    %pad/u 7;
    %load/vec4 v000000000092cee0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_2.36, 4;
    %load/vec4 v000000000092cee0_0;
    %pad/u 6;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000092c800, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000092c8a0, 4, 0;
    %ix/getv 4, v000000000092ca80_0;
    %load/vec4a v000000000092cc60, 4;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000092c080, 4, 0;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000092c080, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %vpi_call 2 290 "$display", "[direct]:miss, either victom or initialization" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000092c6c0_0, 0, 1;
    %load/real v000000000092c620_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092c620_0;
    %jmp T_2.37;
T_2.36 ;
    %load/vec4 v000000000092c940_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000092c080, 4;
    %store/vec4 v000000000092d3b0_0, 0, 32;
    %vpi_call 2 297 "$display", "[direct]:hit, data found in tag" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000092c6c0_0, 0, 1;
    %load/real v000000000092c580_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000092c580_0;
T_2.37 ;
T_2.34 ;
T_2.31 ;
T_2.6 ;
    %load/vec4 v000000000092c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %vpi_call 2 313 "$display", "total mem requests = %d", v000000000092ecb0_0 {0 0 0};
    %load/real v000000000092df90_0;
    %load/vec4 v000000000092ecb0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 314 "$display", "[two way hit rate = %f],[hits = %d],[misses = %d]", W<0,r>, v000000000092df90_0, v000000000092d590_0 {0 1 0};
    %load/real v000000000092c580_0;
    %load/vec4 v000000000092ecb0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 315 "$display", "[direct map hit rate = %f],[hits = %d],[misses = %d]", W<0,r>, v000000000092c580_0, v000000000092c620_0 {0 1 0};
    %load/real v000000000092df90_0;
    %load/real v000000000092c580_0;
    %pushi/real 1759218604, 4052; load=0.000100000
    %pushi/real 1852205, 4030; load=0.000100000
    %add/wr;
    %add/wr;
    %div/wr;
    %vpi_call 2 316 "$display", "improvement rate = %f", W<0,r> {0 1 0};
    %vpi_call 2 318 "$fwrite", v000000000092ce40_0, "%d,", v000000000092df90_0 {0 0 0};
    %vpi_call 2 319 "$fwrite", v000000000092c760_0, "%d,", v000000000092c580_0 {0 0 0};
    %load/real v000000000092df90_0;
    %load/real v000000000092c580_0;
    %pushi/real 1759218604, 4052; load=0.000100000
    %pushi/real 1852205, 4030; load=0.000100000
    %add/wr;
    %add/wr;
    %div/wr;
    %vpi_call 2 320 "$fwrite", v000000000092cd00_0, "%f,", W<0,r> {0 1 0};
T_2.38 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cache.v";
