
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181684                       # Simulator instruction rate (inst/s)
host_op_rate                                   239751                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32689                       # Simulator tick rate (ticks/s)
host_mem_usage                               67380812                       # Number of bytes of host memory used
host_seconds                                 31860.96                       # Real time elapsed on the host
sim_insts                                  5788611572                       # Number of instructions simulated
sim_ops                                    7638706708                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        59264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        59392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        58368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::total               266496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15616                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       138624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            138624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          463                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          464                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2082                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1083                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1083                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12290064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56902998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     57025899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12535866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     56042694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               255879141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14993879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         133101398                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              133101398                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         133101398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12290064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56902998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     57025899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12535866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     56042694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              388980539                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          197398                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       161754                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21162                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        81475                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           75546                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20015                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          934                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1893598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1128549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             197398                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        95561                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               247041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          60643                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         90731                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           118296                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20999                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2270479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.608639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2023438     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           25974      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           30645      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           16960      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19208      0.85%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10838      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7533      0.33%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           19526      0.86%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          116357      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2270479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079036                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.451856                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1878125                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       106757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           244991                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38767                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        31978                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1377570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38767                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1881341                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15082                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        83124                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           243603                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8558                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1376008                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1938                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1914085                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6405620                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6405620                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1605171                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          308853                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          195                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24839                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       131976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        70603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1692                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1372441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1288969                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1812                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       188501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       437555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2270479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567708                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261078                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1728681     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       217696      9.59%     85.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       116612      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        80778      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        71222      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        36565      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8744      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5910      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4271      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2270479                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            337     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1320     44.82%     56.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1288     43.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1079691     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20123      1.56%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118913      9.23%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        70086      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1288969                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516087                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2945                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002285                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4853174                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1561328                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1265896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1291914                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25706                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1874                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38767                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10914                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1372795                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       131976                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        70603                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          195                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23897                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1268675                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       111387                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              181450                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176488                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             70063                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507961                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1265967                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1265896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           753795                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1976261                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506848                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381425                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       942298                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1156189                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       216549                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21132                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2231712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.518073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.336322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1759567     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       219073      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91751      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        54806      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38123      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        24709      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13061      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10183      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20439      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2231712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       942298                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1156189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                174976                       # Number of memory references committed
system.switch_cpus1.commit.loads               106256                       # Number of loads committed
system.switch_cpus1.commit.membars                156                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            165430                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1042441                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23546                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20439                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3584011                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2784308                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 227104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             942298                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1156189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       942298                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.650524                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.650524                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377284                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377284                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5721707                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1759595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1283424                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           312                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          175209                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       143032                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        18799                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        70868                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           66160                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           17412                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          833                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1695525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1037493                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             175209                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        83572                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               212696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59301                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        110480                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           106225                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2058520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.973415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1845824     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11292      0.55%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17786      0.86%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           26920      1.31%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11055      0.54%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           12841      0.62%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13845      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9672      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          109285      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2058520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.070151                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.415399                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1673667                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       133001                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           211120                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1215                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39516                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        28255                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1257209                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39516                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1678083                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49575                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        70276                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           208012                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13055                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1253810                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          647                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2336                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          998                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1716457                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5843532                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5843532                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1405925                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          310506                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          276                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            38420                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       127208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        69996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3437                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        13356                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1248896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1163131                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2039                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       196106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       454865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2058520                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.565033                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.251582                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1562721     75.91%     75.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       201180      9.77%     85.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111304      5.41%     91.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        73174      3.55%     94.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66217      3.22%     97.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        20534      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        14800      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5237      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3353      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2058520                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            348     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1141     40.76%     53.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1310     46.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       957812     82.35%     82.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21429      1.84%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       115322      9.91%     94.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        68440      5.88%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1163131                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.465703                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2799                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002406                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4389617                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1445341                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1141250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1165930                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5402                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27734                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4877                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          915                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39516                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          39326                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1515                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1249172                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       127208                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        69996                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          148                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           867                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10022                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        21771                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1145744                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       109090                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17384                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              177393                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          155245                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             68303                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.458741                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1141351                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1141250                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           676561                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1714660                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.456942                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394574                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       842229                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1027013                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       223158                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        19130                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2019004                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.508673                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354999                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1602049     79.35%     79.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       198708      9.84%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        82476      4.08%     93.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        42349      2.10%     95.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        31341      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18044      0.89%     97.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        11142      0.55%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9290      0.46%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        23605      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2019004                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       842229                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1027013                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                164589                       # Number of memory references committed
system.switch_cpus2.commit.loads                99470                       # Number of loads committed
system.switch_cpus2.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            142573                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           928545                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        20022                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        23605                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3245570                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2539882                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 439063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             842229                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1027013                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       842229                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.965444                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.965444                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337218                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337218                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5200143                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1561064                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1190923                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          175455                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       143095                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        18838                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        70873                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           66303                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           17402                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          826                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1696909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1037038                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             175455                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        83705                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               212748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          59144                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        107563                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           106272                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        18825                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2056846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.974089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1844098     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           11315      0.55%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17710      0.86%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           26779      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           11089      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           13150      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           13855      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9689      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          109161      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2056846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.070250                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.415217                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1675383                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       129753                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           211088                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1298                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39323                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        28442                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1257545                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39323                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1679808                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          42551                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        73383                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           208056                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13722                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1254333                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          637                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2422                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6964                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1228                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1716745                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5845468                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5845468                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1408676                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          308069                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          277                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39230                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       127791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        69867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3449                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13381                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1249739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          277                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1164361                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2108                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       194674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       453785                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2056846                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.566091                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.252635                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1560660     75.88%     75.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       201317      9.79%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111209      5.41%     91.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        73292      3.56%     94.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66442      3.23%     97.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        20540      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        14775      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5256      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3355      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2056846                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            327     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1162     41.59%     53.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1305     46.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       958669     82.33%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21449      1.84%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       115684      9.94%     94.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        68431      5.88%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1164361                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.466195                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2794                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002400                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4390470                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1444758                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1142371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1167155                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5418                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        28159                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4640                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          886                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39323                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          31898                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1494                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1250016                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       127791                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        69867                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          149                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         9955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        21754                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1147020                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       109443                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17341                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              177729                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          155494                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             68286                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.459252                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1142513                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1142371                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           677018                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1716862                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.457391                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.394335                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       843799                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1028944                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       222013                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        19162                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2017523                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.510004                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.357622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1600377     79.32%     79.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       198697      9.85%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        82311      4.08%     93.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        42290      2.10%     95.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        31493      1.56%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        18116      0.90%     97.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        11168      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9373      0.46%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        23698      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2017523                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       843799                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1028944                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                164859                       # Number of memory references committed
system.switch_cpus3.commit.loads                99632                       # Number of loads committed
system.switch_cpus3.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            142852                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           930276                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        20059                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        23698                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3244782                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2541248                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 440737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             843799                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1028944                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       843799                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.959926                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.959926                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337846                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337846                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5205652                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1562159                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1190626                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          197544                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       161877                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21169                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        81511                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           75573                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20025                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1895038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1129622                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             197544                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        95598                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60745                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         90358                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           118416                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2271783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.608790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2024568     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           25985      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           30650      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           16964      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19218      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           10844      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7567      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           19529      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          116458      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2271783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.079094                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.452286                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1879423                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       106527                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           245164                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38830                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31996                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1378702                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38830                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1882642                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13900                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        84041                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           243745                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8621                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1377127                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1937                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1915436                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6410524                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6410524                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1605902                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          309496                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          198                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            25041                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       132129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        70664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1373363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1289702                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       188934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       438751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2271783                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567705                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.261020                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1729629     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       217877      9.59%     85.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       116667      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        80849      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        71248      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        36581      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         8749      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5911      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4272      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2271783                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            337     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1329     44.94%     56.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1291     43.66%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1080236     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       119030      9.23%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        70145      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1289702                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516380                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2957                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002293                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4855960                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1562688                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1266584                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1292659                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3308                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25808                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           68                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38830                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9671                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1373722                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       132129                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        70664                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          198                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23910                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1269399                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       111496                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20303                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              181618                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          176552                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             70122                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508251                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1266655                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1266584                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           754213                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1977092                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507124                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381476                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       942802                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1156741                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       216985                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21143                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2232953                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.518032                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.336236                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1760552     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       219213      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91793      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        54833      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38144      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        24719      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13065      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10190      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        20444      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2232953                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       942802                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1156741                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                175092                       # Number of memory references committed
system.switch_cpus4.commit.loads               106321                       # Number of loads committed
system.switch_cpus4.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            165489                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1042948                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23553                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        20444                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3586235                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2786294                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 225800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             942802                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1156741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       942802                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.649107                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.649107                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.377486                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.377486                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5724962                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1760452                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1284633                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          187963                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       164963                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17174                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       114543                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          111198                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12486                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          570                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1918786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1065964                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             187963                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       123684                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               234890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          55701                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         43975                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           118155                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2236086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.542569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.810481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2001196     89.50%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           32749      1.46%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19709      0.88%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           32085      1.43%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12293      0.55%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           29411      1.32%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5373      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9815      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           93455      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2236086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075258                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.426798                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1904117                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        59350                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           234256                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          281                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38078                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        20093                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          357                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1209022                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38078                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1906090                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          32169                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        21484                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           232370                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1206616                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1014                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4169                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1601419                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5495987                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5495987                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1264826                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          336593                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            16047                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       201703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        38737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          370                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8726                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1198177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1110128                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       237542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       505020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2236086                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.496460                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.123583                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1754050     78.44%     78.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       158735      7.10%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       149976      6.71%     92.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        90386      4.04%     96.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        52149      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        14086      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15989      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          397      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          318      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2236086                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2219     59.11%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           843     22.46%     81.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          692     18.43%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       880705     79.33%     79.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9612      0.87%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           87      0.01%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       181484     16.35%     96.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        38240      3.44%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1110128                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.444481                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3754                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003382                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4461265                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1435900                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1078647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1113882                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1137                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        46111                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38078                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          26554                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          784                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1198349                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           64                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       201703                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        38737                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10076                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        18274                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1092868                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       177934                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17260                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              216163                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          163804                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             38229                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.437570                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1079163                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1078647                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           649445                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1483755                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.431876                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.437704                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       838826                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       958094                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       240294                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16903                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2198008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.435892                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294059                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1833631     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       148150      6.74%     90.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        89671      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        29713      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        45958      2.09%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        10101      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6646      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5854      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28284      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2198008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       838826                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        958094                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                192904                       # Number of memory references committed
system.switch_cpus5.commit.loads               155592                       # Number of loads committed
system.switch_cpus5.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            145585                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           841549                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13272                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28284                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3368112                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2434874                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 261497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             838826                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               958094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       838826                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.977474                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.977474                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.335855                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.335855                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5050836                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1423295                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1253663                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          174499                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       142432                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        18759                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        70672                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           65937                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           17364                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          835                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1692659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1034543                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             174499                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        83301                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               212062                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          59051                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        102572                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           106014                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        18765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2046903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.614294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.975823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1834841     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11223      0.55%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17761      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           26828      1.31%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           11059      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           12770      0.62%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           13827      0.68%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9629      0.47%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          108965      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2046903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.069867                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.414218                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1670756                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       125126                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           210485                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1228                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39307                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        28148                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1253558                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39307                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1675192                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          43329                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        68926                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           207375                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12771                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1250125                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          518                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2316                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          808                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1711939                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5826875                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5826875                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1403298                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          308615                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          274                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            38481                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       126652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        69782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3406                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        13324                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1245162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1160005                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1923                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       194707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       451396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2046903                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566712                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.252755                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1552202     75.83%     75.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       200830      9.81%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       111116      5.43%     91.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        72990      3.57%     94.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        66111      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        20338      0.99%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        14733      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5223      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3360      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2046903                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            335     12.11%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1123     40.59%     52.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1309     47.31%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       955215     82.35%     82.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21406      1.85%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       114985      9.91%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        68271      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1160005                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.464451                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2767                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002385                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4371601                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1440208                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1138443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1162772                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5538                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27369                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4775                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          915                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39307                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          32739                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1485                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1245436                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          540                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       126652                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        69782                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        21715                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1142854                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       108866                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17149                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              176995                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          154790                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             68129                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.457584                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1138552                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1138443                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           674662                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1709493                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.455818                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394656                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       840684                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1025113                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       221350                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19088                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2007596                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.510617                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.357649                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1591638     79.28%     79.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       198113      9.87%     89.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        82356      4.10%     93.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        42169      2.10%     95.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        31326      1.56%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17953      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        11189      0.56%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9238      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23614      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2007596                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       840684                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1025113                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                164290                       # Number of memory references committed
system.switch_cpus6.commit.loads                99283                       # Number of loads committed
system.switch_cpus6.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            142286                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           926860                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        19992                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23614                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3230445                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2532256                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 450680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             840684                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1025113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       840684                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.970894                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.970894                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.336599                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.336599                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5187548                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1557445                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1187719                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          188004                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       164990                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        17178                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       114561                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          111215                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12490                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          571                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1919201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1066155                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             188004                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       123705                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               234933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55712                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         41389                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           118182                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        16714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2233965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.543189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.811427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1999032     89.48%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           32754      1.47%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19715      0.88%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           32088      1.44%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12294      0.55%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           29415      1.32%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5375      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9820      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           93472      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2233965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.075274                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.426875                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1904515                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        56778                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           234307                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          277                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38084                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        20104                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          358                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1209281                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38084                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1906486                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          30691                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        20388                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           232415                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         5897                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1206894                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1006                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1601750                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5497251                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5497251                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1265092                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          336624                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            16060                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       201732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        38771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          368                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8729                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1198462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1110397                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1174                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       237576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       505074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2233965                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.497052                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.124127                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1751808     78.42%     78.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       158781      7.11%     85.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       150013      6.72%     92.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        90403      4.05%     96.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        52168      2.34%     98.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        14079      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15996      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          398      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          319      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2233965                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2218     59.04%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           843     22.44%     81.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          696     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       880902     79.33%     79.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9616      0.87%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       181517     16.35%     96.55% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        38274      3.45%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1110397                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.444589                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3757                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003383                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4459684                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1436219                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1078908                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1114154                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1137                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        46114                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38084                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          25067                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          784                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1198634                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           64                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       201732                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        38771                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        18277                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1093124                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       177960                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17267                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              216222                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          163840                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             38262                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.437673                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1079423                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1078908                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           649578                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1484080                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.431981                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.437697                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       838994                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       958326                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       240328                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        16906                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2195881                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.436420                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.294730                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1831408     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       148196      6.75%     90.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        89687      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        29720      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45971      2.09%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        10107      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6651      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5857      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        28284      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2195881                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       838994                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        958326                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                192964                       # Number of memory references committed
system.switch_cpus7.commit.loads               155618                       # Number of loads committed
system.switch_cpus7.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            145613                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           841768                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        13280                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        28284                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3366251                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2435433                       # The number of ROB writes
system.switch_cpus7.timesIdled                  43684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 263618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             838994                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               958326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       838994                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.976878                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.976878                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.335922                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.335922                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5051993                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1423600                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1253917                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           172                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216053                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214397                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47079182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31071383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78150565                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47079182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31071383                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78150565                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47079182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31071383                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78150565                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545111.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930363.869048                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930363.869048                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930363.869048                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26977824                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72117682                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26977824                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72117682                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26977824                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72117682                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858543.833333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858543.833333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858543.833333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           115                       # number of replacements
system.l21.tagsinuse                      4095.012864                       # Cycle average of tags in use
system.l21.total_refs                          259831                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4211                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.702921                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          257.909609                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.599916                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    54.716604                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3767.786734                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003564                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.013359                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919870                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999759                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          372                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l21.Writeback_hits::total                  201                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          372                       # number of demand (read+write) hits
system.l21.demand_hits::total                     372                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          372                       # number of overall hits
system.l21.overall_hits::total                    372                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          101                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  116                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          101                       # number of demand (read+write) misses
system.l21.demand_misses::total                   116                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          101                       # number of overall misses
system.l21.overall_misses::total                  116                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5629686                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     52297470                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       57927156                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5629686                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     52297470                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        57927156                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5629686                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     52297470                       # number of overall miss cycles
system.l21.overall_miss_latency::total       57927156                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          473                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                488                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          473                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 488                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          473                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                488                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213531                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.237705                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213531                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.237705                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213531                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.237705                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 517796.732673                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 499372.034483                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 517796.732673                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 499372.034483                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 517796.732673                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 499372.034483                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  81                       # number of writebacks
system.l21.writebacks::total                       81                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          101                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             116                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          101                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              116                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          101                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             116                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     45071733                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     49618117                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     45071733                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     49618117                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     45071733                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     49618117                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.237705                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.237705                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.237705                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 446254.782178                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 427742.387931                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 446254.782178                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 427742.387931                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 446254.782178                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 427742.387931                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           479                       # number of replacements
system.l22.tagsinuse                      4091.728054                       # Cycle average of tags in use
system.l22.total_refs                          317599                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4573                       # Sample count of references to valid blocks.
system.l22.avg_refs                         69.450908                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          289.405553                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.467353                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   198.222201                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3591.632947                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.070656                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003044                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.048394                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.876864                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998957                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          467                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             470                       # number of Writeback hits
system.l22.Writeback_hits::total                  470                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          467                       # number of demand (read+write) hits
system.l22.demand_hits::total                     467                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          467                       # number of overall hits
system.l22.overall_hits::total                    467                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          421                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  434                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           42                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 42                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          463                       # number of demand (read+write) misses
system.l22.demand_misses::total                   476                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          463                       # number of overall misses
system.l22.overall_misses::total                  476                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      5452190                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    219981553                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      225433743                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data     20385724                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total     20385724                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      5452190                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    240367277                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       245819467                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      5452190                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    240367277                       # number of overall miss cycles
system.l22.overall_miss_latency::total      245819467                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          888                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                901                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          470                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              470                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           42                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          930                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 943                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          930                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                943                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.474099                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.481687                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.497849                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.504772                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.497849                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.504772                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 419399.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 522521.503563                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 519432.587558                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 485374.380952                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 485374.380952                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 419399.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 519151.786177                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 516427.451681                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 419399.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 519151.786177                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 516427.451681                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 276                       # number of writebacks
system.l22.writebacks::total                      276                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          421                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             434                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           42                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            42                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          463                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              476                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          463                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             476                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4518790                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    189753753                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    194272543                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data     17370124                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total     17370124                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4518790                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    207123877                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    211642667                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4518790                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    207123877                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    211642667                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.474099                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.481687                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.497849                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.504772                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.497849                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.504772                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 347599.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 450721.503563                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 447632.587558                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 413574.380952                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 413574.380952                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 347599.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 447351.786177                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 444627.451681                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 347599.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 447351.786177                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 444627.451681                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           481                       # number of replacements
system.l23.tagsinuse                      4091.771399                       # Cycle average of tags in use
system.l23.total_refs                          317600                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4573                       # Sample count of references to valid blocks.
system.l23.avg_refs                         69.451126                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          290.467514                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.472718                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   201.082001                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3587.749167                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.070915                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003045                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.049092                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.875915                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998968                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          468                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    468                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             471                       # number of Writeback hits
system.l23.Writeback_hits::total                  471                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          468                       # number of demand (read+write) hits
system.l23.demand_hits::total                     468                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          468                       # number of overall hits
system.l23.overall_hits::total                    468                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          420                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  433                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           44                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 44                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          464                       # number of demand (read+write) misses
system.l23.demand_misses::total                   477                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          464                       # number of overall misses
system.l23.overall_misses::total                  477                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      7096804                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    221828943                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      228925747                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data     21523008                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total     21523008                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      7096804                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    243351951                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       250448755                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      7096804                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    243351951                       # number of overall miss cycles
system.l23.overall_miss_latency::total      250448755                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          888                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                901                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          471                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              471                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           44                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          932                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 945                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          932                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                945                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.472973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.480577                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.497854                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.504762                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.497854                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.504762                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       545908                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 528164.150000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 528696.875289                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 489159.272727                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 489159.272727                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       545908                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 524465.411638                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 525049.800839                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       545908                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 524465.411638                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 525049.800839                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 278                       # number of writebacks
system.l23.writebacks::total                      278                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          420                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             433                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           44                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            44                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          464                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              477                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          464                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             477                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      6162222                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    191650308                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    197812530                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data     18359187                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total     18359187                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      6162222                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    210009495                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    216171717                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      6162222                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    210009495                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    216171717                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.472973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.480577                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.497854                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.504762                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.497854                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.504762                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 474017.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 456310.257143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 456841.870670                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 417254.250000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 417254.250000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 474017.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 452606.670259                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 453190.182390                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 474017.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 452606.670259                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 453190.182390                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           117                       # number of replacements
system.l24.tagsinuse                      4095.018843                       # Cycle average of tags in use
system.l24.total_refs                          259832                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4213                       # Sample count of references to valid blocks.
system.l24.avg_refs                         61.673867                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          257.907310                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.609323                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    54.826677                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3767.675533                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003567                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.013385                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.919843                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          373                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l24.Writeback_hits::total                  201                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          373                       # number of demand (read+write) hits
system.l24.demand_hits::total                     373                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          373                       # number of overall hits
system.l24.overall_hits::total                    373                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          102                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          102                       # number of demand (read+write) misses
system.l24.demand_misses::total                   117                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          102                       # number of overall misses
system.l24.overall_misses::total                  117                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6520647                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     51652322                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       58172969                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6520647                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     51652322                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        58172969                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6520647                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     51652322                       # number of overall miss cycles
system.l24.overall_miss_latency::total       58172969                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          475                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          475                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          475                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.214737                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.214737                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.214737                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 434709.800000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 506395.313725                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 497204.863248                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 434709.800000                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 506395.313725                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 497204.863248                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 434709.800000                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 506395.313725                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 497204.863248                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  82                       # number of writebacks
system.l24.writebacks::total                       82                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          102                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          102                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          102                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5443647                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     44324698                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     49768345                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5443647                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     44324698                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     49768345                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5443647                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     44324698                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     49768345                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 362909.800000                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 434555.862745                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 425370.470085                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 362909.800000                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 434555.862745                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 425370.470085                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 362909.800000                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 434555.862745                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 425370.470085                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           172                       # number of replacements
system.l25.tagsinuse                      4095.973002                       # Cycle average of tags in use
system.l25.total_refs                           73962                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.973002                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.274708                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    92.275121                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3912.450171                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019281                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002997                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.022528                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955188                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          314                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l25.Writeback_hits::total                   48                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          314                       # number of demand (read+write) hits
system.l25.demand_hits::total                     314                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          314                       # number of overall hits
system.l25.overall_hits::total                    314                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          159                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          159                       # number of demand (read+write) misses
system.l25.demand_misses::total                   172                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          159                       # number of overall misses
system.l25.overall_misses::total                  172                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      5101360                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     70466259                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       75567619                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      5101360                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     70466259                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        75567619                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      5101360                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     70466259                       # number of overall miss cycles
system.l25.overall_miss_latency::total       75567619                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          473                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          473                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          473                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.336152                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.336152                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.336152                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 392412.307692                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 443184.018868                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 439346.622093                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 392412.307692                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 443184.018868                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 439346.622093                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 392412.307692                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 443184.018868                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 439346.622093                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  25                       # number of writebacks
system.l25.writebacks::total                       25                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          159                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          159                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          159                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      4167366                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     59047885                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     63215251                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      4167366                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     59047885                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     63215251                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      4167366                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     59047885                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     63215251                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.336152                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.336152                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 320566.615385                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 371370.345912                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 367530.529070                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 320566.615385                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 371370.345912                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 367530.529070                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 320566.615385                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 371370.345912                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 367530.529070                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           473                       # number of replacements
system.l26.tagsinuse                      4091.455143                       # Cycle average of tags in use
system.l26.total_refs                          317592                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4568                       # Sample count of references to valid blocks.
system.l26.avg_refs                         69.525394                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          290.557661                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.472404                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   195.460211                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3592.964868                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.070937                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003045                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.047720                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.877189                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998890                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          464                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    464                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             470                       # number of Writeback hits
system.l26.Writeback_hits::total                  470                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          464                       # number of demand (read+write) hits
system.l26.demand_hits::total                     464                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          464                       # number of overall hits
system.l26.overall_hits::total                    464                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          412                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  425                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           44                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 44                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          456                       # number of demand (read+write) misses
system.l26.demand_misses::total                   469                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          456                       # number of overall misses
system.l26.overall_misses::total                  469                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6370254                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    219388979                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      225759233                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     20806748                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     20806748                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6370254                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    240195727                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       246565981                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6370254                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    240195727                       # number of overall miss cycles
system.l26.overall_miss_latency::total      246565981                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          876                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                889                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          470                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              470                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           44                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          920                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 933                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          920                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                933                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.470320                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.478065                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.495652                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.502680                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.495652                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.502680                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 490019.538462                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 532497.521845                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 531198.195294                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 472880.636364                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 472880.636364                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 490019.538462                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 526745.015351                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 525727.038380                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 490019.538462                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 526745.015351                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 525727.038380                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 272                       # number of writebacks
system.l26.writebacks::total                      272                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          412                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             425                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           44                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            44                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          456                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              469                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          456                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             469                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5436265                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    189788510                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    195224775                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     17645282                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     17645282                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5436265                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    207433792                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    212870057                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5436265                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    207433792                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    212870057                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.470320                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.478065                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.495652                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.502680                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.495652                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.502680                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 418174.230769                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 460651.723301                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 459352.411765                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 401029.136364                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 401029.136364                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 418174.230769                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 454898.666667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 453880.718550                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 418174.230769                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 454898.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 453880.718550                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           172                       # number of replacements
system.l27.tagsinuse                      4095.973223                       # Cycle average of tags in use
system.l27.total_refs                           73962                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l27.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.973223                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.266856                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    92.168830                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3912.564315                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019281                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002995                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.022502                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.955216                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          314                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l27.Writeback_hits::total                   48                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          314                       # number of demand (read+write) hits
system.l27.demand_hits::total                     314                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          314                       # number of overall hits
system.l27.overall_hits::total                    314                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          159                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          159                       # number of demand (read+write) misses
system.l27.demand_misses::total                   172                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          159                       # number of overall misses
system.l27.overall_misses::total                  172                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6523543                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     71104424                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       77627967                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6523543                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     71104424                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        77627967                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6523543                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     71104424                       # number of overall miss cycles
system.l27.overall_miss_latency::total       77627967                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          473                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          473                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          473                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.336152                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.336152                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.336152                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       501811                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 447197.635220                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 451325.389535                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       501811                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 447197.635220                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 451325.389535                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       501811                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 447197.635220                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 451325.389535                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  25                       # number of writebacks
system.l27.writebacks::total                       25                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          159                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          159                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          159                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5589364                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     59677659                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     65267023                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5589364                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     59677659                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     65267023                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5589364                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     59677659                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     65267023                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.336152                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.336152                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 429951.076923                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 375331.188679                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 379459.436047                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 429951.076923                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 375331.188679                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 379459.436047                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 429951.076923                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 375331.188679                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 379459.436047                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034901                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034901                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75140431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75140431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118098295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118098295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.598876                       # Cycle average of tags in use
system.cpu1.icache.total_refs               747245554                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1503512.181087                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.598876                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023396                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795832                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       118277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         118277                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       118277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          118277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       118277                       # number of overall hits
system.cpu1.icache.overall_hits::total         118277                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7302424                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7302424                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7302424                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7302424                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7302424                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7302424                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       118296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       118296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       118296                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       118296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       118296                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       118296                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 384338.105263                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 384338.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 384338.105263                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5755329                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5755329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5755329                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 383688.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   472                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117746823                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   728                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              161740.141484                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.353409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.646591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.618568                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.381432                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        81492                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          81492                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68293                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68293                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          156                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       149785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          149785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       149785                       # number of overall hits
system.cpu1.dcache.overall_hits::total         149785                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           99                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1741                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1741                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1741                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1741                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    349401427                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    349401427                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     39531938                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     39531938                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    388933365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    388933365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    388933365                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    388933365                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        83134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        83134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151526                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151526                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019751                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019751                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001448                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011490                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011490                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011490                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011490                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 212790.150426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 212790.150426                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 399312.505051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 399312.505051                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 223396.533601                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 223396.533601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 223396.533601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 223396.533601                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       485307                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       161769                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu1.dcache.writebacks::total              201                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1169                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1268                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     77429674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     77429674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     77429674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     77429674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     77429674                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     77429674                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 163699.099366                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.466445                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750398657                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1494818.041833                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.466445                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019978                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803632                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       106207                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         106207                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       106207                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          106207                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       106207                       # number of overall hits
system.cpu2.icache.overall_hits::total         106207                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6521142                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6521142                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6521142                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6521142                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6521142                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6521142                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       106225                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       106225                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       106225                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       106225                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       106225                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       106225                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000169                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000169                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000169                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000169                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000169                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 362285.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 362285.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 362285.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 362285.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 362285.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 362285.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5572290                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5572290                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5572290                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5572290                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5572290                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5572290                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 428637.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 428637.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 428637.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 428637.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 428637.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 428637.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   930                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               125056379                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1186                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              105443.827150                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   179.799569                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    76.200431                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.702342                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.297658                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        80237                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          80237                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        64407                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         64407                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          131                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          128                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       144644                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          144644                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       144644                       # number of overall hits
system.cpu2.dcache.overall_hits::total         144644                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2198                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2198                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          367                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2565                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2565                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2565                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2565                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    704052045                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    704052045                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    174662155                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    174662155                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    878714200                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    878714200                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    878714200                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    878714200                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        82435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        82435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        64774                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        64774                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       147209                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       147209                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       147209                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       147209                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.026663                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026663                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005666                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005666                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017424                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017424                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017424                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017424                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 320314.852138                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 320314.852138                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 475918.678474                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 475918.678474                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 342578.635478                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 342578.635478                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 342578.635478                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 342578.635478                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu2.dcache.writebacks::total              470                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1310                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1310                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          325                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          325                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1635                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          888                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          888                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          930                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          930                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          930                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          930                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    254743994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    254743994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     20734324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     20734324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    275478318                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    275478318                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    275478318                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    275478318                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.010772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000648                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000648                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006318                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006318                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006318                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006318                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 286873.867117                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 286873.867117                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 493674.380952                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 493674.380952                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 296213.245161                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 296213.245161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 296213.245161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 296213.245161                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               501.471809                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750398704                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1494818.135458                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.471809                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          489                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019987                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.783654                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.803641                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       106254                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         106254                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       106254                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          106254                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       106254                       # number of overall hits
system.cpu3.icache.overall_hits::total         106254                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9929579                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9929579                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9929579                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9929579                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9929579                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9929579                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       106272                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       106272                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       106272                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       106272                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       106272                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       106272                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000169                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000169                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000169                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000169                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000169                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 551643.277778                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 551643.277778                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 551643.277778                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 551643.277778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 551643.277778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 551643.277778                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7216904                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7216904                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7216904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7216904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7216904                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7216904                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 555146.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 555146.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 555146.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 555146.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 555146.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 555146.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   932                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               125056801                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1188                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              105266.667508                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   180.995923                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    75.004077                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.707015                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.292985                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        80542                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          80542                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        64518                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         64518                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          137                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          128                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       145060                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          145060                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       145060                       # number of overall hits
system.cpu3.dcache.overall_hits::total         145060                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2189                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2189                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          364                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          364                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2553                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2553                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2553                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    697420251                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    697420251                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    182008101                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    182008101                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    879428352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    879428352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    879428352                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    879428352                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        82731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        82731                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        64882                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        64882                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       147613                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       147613                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       147613                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       147613                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.026459                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026459                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005610                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005610                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017295                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017295                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017295                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017295                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 318602.216080                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 318602.216080                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 500022.255495                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 500022.255495                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 344468.606345                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 344468.606345                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 344468.606345                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 344468.606345                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          471                       # number of writebacks
system.cpu3.dcache.writebacks::total              471                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1301                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          320                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1621                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1621                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1621                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1621                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          888                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          888                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          932                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          932                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    256743351                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    256743351                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     21888208                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21888208                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    278631559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    278631559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    278631559                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    278631559                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.010734                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010734                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006314                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006314                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006314                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006314                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 289125.395270                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 289125.395270                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 497459.272727                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 497459.272727                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 298960.900215                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 298960.900215                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 298960.900215                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 298960.900215                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               496.608289                       # Cycle average of tags in use
system.cpu4.icache.total_refs               747245674                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1503512.422535                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.608289                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023411                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.795847                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118397                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118397                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118397                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118397                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118397                       # number of overall hits
system.cpu4.icache.overall_hits::total         118397                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8006648                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8006648                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8006648                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8006648                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8006648                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8006648                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118416                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118416                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118416                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118416                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 421402.526316                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 421402.526316                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 421402.526316                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 421402.526316                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 421402.526316                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 421402.526316                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6645460                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6645460                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6645460                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6645460                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6645460                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6645460                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 443030.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 443030.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 443030.666667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 443030.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 443030.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 443030.666667                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   475                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117746935                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              161076.518468                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   158.641021                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    97.358979                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.619691                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.380309                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        81568                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          81568                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68325                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68325                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          175                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          158                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       149893                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          149893                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       149893                       # number of overall hits
system.cpu4.dcache.overall_hits::total         149893                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1644                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          116                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1760                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1760                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    344788397                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    344788397                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     51800657                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     51800657                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    396589054                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    396589054                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    396589054                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    396589054                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        83212                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        83212                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       151653                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       151653                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       151653                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       151653                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019757                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019757                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001695                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001695                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011605                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011605                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011605                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011605                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 209725.302311                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 209725.302311                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 446557.387931                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 446557.387931                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 225334.689773                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 225334.689773                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 225334.689773                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 225334.689773                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       805868                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 268622.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu4.dcache.writebacks::total              201                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1169                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          116                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1285                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1285                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          475                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          475                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     76867004                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     76867004                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     76867004                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     76867004                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     76867004                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     76867004                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003132                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003132                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 161825.271579                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 161825.271579                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 161825.271579                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 161825.271579                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 161825.271579                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 161825.271579                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               538.273811                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643365177                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1193627.415584                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.273811                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019670                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.862618                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       118141                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         118141                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       118141                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          118141                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       118141                       # number of overall hits
system.cpu5.icache.overall_hits::total         118141                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5624026                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5624026                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5624026                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5624026                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5624026                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5624026                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       118155                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       118155                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       118155                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       118155                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       118155                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       118155                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000118                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000118                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 401716.142857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 401716.142857                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 401716.142857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 401716.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 401716.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 401716.142857                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5209260                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5209260                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5209260                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5209260                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5209260                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5209260                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 400712.307692                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 400712.307692                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 400712.307692                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   473                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150637081                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              206635.227709                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   143.674398                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   112.325602                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.561228                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.438772                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       159834                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         159834                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        37139                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         37139                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           86                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           86                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       196973                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          196973                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       196973                       # number of overall hits
system.cpu5.dcache.overall_hits::total         196973                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1673                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1673                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1673                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    411747384                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    411747384                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    411747384                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    411747384                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    411747384                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    411747384                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       161507                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       161507                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        37139                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        37139                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       198646                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       198646                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       198646                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       198646                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010359                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010359                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008422                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008422                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008422                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008422                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 246113.200239                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 246113.200239                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 246113.200239                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 246113.200239                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 246113.200239                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 246113.200239                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu5.dcache.writebacks::total               48                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1200                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1200                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1200                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          473                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          473                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          473                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     92342604                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     92342604                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     92342604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     92342604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     92342604                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     92342604                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002929                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002381                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002381                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002381                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002381                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 195227.492600                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 195227.492600                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 195227.492600                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.471495                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750398448                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1494817.625498                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.471495                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019986                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803640                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       105998                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         105998                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       105998                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          105998                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       105998                       # number of overall hits
system.cpu6.icache.overall_hits::total         105998                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7422996                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7422996                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7422996                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7422996                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7422996                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7422996                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       106014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       106014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       106014                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       106014                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       106014                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       106014                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 463937.250000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 463937.250000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 463937.250000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 463937.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 463937.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 463937.250000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6490979                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6490979                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6490979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6490979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6490979                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6490979                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 499306.076923                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 499306.076923                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 499306.076923                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 499306.076923                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 499306.076923                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 499306.076923                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   920                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125055999                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1176                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              106340.135204                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   179.936698                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    76.063302                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.702878                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.297122                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        79974                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          79974                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        64290                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         64290                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          131                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          128                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       144264                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          144264                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       144264                       # number of overall hits
system.cpu6.dcache.overall_hits::total         144264                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2154                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2154                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          373                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          373                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2527                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2527                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2527                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2527                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    686067062                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    686067062                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    178492070                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    178492070                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    864559132                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    864559132                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    864559132                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    864559132                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82128                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82128                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        64663                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        64663                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       146791                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       146791                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       146791                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       146791                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026227                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026227                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005768                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005768                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017215                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017215                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017215                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017215                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 318508.385330                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 318508.385330                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 478531.018767                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 478531.018767                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 342128.663237                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 342128.663237                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 342128.663237                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 342128.663237                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu6.dcache.writebacks::total              470                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1278                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1278                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          329                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          329                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1607                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1607                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1607                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1607                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          876                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          876                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           44                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          920                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          920                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          920                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          920                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    253920283                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    253920283                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     21171948                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     21171948                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    275092231                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    275092231                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    275092231                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    275092231                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000680                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000680                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006267                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006267                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006267                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006267                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 289863.336758                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 289863.336758                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 481180.636364                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 481180.636364                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 299013.294565                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 299013.294565                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 299013.294565                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 299013.294565                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               538.265959                       # Cycle average of tags in use
system.cpu7.icache.total_refs               643365202                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1193627.461967                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.265959                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019657                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.862606                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       118166                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         118166                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       118166                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          118166                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       118166                       # number of overall hits
system.cpu7.icache.overall_hits::total         118166                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7666911                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7666911                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7666911                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7666911                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7666911                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7666911                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       118182                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       118182                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       118182                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       118182                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       118182                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       118182                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000135                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000135                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 479181.937500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 479181.937500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 479181.937500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 479181.937500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 479181.937500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 479181.937500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6631443                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6631443                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6631443                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6631443                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6631443                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6631443                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       510111                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       510111                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       510111                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       510111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       510111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       510111                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   473                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               150637138                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              206635.305898                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   143.535353                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   112.464647                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.560685                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.439315                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       159857                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         159857                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        37173                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         37173                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           86                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           86                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       197030                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          197030                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       197030                       # number of overall hits
system.cpu7.dcache.overall_hits::total         197030                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1673                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1673                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1673                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    413458481                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    413458481                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    413458481                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    413458481                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    413458481                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    413458481                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       161530                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       161530                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        37173                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        37173                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       198703                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       198703                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       198703                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       198703                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010357                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010357                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008420                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008420                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008420                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008420                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 247135.971907                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 247135.971907                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 247135.971907                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 247135.971907                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 247135.971907                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 247135.971907                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu7.dcache.writebacks::total               48                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1200                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1200                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1200                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          473                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          473                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          473                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     92983727                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     92983727                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     92983727                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     92983727                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     92983727                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     92983727                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002380                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002380                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002380                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002380                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 196582.932347                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 196582.932347                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 196582.932347                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 196582.932347                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 196582.932347                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 196582.932347                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
