/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_m.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACLAYERTRAPARPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60f9,
        0,
        5,
        soc_MACLAYERTRAPARPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACLAYERTRAPDHCPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60fe,
        0,
        8,
        soc_MACLAYERTRAPDHCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACLAYERTRAPICMPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60fd,
        0,
        6,
        soc_MACLAYERTRAPICMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACLAYERTRAPIGMPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60fc,
        0,
        6,
        soc_MACLAYERTRAPIGMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MACSEC_CNTRLr */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2c5,
        0,
        3,
        soc_MACSEC_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MACSEC_CNTRL_BCM53314_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c5,
        0,
        3,
        soc_MACSEC_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MACSEC_CNTRL_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c500,
        0,
        4,
        soc_MACSEC_CNTRL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MACSEC_PROG_TX_CRCr */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2c4,
        0,
        1,
        soc_MACSEC_PROG_TX_CRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MACSEC_PROG_TX_CRC_BCM53314_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c4,
        0,
        1,
        soc_MACSEC_PROG_TX_CRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MACSEC_PROG_TX_CRC_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c400,
        0,
        1,
        soc_MACSEC_PROG_TX_CRC_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTAGEAGINGMODEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6267,
        0,
        3,
        soc_MACTAGEAGINGMODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTAGEAGINGRESOLUTIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6268,
        0,
        1,
        soc_MACTAGEAGINGRESOLUTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTAGEMACHINECONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6261,
        0,
        4,
        soc_MACTAGEMACHINECONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTAGEMACHINECURRENTINDEXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6262,
        0,
        1,
        soc_MACTAGEMACHINECURRENTINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTAGEMACHINEMETACYCLEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6264,
        0,
        1,
        soc_MACTAGEMACHINEMETACYCLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTAGEMACHINESTATUSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6263,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTAGEMACHINESTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTCAMENTRIESCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x621c,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTCAMENTRIESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTCPUREQUESTREQUEST_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6257,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MACTCPUREQUESTREQUEST_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTCPUREQUESTREQUEST_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6259,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_MACTCPUREQUESTREQUEST_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTCPUREQUESTTRIGGERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x625b,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTCPUREQUESTTRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTDIAGNOSTICSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x620c,
        0,
        3,
        soc_MACTDIAGNOSTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTDIAGNOSTICSINDEXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x620d,
        0,
        1,
        soc_MACTDIAGNOSTICSINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTDIAGNOSTICSKEYr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x620e,
        0,
        1,
        soc_MACTDIAGNOSTICSKEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTDIAGNOSTICSLOOKUPRESULTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6210,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_MACTDIAGNOSTICSLOOKUPRESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTDIAGNOSTICSREADRESULTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6212,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MACTDIAGNOSTICSREADRESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEMCDEFRAGCONFIGURATIONREGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6214,
        0,
        3,
        soc_MACTEMCDEFRAGCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTENTRIESCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x621b,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTENTRIESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTERRORCAMTABLEFULLCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6219,
        0,
        2,
        soc_MACTERRORCAMTABLEFULLCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTERRORCHANGEFAILNONEXISTCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6284,
        0,
        2,
        soc_MACTERRORCHANGEFAILNONEXISTCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTERRORCHANGEREQUESTOVERSTATICCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6285,
        0,
        2,
        soc_MACTERRORCHANGEREQUESTOVERSTATICCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTERRORDELETEUNKNOWNKEYCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6217,
        0,
        2,
        soc_MACTERRORDELETEUNKNOWNKEYCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTERRORLEARNREQUESTOVERSTATICCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6282,
        0,
        2,
        soc_MACTERRORLEARNREQUESTOVERSTATICCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTERRORREACHEDMAXENTRYLIMITCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6218,
        0,
        2,
        soc_MACTERRORREACHEDMAXENTRYLIMITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEVENTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x626f,
        0,
        1,
        soc_MACTEVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEVENTFIFOCONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6273,
        0,
        3,
        soc_MACTEVENTFIFOCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEVENTFIFOEVENTCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6278,
        0,
        2,
        soc_MACTEVENTFIFOEVENTCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEVENTFIFOEVENTDROPCOUNTERSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6275,
        0,
        6,
        soc_MACTEVENTFIFOEVENTDROPCOUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEVENTFIFOEVENTFIFOENTRYCOUNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6276,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTEVENTFIFOEVENTFIFOENTRYCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEVENTFIFOHIGHTHRESHOLDr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6274,
        0,
        1,
        soc_MACTEVENTFIFOHIGHTHRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTEVENTFIFOWATERMARKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6277,
        0,
        1,
        soc_MACTEVENTFIFOWATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTFIDDBCONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x626e,
        0,
        1,
        soc_MACTFIDDBCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTFLUMACHINECONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x626a,
        0,
        2,
        soc_MACTFLUMACHINECONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTFLUMACHINECURRENTINDEXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x626b,
        0,
        1,
        soc_MACTFLUMACHINECURRENTINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTFLUMACHINEENDINDEXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x626d,
        0,
        1,
        soc_MACTFLUMACHINEENDINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTFLUMACHINEHITCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6240,
        0,
        2,
        soc_MACTFLUMACHINEHITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTFLUMACHINESTATUSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x626c,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTFLUMACHINESTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTINGRESSLEARNTYPEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6247,
        0,
        1,
        soc_MACTINGRESSLEARNTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTINTERRUPTMASKREGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6012,
        0,
        28,
        soc_MACTINTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTINTERRUPTREGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6002,
        0,
        28,
        soc_MACTINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTKEYTABLEENTRYLIMITr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6208,
        0,
        1,
        soc_MACTKEYTABLEENTRYLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLEARNFILTERPROPERTIESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6246,
        0,
        6,
        soc_MACTLEARNFILTERPROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffcf33f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLEARNLOOKUPEGRESSLOOKUPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x624c,
        0,
        2,
        soc_MACTLEARNLOOKUPEGRESSLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLEARNLOOKUPGENERALCONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x624a,
        0,
        6,
        soc_MACTLEARNLOOKUPGENERALCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLEARNLOOKUPINGRESSLOOKUPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x624b,
        0,
        2,
        soc_MACTLEARNLOOKUPINGRESSLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLEARNNOTNEEDEDDROPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x624e,
        0,
        2,
        soc_MACTLEARNNOTNEEDEDDROPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6244,
        0,
        2,
        soc_MACTLOOKUPARBITERDESTINATIONLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLOOKUPARBITERLEARNLOOKUPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6245,
        0,
        2,
        soc_MACTLOOKUPARBITERLEARNLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6242,
        0,
        2,
        soc_MACTLOOKUPARBITERLINKLAYERLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLOOKUPARBITERSOURCELOOKUPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6243,
        0,
        2,
        soc_MACTLOOKUPARBITERSOURCELOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLOOKUPBURSTFIFOPROPERTIESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6249,
        0,
        3,
        soc_MACTLOOKUPBURSTFIFOPROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ff7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLOOKUPFILTERPROPERTIESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6248,
        0,
        6,
        soc_MACTLOOKUPFILTERPROPERTIESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0f33f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTLOOKUPLOOKUPMODEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x624d,
        0,
        4,
        soc_MACTLOOKUPLOOKUPMODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMANAGEMENTUNITCONFIGURATIONREGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6206,
        0,
        2,
        soc_MACTMANAGEMENTUNITCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMANAGEMENTUNITFAILURE_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6209,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MACTMANAGEMENTUNITFAILURE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMANAGEMENTUNITFAILURE_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x620b,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTMANAGEMENTUNITFAILURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQCONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x624f,
        0,
        3,
        soc_MACTMNGMNTREQCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000011ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQCOUNTERSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6250,
        0,
        8,
        soc_MACTMNGMNTREQCOUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQEXCEEDLIMITFIDr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6254,
        0,
        1,
        soc_MACTMNGMNTREQEXCEEDLIMITFIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQEXCEEDLIMITSTATICALLOWEDFIDr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6255,
        0,
        1,
        soc_MACTMNGMNTREQEXCEEDLIMITSTATICALLOWEDFIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQREQUESTCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6252,
        0,
        2,
        soc_MACTMNGMNTREQREQUESTCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQREQUESTFIFOENTRYCOUNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6251,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTMNGMNTREQREQUESTFIFOENTRYCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQREQUESTFIFOWATERMARKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6253,
        0,
        1,
        soc_MACTMNGMNTREQREQUESTFIFOWATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTMNGMNTREQSYSTEMVSINOTFOUNDSYSTEMVSIr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6256,
        0,
        1,
        soc_MACTMNGMNTREQSYSTEMVSINOTFOUNDSYSTEMVSIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTOLPREQUESTREQUESTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x625c,
        0,
        1,
        soc_MACTOLPREQUESTREQUESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTOLPREQUESTTRIGGERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6260,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTOLPREQUESTTRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTREPLYr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6279,
        0,
        1,
        soc_MACTREPLYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTREPLYFIFOCONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x627d,
        0,
        1,
        soc_MACTREPLYFIFOCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTREPLYFIFOREPLYCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6281,
        0,
        2,
        soc_MACTREPLYFIFOREPLYCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTREPLYFIFOREPLYDROPCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x627e,
        0,
        2,
        soc_MACTREPLYFIFOREPLYDROPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTREPLYFIFOREPLYFIFOENTRYCOUNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x627f,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTREPLYFIFOREPLYFIFOENTRYCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTREPLYFIFOWATERMARKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6280,
        0,
        1,
        soc_MACTREPLYFIFOWATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTREQUESTSCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6215,
        0,
        2,
        soc_MACTREQUESTSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTRESETSTATUSREGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6200,
        SOC_REG_FLAG_RO,
        1,
        soc_MACTRESETSTATUSREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6286,
        0,
        2,
        soc_MACTWARNINGCHANGENONEXISTFROMOTHERCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTWARNINGCHANGENONEXISTFROMSELFCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6287,
        0,
        2,
        soc_MACTWARNINGCHANGENONEXISTFROMSELFCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTWARNINGINSERTEDEXISTINGCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x621a,
        0,
        2,
        soc_MACTWARNINGINSERTEDEXISTINGCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MACTWARNINGLEARNOVEREXISTINGCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6283,
        0,
        2,
        soc_MACTWARNINGLEARNOVEREXISTINGCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_0r */
        soc_block_list[156],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_1r */
        soc_block_list[156],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAC_0_BCM53400_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x10300,
        0,
        1,
        soc_MAC_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAC_0_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x10300,
        0,
        1,
        soc_UNIMAC0_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAC_0_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x103,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_0_BCM56334_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_0_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x503,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_MAC_0_BCM56634_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_0_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_0_BCM56820_A0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_0_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x503,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x503,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_0_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x10300,
        0,
        1,
        soc_MAC_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x503,
        0,
        1,
        soc_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAC_1_BCM53400_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x10400,
        0,
        1,
        soc_MAC_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAC_1_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x10400,
        0,
        1,
        soc_UNIMAC0_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAC_1_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x104,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_1_BCM56334_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_1_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x504,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_MAC_1_BCM56634_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_1_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_1_BCM56820_A0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_1_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x504,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x504,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_1_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_1_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x10400,
        0,
        1,
        soc_MAC_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x504,
        0,
        1,
        soc_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08026d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011c00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d3c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013c00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d3a,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011d00,
        0,
        3,
        soc_EGR_CM_DBITS_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08026e,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d3d,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013d00,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d3b,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08026f,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d3e,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013e00,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d3c,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_CNTMAXSZr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_CNTMAXSZ_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_CNTMAXSZ_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_CNTMAXSZ_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_CNTMAXSZ_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_CNTMAXSZ_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_CORESPARE0r */
        soc_block_list[1],
        soc_portreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_CORESPARE0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x1b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_CORESPARE0_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_CORESPARE0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_CORESPARE0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x1b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_CORESPARE0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_CORESPARE0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_CTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56314_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_CTRL_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_CTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000021f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_CTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_CTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000021f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56634_B0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_MAC_CTRL_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000e1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_CTRL_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MAC_CTRL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_CTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_CTRL_BCM88230_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000039f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAC_GENERALCONFIGURATIONREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c60,
        0,
        9,
        soc_MAC_GENERALCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f0f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_HCFC_CTRLr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_HCFC_CTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_HCFC_CTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_HCFC_STATUSr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_HCFC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_HCFC_STATUS_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_HCFC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_HCFC_STATUS_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_HCFC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAC_INTERRUPTMASKREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c10,
        0,
        5,
        soc_MAC_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAC_INTERRUPTREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c00,
        0,
        5,
        soc_MAC_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAC_IN_MAC_VSIr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x8a,
        0,
        1,
        soc_MAC_IN_MAC_VSIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MAC_LIMIT_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080010,
        0,
        1,
        soc_MAC_LIMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAC_LIMIT_CONFIG_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000b,
        0,
        1,
        soc_MAC_LIMIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAC_LIMIT_ENABLEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x108000c,
        0,
        1,
        soc_CMIC_LED_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MAC_LIMIT_MEMORY_CONTROL_0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008e00,
        0,
        3,
        soc_MAC_LIMIT_MEMORY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MAC_LIMIT_MEMORY_CONTROL_1r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe008f00,
        0,
        3,
        soc_MAC_LIMIT_MEMORY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MAC_LIMIT_MEMORY_CONTROL_2r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009000,
        0,
        3,
        soc_MAC_LIMIT_MEMORY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MAC_LIMIT_MEMORY_CONTROL_3r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009100,
        0,
        3,
        soc_MAC_LIMIT_MEMORY_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MAC_LIMIT_PARITY_CONTROLr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001b00,
        0,
        4,
        soc_MAC_LIMIT_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080133,
        0,
        4,
        soc_MAC_LIMIT_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080308,
        0,
        3,
        soc_MAC_LIMIT_RAM_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080309,
        0,
        1,
        soc_MAC_LIMIT_RAM_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_0_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010d00,
        0,
        1,
        soc_MAC_LIMIT_RAM_DBGCTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010800,
        0,
        2,
        soc_MAC_LIMIT_RAM_DBGCTRL_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010900,
        0,
        3,
        soc_MAC_LIMIT_RAM_DBGCTRL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010e00,
        0,
        1,
        soc_MAC_LIMIT_RAM_DBGCTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010900,
        0,
        2,
        soc_MAC_LIMIT_RAM_DBGCTRL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010a00,
        0,
        1,
        soc_MAC_LIMIT_RAM_DBGCTRL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013b,
        0,
        4,
        soc_MAC_LIMIT_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080153,
        0,
        4,
        soc_MAC_LIMIT_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080183,
        0,
        4,
        soc_MAC_LIMIT_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_MODEr */
        soc_block_list[156],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000003a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM53314_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x111,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODE_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM53400_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x11100,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM56142_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11100,
        SOC_REG_FLAG_RO,
        5,
        soc_UNIMAC0_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAC_MODE_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x111,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000003a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_MODE_BCM56334_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000003a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_MODE_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x511,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_MAC_MODE_BCM56634_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000003a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_MODE_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000003a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM56820_A0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000003a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x511,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_MODE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x511,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_MODE_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000003a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11100,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_MAC_MODE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_MODE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x511,
        SOC_REG_FLAG_RO,
        5,
        soc_MAC_MODE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS0_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS0_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS0_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS10_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS10_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS10_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS11_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x14,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS11_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x14,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS11_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x14,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS12_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x15,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS12_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x15,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS12_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x15,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS13_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x16,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS13_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x16,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS13_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x16,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS14_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x17,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS14_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x17,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS14_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x17,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS15_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS15_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS15_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS1_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS1_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS1_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS2_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS2_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS2_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS3_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS3_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS3_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS4_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS4_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS4_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS5_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS5_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS5_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS6_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0xf,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS6_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xf,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS6_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xf,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS7_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS7_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS7_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS8_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x11,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS8_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x11,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS8_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x11,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_COS9_XOFF_CNTr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_COS9_XOFF_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_COS9_XOFF_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_MAC_PFC_CTRLr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_CTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MAC_PFC_CTRL_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_PFC_CTRL_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x5d0,
        0,
        5,
        soc_UNIMAC_PFC_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_CTRL_BCM56634_B0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MAC_PFC_CTRL_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_CTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_PFC_CTRL_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1d000,
        0,
        5,
        soc_MAC_PFC_CTRL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000037, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_PFC_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5d0,
        0,
        5,
        soc_UNIMAC_PFC_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_DAr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2c2,
        0,
        1,
        soc_MAC_PFC_DA_0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_1r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2c3,
        0,
        1,
        soc_MAC_PFC_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_PFC_DA_0_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x5c2,
        0,
        1,
        soc_MAC_PFC_DA_0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_0_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c2,
        0,
        1,
        soc_MAC_PFC_DA_0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_PFC_DA_0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c2,
        0,
        1,
        soc_MAC_PFC_DA_0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_0_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c200,
        0,
        1,
        soc_MAC_PFC_DA_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c2,
        0,
        1,
        soc_MAC_PFC_DA_0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_PFC_DA_1_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x5c3,
        0,
        1,
        soc_MAC_PFC_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_1_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c3,
        0,
        1,
        soc_MAC_PFC_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_PFC_DA_1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c3,
        0,
        1,
        soc_MAC_PFC_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_1_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c300,
        0,
        1,
        soc_MAC_PFC_DA_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_PFC_DA_1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c3,
        0,
        1,
        soc_MAC_PFC_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_DA_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_DA_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_PFC_FIELDr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_PFC_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x01018808, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_PFC_FIELD_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_PFC_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x01018808, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_PFC_FIELD_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_PFC_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x01018808, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_PFC_OPCODEr */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2c1,
        0,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_PFC_OPCODE_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x5c1,
        0,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_PFC_OPCODE_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c1,
        0,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_PFC_OPCODE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c1,
        0,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_PFC_OPCODE_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c100,
        0,
        1,
        soc_CLMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_PFC_OPCODE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c1,
        0,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_PFC_REFRESH_CTRLr */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2d1,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x7fff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x5d1,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5d1,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5d1,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1d100,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x7fff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5d1,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_PFC_TYPEr */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2c0,
        0,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_PFC_TYPE_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x5c0,
        0,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_PFC_TYPE_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c0,
        0,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_PFC_TYPE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c0,
        0,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MAC_PFC_TYPE_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c000,
        0,
        1,
        soc_CLMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_PFC_TYPE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5c0,
        0,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_RSV_MASKr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x221,
        0,
        1,
        soc_MAC_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24400,
        0,
        1,
        soc_MAC_RSV_MASK_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_MAC_RSV_MASK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21700,
        0,
        1,
        soc_MAC_RSV_MASK_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24400,
        0,
        1,
        soc_MAC_RSV_MASK_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x221,
        0,
        1,
        soc_MAC_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24400,
        0,
        1,
        soc_MAC_RSV_MASK_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24400,
        0,
        1,
        soc_MAC_RSV_MASK_BCM88650_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_RSV_MASK_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x221,
        0,
        1,
        soc_MAC_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_RXCTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x21f,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MAC_RXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x3a,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_RXCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MAC_RXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x28,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_RXCTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x28,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_RXCTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x3a,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_RXCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_RXCTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x28,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_RXCTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXCTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3a,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_RXCTRL_BCM88230_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000034, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGCNTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x53,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56142_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_MAC_RXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_MAC_RXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x53,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_MAC_RXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x53,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_MAC_RXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGFLDSr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x46,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_RXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_RXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x52,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_RXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x52,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_RXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_RXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x52,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_RXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MAC_RXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_RXLSSCTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x222,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x24,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x2b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x2b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x24,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x2b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXLSSCTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_RXLSSCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_RXLSSSTATr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x23e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x43,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x43,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXLSSSTAT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_RXLSSSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_RXMACSAr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x220,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x3b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x22,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x29,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x29,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x3b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x22,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x29,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXMACSA_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_RXMAXSZr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x221,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x23,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x2a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x2a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x23,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x2a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXMAXSZ_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_RXMUXCTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x204,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_RXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXMUXCTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_RXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXMUXCTRL_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_RXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXMUXCTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_RXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXMUXCTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_RXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXMUXCTRL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_RXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXMUXCTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_RXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_RXSPARE0r */
        soc_block_list[1],
        soc_portreg,
        1,
        0x223,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x25,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x2d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x2d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x25,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x2d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_RXSPARE0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MAC_STAT_UPDATE_MASKr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x222,
        0,
        1,
        soc_MAC_STAT_UPDATE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x218,
        0,
        1,
        soc_MAC_STAT_UPDATE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21800,
        0,
        1,
        soc_MAC_STAT_UPDATE_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x222,
        0,
        1,
        soc_MAC_STAT_UPDATE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x222,
        0,
        1,
        soc_MAC_STAT_UPDATE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_TXCTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x206,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_TXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03fffe00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_MAC_TXCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f807e00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_MAC_TXCTRL_BCM56504_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03807e00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MAC_TXCTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07807e00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MAC_TXCTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07807e00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_MAC_TXCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f807e00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MAC_TXCTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07807e00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_MAC_TXCTRL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f807e00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXCTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_MAC_TXCTRL_BCM88230_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffe03, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TXLLFCCTRLr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x44,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXLLFCCTRLr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXLLFCCTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXLLFCCTRLr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXLLFCCTRL_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXLLFCCTRLr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXLLFCCTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXLLFCCTRLr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXLLFCCTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXLLFCCTRLr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXLLFCCTRL_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXLLFCCTRLr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXLLFCCTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXLLFCCTRLr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TXLLFCMSGFLDSr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x45,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_TXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_TXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x51,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_TXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x51,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_TXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_TXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x51,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_TXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MAC_TXLLFCMSGFLDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_TXMACSAr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x207,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x1d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x1d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXMACSA_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_RXMACSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_TXMAXSZr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x208,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_TXMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005f6, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXMAXSZ_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CNTMAXSZr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_TXMUXCTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXMUXCTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXMUXCTRL_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXMUXCTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXMUXCTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXMUXCTRL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXMUXCTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MAC_TXMUXCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXPPPCTRLr */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPPPCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXPPPCTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPPPCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXPPPCTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPPPCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXPPPCTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPPPCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_TXPSETHRr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x209,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x1f,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x1f,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXPSETHR_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1f,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MAC_TXPSETHRr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_TXSPARE0r */
        soc_block_list[1],
        soc_portreg,
        1,
        0x20a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXSPARE0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXTIMESTAMPFIFOREADr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MAC_TXTIMESTAMPFIFOREADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXTIMESTAMPFIFOREAD_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MAC_TXTIMESTAMPFIFOREADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXTIMESTAMPFIFOREAD_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MAC_TXTIMESTAMPFIFOREADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_TXTIMESTAMPFIFOSTATUSr */
        soc_block_list[159],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_TXTIMESTAMPFIFOSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_TXTIMESTAMPFIFOSTATUS_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_TXTIMESTAMPFIFOSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_TXTIMESTAMPFIFOSTATUS_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_MAC_TXTIMESTAMPFIFOSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_TX_STATUSr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x303,
        SOC_REG_FLAG_RO,
        1,
        soc_MAC_TX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAC_TX_STATUS_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x303,
        SOC_REG_FLAG_RO,
        1,
        soc_MAC_TX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_XGXS_CTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x201,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MAC_XGXS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_XGXS_CTRL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_XGXS_CTRL_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS,
        15,
        soc_MAC_XGXS_CTRL_BCM56504_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_XGXS_CTRL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_XGXS_CTRL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_XGXS_CTRL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_XGXS_CTRL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MAC_XGXS_STATr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x202,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_MAC_XGXS_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAC_XGXS_STAT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAC_XGXS_STAT_BCM56504_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_MAC_XGXS_STAT_BCM56504_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAC_XGXS_STAT_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAC_XGXS_STAT_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAC_XGXS_STAT_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MAC_XGXS_STAT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAID_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801f1,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAID_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801f2,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAID_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801f3,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08018c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010800,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010600,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d22,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012200,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d26,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08018d,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010900,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010700,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d27,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d23,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012300,
        0,
        3,
        soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d28,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012400,
        0,
        3,
        soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MALGCONFIGURATIONSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x3b,
        0,
        6,
        soc_MALGCONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MALPRIORITY3INDEX0_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59ff,
        0,
        4,
        soc_MALPRIORITY3INDEX0_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MALPRIORITY3INDEX12_15r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a02,
        0,
        4,
        soc_MALPRIORITY3INDEX12_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MALPRIORITY3INDEX4_7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a00,
        0,
        4,
        soc_MALPRIORITY3INDEX4_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MALPRIORITY3INDEX8_11r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a01,
        0,
        4,
        soc_MALPRIORITY3INDEX8_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MALRESET1r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x520a,
        0,
        5,
        soc_MALRESET1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MALRESET2r */
        soc_block_list[50],
        soc_genreg,
        1,
        0x520b,
        0,
        11,
        soc_MALRESET2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MANUALQUEUEOPERATIONr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x380,
        0,
        10,
        soc_MANUALQUEUEOPERATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a5d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPOFPTOMIRRCHANNEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a5f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPOFPTOMIRRCHANNEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a61,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPOFPTOMIRRCHANNEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a63,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPOFPTOMIRRCHANNEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a65,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPOFPTOMIRRCHANNEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_5r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a67,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPOFPTOMIRRCHANNEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_6r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a69,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPOFPTOMIRRCHANNEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPOFPTOMIRRCHANNEL_7r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a6b,
        0,
        1,
        soc_MAPOFPTOMIRRCHANNEL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONFORCPUPORTSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59dc,
        0,
        1,
        soc_MAPPINGCONFIGURATIONFORCPUPORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONFORRECYCLINGPORTS_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONFORRECYCLINGPORTS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONFORRECYCLINGPORTS_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59db,
        0,
        1,
        soc_MAPPINGCONFIGURATIONFORRECYCLINGPORTS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL0INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x599c,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL0INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL0INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5999,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL0INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL0INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x599b,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL0INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL10INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c4,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL10INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL10INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL10INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL10INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c3,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL10INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL11INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c8,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL11INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL11INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL11INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL11INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c7,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL11INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL12INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59cc,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL12INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL12INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL12INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL12INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59cb,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL12INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL13INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d0,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL13INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL13INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59cd,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL13INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL13INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59cf,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL13INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL14INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d4,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL14INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL14INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL14INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL14INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d3,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL14INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL15INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d8,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL15INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL15INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL15INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL15INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59d7,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL15INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL1INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a0,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL1INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL1INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x599d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL1INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL1INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x599f,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL1INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL2INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a4,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL2INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL2INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL2INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL2INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a3,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL2INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL3INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a8,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL3INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL3INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL3INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL3INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a7,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL3INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL4INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59ac,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL4INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL4INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59a9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL4INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL4INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59ab,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL4INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL5INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b0,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL5INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL5INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59ad,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL5INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL5INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59af,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL5INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL6INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b4,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL6INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL6INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL6INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL6INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b3,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL6INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL7INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b8,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL7INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL7INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL7INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL7INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b7,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL7INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL8INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59bc,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL8INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL8INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59b9,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL8INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL8INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59bb,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL8INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL9INSGMIIr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59c0,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL9INSGMIIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL9INSPAUI_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59bd,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAPPINGCONFIGURATIONMAL9INSPAUI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGCONFIGURATIONMAL9INSPAUI_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x59bf,
        0,
        1,
        soc_MAPPINGCONFIGURATIONMAL9INSPAUI_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGQUEUETYPETOSNOOPPACKETr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x971,
        0,
        1,
        soc_MAPPINGQUEUETYPETOSNOOPPACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAPPINGTRAFFICCLASSr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x864,
        0,
        1,
        soc_MAPPINGTRAFFICCLASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELCONFIGURATIONREGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58bd,
        0,
        7,
        soc_MARVELCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ff3311, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELDXFORWARDLOWPRTABLE_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58be,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELDXFORWARDLOWPRTABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELDXFORWARDLOWPRTABLE_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58c0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELDXFORWARDLOWPRTABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58ca,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58cc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58ce,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58d4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58d6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLECPU_7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58d8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLECPU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLEOTHER_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58c2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLEOTHER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLEOTHER_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58c4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLEOTHER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLEOTHER_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58c6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLEOTHER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MARVELPORTMAPTABLEOTHER_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58c8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MARVELPORTMAPTABLEOTHER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MASKALLINTERRUPTSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_MASKALLINTERRUPTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MASKCHECKBWTOPACKETDESCRIPTORr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a6e,
        0,
        5,
        soc_MASKCHECKBWTOPACKETDESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MASKEDIQMEVENTCOUNTERr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3de,
        0,
        2,
        soc_MASKEDIQMEVENTCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAXBUCKETr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x68,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MAXBUCKETCONFIGr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x60,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG1r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000020,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG1_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000020,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRMETERINGCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa00004e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        8,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_64_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa00004e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        35,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_64_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        48,
        0xa000060,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        24,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_64_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        79,
        0xa000200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        42,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        4,
        0x83,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x19c00,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MAXBUCKETCONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x19c,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MAXBUCKETCONFIG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x19c00,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MAXBUCKETCONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x83,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x60,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000010,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MAXBUCKETCONFIG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000018,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MAXBUCKETCONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAXBUCKETCONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000018,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAXBUCKETMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80078,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAXBUCKETMEMDEBUG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030700,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MAXBUCKETMEMDEBUG_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8005b,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAXBUCKETMEMDEBUG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030700,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAXBUCKETMEMDEBUG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80043,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MAXBUCKET_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        4,
        0x8b,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MAXBUCKET_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x1bc00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x1bc,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x1bc00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKET_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x8b,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa000082,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        35,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa000082,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        8,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        48,
        0xa000090,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        24,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000018,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000028,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MAXBUCKET_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        79,
        0xa000300,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MAXBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        42,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MAXBUCKET_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000030,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_CPUPORTMAXBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXCRBALr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3b1,
        0,
        2,
        soc_MAXCRBALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_MAXFRr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x108,
        0,
        1,
        soc_FE_MAXFr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MAXFR_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x108,
        0,
        1,
        soc_FE_MAXFr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXFSMRQREQQUEUESr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3b2,
        0,
        2,
        soc_MAXFSMRQREQQUEUESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXIMUMANDMINIMUMPACKETSIZEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5869,
        0,
        2,
        soc_MAXIMUMANDMINIMUMPACKETSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff1ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXIMUMOCCUPANCYQUEUESIZE0r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x568,
        0,
        2,
        soc_MAXIMUMOCCUPANCYQUEUESIZE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXIMUMOCCUPANCYQUEUESIZE1r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x569,
        SOC_REG_FLAG_RO,
        1,
        soc_MAXIMUMOCCUPANCYQUEUESIZE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXIMUM_BASE_INDEXr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3667,
        0,
        1,
        soc_MAXIMUM_BASE_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXPORTQUEUESIZEr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3b3,
        0,
        3,
        soc_MAXPORTQUEUESIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MAXREPLICATIONSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b0d,
        0,
        1,
        soc_MAXREPLICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801eb,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010600,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010400,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08018a,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e011c00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d20,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08018b,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010700,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010500,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801ec,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1d,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e011d00,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d21,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801ed,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1e,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e011e00,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d22,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801f4,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010c00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010a00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080190,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d25,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012500,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d29,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080191,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010d00,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010b00,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801f5,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d26,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012600,
        0,
        3,
        soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d2a,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801f6,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d27,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012700,
        0,
        3,
        soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MA_STATE_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d2b,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MBISTCLOCKPOWERDOWNREGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1dd,
        0,
        1,
        soc_MBISTCLOCKPOWERDOWNREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MBISTRESETSr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x4e0a,
        0,
        3,
        soc_MBISTRESETSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MB_MEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MB_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MB_MEMDEBUG_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000200,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_MCAST_STORM_CONTROLr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xb000002,
        0,
        2,
        soc_BCAST_STORM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MCAST_STORM_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xc000002,
        0,
        2,
        soc_BCAST_STORM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCFIFOMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080021,
        0,
        6,
        soc_MCFIFOMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCFIFOMEMDEBUG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46002100,
        0,
        3,
        soc_CELLLINKMEMDEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCFIFO_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6e000000,
        0,
        1,
        soc_MCFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MCFP_MEM_DEBUG_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002400,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MCI0THr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x593b,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MCI0THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MCI1THr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x593d,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MCI0THr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MCPRIORITYLOOKUPTABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5890,
        0,
        1,
        soc_MCPRIORITYLOOKUPTABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MCQE_MEM_DEBUG_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002200,
        0,
        2,
        soc_CELL_LINK_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MCQN_MEM_DEBUG_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002300,
        0,
        2,
        soc_CELL_LINK_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080000,
        0,
        2,
        soc_MCQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_CONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000200,
        0,
        1,
        soc_MCQ_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_DIS_IPMC_REPLICATION0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080033,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MCQ_DIS_IPMC_REPLICATION0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_DIS_IPMC_REPLICATION1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080034,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MCQ_DIS_IPMC_REPLICATION0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_ERRINTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080020,
        0,
        3,
        soc_MCQ_ERRINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REGr */
        soc_block_list[5],
        soc_portreg,
        5,
        0x1b000100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ff0, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REG_56r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x6c050000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REG_32_35r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        70,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REG_32_35r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x6c010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REG_32_35r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        61,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REG_36_39r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x6c020000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        71,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REG_48_55r */
        soc_block_list[5],
        soc_portreg,
        10,
        0x6c040000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REG_48_55r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        63,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REG_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        10,
        0x6c030000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        67,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REG_CPUr */
        soc_block_list[5],
        soc_portreg,
        48,
        0x6c060000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REG_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        68,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_FIFO_BASE_REG_PASSTHRUr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x6c070000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MCQ_FIFO_BASE_REG_PASSTHRUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        65,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_FIFO_EMPTY_REGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1b000110,
        SOC_REG_FLAG_RO,
        1,
        soc_MCQ_FIFO_EMPTY_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_GRPTBLERRPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080012,
        SOC_REG_FLAG_RO,
        2,
        soc_MCQ_GRPTBLERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_IPMCREP_SRCHFAIL0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080030,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MCQ_IPMCREP_SRCHFAIL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_IPMCREP_SRCHFAIL1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080032,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MCQ_IPMCREP_SRCHFAIL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_IPMC_FAST_FLUSHr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6e003500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MCQ_IPMC_FAST_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_IPMC_FAST_FLUSH0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080035,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MCQ_IPMC_FAST_FLUSH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_IPMC_FAST_FLUSH1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080036,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MCQ_IPMC_FAST_FLUSH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_IPMC_REPLICATION_STAT0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080037,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MCQ_IPMC_REPLICATION_STAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_IPMC_REPLICATION_STAT1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080038,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MCQ_IPMC_REPLICATION_STAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_MCFIFOERRPORTBMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46004400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MCQ_MCFIFOERRPORTBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_MCFIFOERRPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080011,
        SOC_REG_FLAG_RO,
        2,
        soc_MCQ_MCFIFOERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_MCFIFOERRPTR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46004000,
        SOC_REG_FLAG_RO,
        1,
        soc_MCQ_MCFIFOERRPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MCQ_REPLHEADERRPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6e001300,
        SOC_REG_FLAG_RO,
        1,
        soc_MCQ_REPLHEADERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MCQ_VLANTBLERRPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1b080013,
        SOC_REG_FLAG_RO,
        2,
        soc_MCQ_VLANTBLERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_POWER_DOWN_CONTROLr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006028,
        0,
        2,
        soc_MCS_MEM_POWER_DOWN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_POWER_DOWN_CONTROL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006028,
        0,
        2,
        soc_MCS_MEM_POWER_DOWN_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_POWER_DOWN_CONTROL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006028,
        0,
        2,
        soc_MCS_MEM_POWER_DOWN_CONTROL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_POWER_DOWN_CONTROL_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006028,
        0,
        2,
        soc_MCS_MEM_POWER_DOWN_CONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_POWER_DOWN_INPUTSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700602c,
        0,
        16,
        soc_MCS_MEM_POWER_DOWN_INPUTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_POWER_DOWN_INPUTS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700602c,
        0,
        16,
        soc_MCS_MEM_POWER_DOWN_INPUTS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_POWER_DOWN_INPUTS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700602c,
        0,
        16,
        soc_MCS_MEM_POWER_DOWN_INPUTS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006070,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006074,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006078,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_4r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700607c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_5r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006080,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_6r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006084,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_7r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006088,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_8r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700608c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_9r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006090,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_10r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006094,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_11r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006098,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_12r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700609c,
        0,
        6,
        soc_MCS_MEM_TM_CONTROL_REG_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_10_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006094,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_10_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_10_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006094,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_10_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_10_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006094,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_10_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_11_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006098,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_11_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_11_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006098,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_11_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_11_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006098,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_11_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_12_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700609c,
        0,
        2,
        soc_MCS_MEM_TM_CONTROL_REG_12_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_12_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700609c,
        0,
        6,
        soc_MCS_MEM_TM_CONTROL_REG_12_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_12_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700609c,
        0,
        6,
        soc_MCS_MEM_TM_CONTROL_REG_12_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006070,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006070,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_1_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006070,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006074,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006074,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_2_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006074,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006078,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006078,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_3_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006078,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_4_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700607c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_4_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700607c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_4_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_4_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700607c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_4_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_5_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006080,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_5_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_5_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006080,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_5_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_5_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006080,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_5_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_6_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006084,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_6_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_6_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006084,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_6_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_6_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006084,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_6_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_7_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006088,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_7_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_7_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006088,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_7_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_7_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006088,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_7_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_8_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700608c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_8_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_8_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700608c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_8_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_8_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700608c,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_8_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_9_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006090,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_9_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_9_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006090,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_9_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_9_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7006090,
        0,
        7,
        soc_MCS_MEM_TM_CONTROL_REG_9_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MC_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080606,
        0,
        2,
        soc_MC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MC_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080607,
        0,
        2,
        soc_MC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MC_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080608,
        0,
        2,
        soc_MC_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MC_CONTROL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080615,
        0,
        4,
        soc_MC_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MC_CONTROL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080616,
        0,
        2,
        soc_MC_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080005,
        0,
        2,
        soc_MC_CONTROL_1_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000500,
        0,
        2,
        soc_MC_CONTROL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080005,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000500,
        0,
        2,
        soc_MC_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080006,
        0,
        2,
        soc_MC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000500,
        0,
        2,
        soc_MC_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080610,
        0,
        2,
        soc_MC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MC_CONTROL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6001000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MC_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080006,
        0,
        2,
        soc_MC_CONTROL_2_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000600,
        0,
        2,
        soc_MC_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000600,
        0,
        2,
        soc_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080006,
        0,
        2,
        soc_EGR_MC_CONTROL_2_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080006,
        0,
        2,
        soc_MC_CONTROL_2_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002400,
        0,
        2,
        soc_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080007,
        0,
        2,
        soc_MC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002f00,
        0,
        2,
        soc_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080681,
        0,
        2,
        soc_MC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MC_CONTROL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa008100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080007,
        0,
        2,
        soc_MC_CONTROL_3_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000700,
        0,
        2,
        soc_MC_CONTROL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000700,
        0,
        2,
        soc_MC_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080007,
        0,
        2,
        soc_MC_CONTROL_3_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080007,
        0,
        2,
        soc_MC_CONTROL_3_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x14000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002500,
        0,
        2,
        soc_MC_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080008,
        0,
        2,
        soc_MC_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003000,
        0,
        2,
        soc_MC_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080682,
        0,
        2,
        soc_MC_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MC_CONTROL_3_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa008200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MC_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080008,
        0,
        2,
        soc_MC_CONTROL_4_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000800,
        0,
        2,
        soc_MC_CONTROL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6000800,
        0,
        2,
        soc_MC_CONTROL_4_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080008,
        0,
        2,
        soc_MC_CONTROL_4_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080608,
        0,
        3,
        soc_MC_CONTROL_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000800,
        0,
        3,
        soc_MC_CONTROL_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1080009,
        0,
        2,
        soc_MC_CONTROL_4_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000800,
        0,
        2,
        soc_MC_CONTROL_4_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080608,
        0,
        4,
        soc_MC_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MC_CONTROL_4_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_MC_CONTROL_4_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MC_CONTROL_5_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080609,
        0,
        2,
        soc_MC_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MC_CONTROL_5_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_MC_CONTROL_5_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MC_DISTRIBUTION_MAPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3674,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MC_DISTRIBUTION_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MC_TRAVERSE_RATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3682,
        0,
        1,
        soc_MC_TRAVERSE_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MDIOCFGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x80,
        0,
        6,
        soc_MDIOCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MDIOOPr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x81,
        0,
        7,
        soc_MDIOOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MDIOSTATr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_RO,
        8,
        soc_MDIOSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MEFL2CPDROPBITMAP_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEFL2CPDROPBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MEFL2CPDROPBITMAP_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEFL2CPDROPBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MEFL2CPPEERBITMAP_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEFL2CPPEERBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MEFL2CPPEERBITMAP_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEFL2CPPEERBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MEFL2CPTRANSPARENTBITMAP_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61b3,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEFL2CPTRANSPARENTBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MEFL2CPTRANSPARENTBITMAP_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61b5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEFL2CPTRANSPARENTBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MEM0_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a002800,
        0,
        2,
        soc_MEM0_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTRr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1008001f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_ENQ_IPMCGRP_TBL_PARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTR_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x10080050,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTR_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        9,
        0x10080050,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_PP_DBE_LOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTR_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        7,
        0x10080050,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080023,
        SOC_REG_FLAG_RO,
        1,
        soc_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080060,
        SOC_REG_FLAG_RO,
        1,
        soc_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080060,
        SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080060,
        SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr */
        soc_block_list[5],
        soc_genreg,
        2,
        0x10080024,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080070,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_PP_DBE_LOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080070,
        SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0x10080070,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_PP_DBE_LOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080026,
        SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080071,
        SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080078,
        SOC_REG_FLAG_RO,
        1,
        soc_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MEMFAILINTMASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80030,
        0,
        10,
        soc_MEMFAILINTMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MEMFAILINTMASK_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80027,
        0,
        9,
        soc_MEMFAILINTMASK_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MEMFAILINTMASK_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2098000,
        0,
        15,
        soc_MEMFAILINTMASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MEMFAILINTMASK_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003f,
        0,
        12,
        soc_MEMFAILINTMASK_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MEMFAILINTMASK_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028000,
        0,
        16,
        soc_MEMFAILINTMASK_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MEMFAILINTMASK_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80035,
        0,
        9,
        soc_MEMFAILINTMASK_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MEMFAILINTMASK_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80027,
        0,
        10,
        soc_MEMFAILINTMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MEMFAILINTMASK_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80040,
        0,
        10,
        soc_MEMFAILINTMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MEMFAILINTSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80031,
        0,
        11,
        soc_MEMFAILINTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MEMFAILINTSTATUS_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80028,
        0,
        10,
        soc_MEMFAILINTSTATUS_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MEMFAILINTSTATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2098100,
        0,
        15,
        soc_MEMFAILINTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MEMFAILINTSTATUS_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80040,
        0,
        13,
        soc_MEMFAILINTSTATUS_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MEMFAILINTSTATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028100,
        0,
        17,
        soc_MEMFAILINTSTATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MEMFAILINTSTATUS_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80036,
        0,
        10,
        soc_MEMFAILINTSTATUS_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MEMFAILINTSTATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80028,
        0,
        11,
        soc_MEMFAILINTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MEMFAILINTSTATUS_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80041,
        0,
        11,
        soc_MEMFAILINTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MEMFAILINT_CLRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2098300,
        SOC_REG_FLAG_WO,
        15,
        soc_MEMFAILINT_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MEMORYCONFIGURATIONREGISTERr */
        soc_block_list[66],
        soc_genreg,
        1,
        0x4e04,
        0,
        3,
        soc_MEMORYCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00070003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MEMORY_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208013c,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MEMORY_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208013d,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MEMORY_TM_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa016200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MEMORY_TM_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MEMORY_TM_0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa016200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MEMORY_TM_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MEMORY_TM_1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa016300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MEMPDACTRr */
        soc_block_list[5],
        soc_genreg,
        2,
        0x2140600,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MEMPDACTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MEM_CORRUPT_CTL_BITMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2143800,
        0,
        10,
        soc_MEM_CORRUPT_CTL_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MEM_CTRL_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2057c00,
        0,
        13,
        soc_MEM_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MEM_ERR_CNT0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2098400,
        0,
        1,
        soc_MEM_ERR_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_MEM_FAIL_INT_CTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080003,
        0,
        1,
        soc_MEM_FAIL_INT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_CTR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        0,
        1,
        soc_MEM_FAIL_INT_CTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_CTR_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080009,
        0,
        1,
        soc_MEM_FAIL_INT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        0,
        27,
        soc_MEM_FAIL_INT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_EN_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        SOC_REG_FLAG_64_BITS,
        38,
        soc_MEM_FAIL_INT_EN_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MEM_FAIL_INT_EN_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        0,
        24,
        soc_MEM_FAIL_INT_EN_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MEM_FAIL_INT_EN_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        0,
        27,
        soc_MEM_FAIL_INT_EN_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_EN_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        0,
        31,
        soc_MEM_FAIL_INT_EN_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MEM_FAIL_INT_EN_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        0,
        28,
        soc_MEM_FAIL_INT_EN_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_EN_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        0,
        7,
        soc_MEM_FAIL_INT_EN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        0,
        27,
        soc_MEM_FAIL_INT_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_STAT_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        SOC_REG_FLAG_64_BITS,
        38,
        soc_MEM_FAIL_INT_STAT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        0,
        24,
        soc_MEM_FAIL_INT_STAT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        0,
        27,
        soc_MEM_FAIL_INT_STAT_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        0,
        31,
        soc_MEM_FAIL_INT_STAT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        0,
        28,
        soc_MEM_FAIL_INT_STAT_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        0,
        7,
        soc_MEM_FAIL_INT_STAT_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MEM_SER_FIFO_STSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32011600,
        SOC_REG_FLAG_RO,
        2,
        soc_MEM_SER_FIFO_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGYDELAYTESTCELLSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x5a03,
        0,
        3,
        soc_MESH_TOPOLOGYDELAYTESTCELLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGYENABLERSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x5a00,
        0,
        7,
        soc_MESH_TOPOLOGYENABLERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x81ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_ECC_INTERRUPT_REGISTERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_RO,
        2,
        soc_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c4,
        SOC_REG_FLAG_RO,
        2,
        soc_MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xc1,
        0,
        1,
        soc_MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xc2,
        0,
        1,
        soc_MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xf4,
        0,
        1,
        soc_MESH_TOPOLOGY_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GLOBAL_REGr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x5a,
        0,
        2,
        soc_MESH_TOPOLOGY_GLOBAL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000610, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GLOBAL_REG_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x5b,
        0,
        1,
        soc_MESH_TOPOLOGY_GLOBAL_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GLOBAL_REG_BCM88750_B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x5a,
        0,
        2,
        soc_MESH_TOPOLOGY_GLOBAL_REG_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000610, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GTIMER_CONFIGURATIONr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_GTIMER_TRIGGERr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INDIRECT_FORCE_BUBBLE_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INITr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x103,
        0,
        4,
        soc_MESH_TOPOLOGY_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INIT_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x103,
        0,
        4,
        soc_MESH_TOPOLOGY_INIT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INIT_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x103,
        0,
        4,
        soc_MESH_TOPOLOGY_INIT_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INTERNALr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x102,
        0,
        4,
        soc_MESH_TOPOLOGY_INTERNALr_fields,
        SOC_RESET_VAL_DEC(0x00200040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_INTERRUPT_REGISTER_TESTr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_INTERRUPTSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_MESH_TOPOLOGY_MESH_INTERRUPTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_INTERRUPTS_MASKSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_MESH_TOPOLOGY_MESH_INTERRUPTS_MASKSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_STATUSESr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_MESH_STATUSESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_STATUSES_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        5,
        soc_MESH_TOPOLOGY_MESH_STATUSES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_TOPOLOGYr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x100,
        0,
        11,
        soc_MESH_TOPOLOGY_MESH_TOPOLOGYr_fields,
        SOC_RESET_VAL_DEC(0x00140000, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_TOPOLOGY_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x101,
        0,
        3,
        soc_MESH_TOPOLOGY_MESH_TOPOLOGY_2r_fields,
        SOC_RESET_VAL_DEC(0x01f1fff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f3fff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_TOPOLOGY_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x100,
        0,
        13,
        soc_MESH_TOPOLOGY_MESH_TOPOLOGY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00147000, 0x00000000)
        SOC_RESET_MASK_DEC(0x9ffff303, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_TOPOLOGY_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x100,
        0,
        11,
        soc_MESH_TOPOLOGY_MESH_TOPOLOGY_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00140000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_TOPOLOGY_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x100,
        0,
        12,
        soc_MESH_TOPOLOGY_MESH_TOPOLOGY_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00147000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8ffe73ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0107r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x107,
        0,
        2,
        soc_MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0107r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0000r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_MESH_TOPOLOGY_REG_0000r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0010r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_ECI_REG_0270r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0018r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0018r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_50r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_50r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_51r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_51r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_52r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_52r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_53r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_53r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0054r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0058r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x58,
        0,
        1,
        soc_BRDC_FSRD_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0085r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_86r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_86r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_88r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_88r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0090r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0091r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0092r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0093r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0101r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x101,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_0101r_fields,
        SOC_RESET_VAL_DEC(0x01f1fff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f3fff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0102r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x102,
        0,
        4,
        soc_MESH_TOPOLOGY_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00200040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0104r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0105r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0106r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x106,
        0,
        1,
        soc_EGQ_REG_00DAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0107r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x107,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_0107r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0108r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0109r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0110r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x110,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0111r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x111,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0112r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x112,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0113r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x113,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_0113r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0114r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x114,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0114r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0115r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0111r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0116r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x116,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_0116r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffff7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0117r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x117,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_0117r_fields,
        SOC_RESET_VAL_DEC(0x000000b0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0118r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0113_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0000_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_0000r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0000_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_MESH_TOPOLOGY_REG_0000_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0010_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_ECI_REG_0001r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0010_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_0010r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0054_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_CCS_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00B1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00B2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00B4r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00B5r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00B7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00B8r */
        soc_block_list[65],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00BAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00BBr */
        soc_block_list[65],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00BDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_00BEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0101_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x101,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_0101_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x01f1fff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f3fff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0104_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_ECI_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0105_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_0105_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0106_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x106,
        0,
        1,
        soc_IQM_DEQ_INTERNAL_SETTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0106_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x106,
        0,
        1,
        soc_EGQ_REG_01C4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0108_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_0108_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0108_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0108_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0108_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0108_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0109_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0109_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0109_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0108_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010Ar */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10a,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010A_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CCS_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010Br */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0109_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010B_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_CCS_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010B_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0108_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010Cr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_FCT_REG_00C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010C_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010Dr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010D_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010Er */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010E_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010E_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010E_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10e,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_010E_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010Fr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10f,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_010Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010F_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0109_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010F_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010F_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_010F_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010E_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0110_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x110,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0111_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0111r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0111_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x111,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0113_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_MESH_TOPOLOGY_REG_0113_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_0117_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x117,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0114r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_011Br */
        soc_block_list[65],
        soc_genreg,
        1,
        0x11b,
        0,
        3,
        soc_MESH_TOPOLOGY_REG_011Br_fields,
        SOC_RESET_VAL_DEC(0x000000b0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a0,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a1,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a2,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a3,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A4r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A5r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a5,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A6r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a6,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a7,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A8r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A9r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a9,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a0,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A1_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a1,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A2_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a2,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A3_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a3,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A4_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A5_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a5,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A6_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a6,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A7_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a7,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A8_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01A9_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1a9,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AA_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01ABr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ab,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AB_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ab,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01ACr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ac,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AC_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ac,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01ADr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ad,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AD_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ad,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ae,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AE_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ae,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1af,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01AF_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1af,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b1,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B4r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_RO,
        1,
        soc_MESH_TOPOLOGY_REG_01B4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B5r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b5,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B6r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b6,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B8r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b8,
        0,
        1,
        soc_FCT_REG_00C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B9r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b9,
        SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01B9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f17fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B0_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B1_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b1,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B2_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B3_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B4_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01B4_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B4_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B4_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B5_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b5,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B6_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b6,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B7_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B7_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B8_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B8_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B9_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01B9_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B9_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b9,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01B9_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b9,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_RO,
        1,
        soc_MESH_TOPOLOGY_REG_01BAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BA_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BA_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BBr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bb,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010E_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BB_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bb,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BB_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bb,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01BCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BC_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bc,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BC_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bc,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bd,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BD_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bd,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        1,
        soc_MESH_TOPOLOGY_REG_01BEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BE_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BE_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01BFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BF_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01BF_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c1,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_01C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MESH_TOPOLOGY_REG_01C2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c3,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01C3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C4r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c4,
        SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C5r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c5,
        SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C6r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c6,
        0,
        1,
        soc_CCS_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C7r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c7,
        SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01B9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f17fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C8r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c8,
        SOC_REG_FLAG_RO,
        1,
        soc_MESH_TOPOLOGY_REG_01BAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C9r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01C8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C0_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c0,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C1_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c1,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01C1_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffdfffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C1_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c1,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C2_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_RO,
        1,
        soc_MESH_TOPOLOGY_REG_01C2_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C2_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C3_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c3,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01C3_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C3_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c3,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01A0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C5_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c5,
        SOC_REG_FLAG_RO,
        5,
        soc_MESH_TOPOLOGY_REG_01C5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffdffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C6_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c6,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01C6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C7_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_REG_01C7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01C8_BCM88950_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1c8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01C8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01CAr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ca,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010E_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01CBr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1cb,
        SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_REG_01CBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff17fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01CCr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1cc,
        SOC_REG_FLAG_RO,
        1,
        soc_MESH_TOPOLOGY_REG_01BEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01CDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01CDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01CEr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1ce,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01CEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01CFr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1cf,
        0,
        2,
        soc_MESH_TOPOLOGY_REG_01C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01D0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_MESH_TOPOLOGY_REG_01C2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_01D1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1d1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MESH_TOPOLOGY_REG_01D1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_50_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x50,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_50_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_51_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x51,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_51_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_52_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x52,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_52_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_53_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x53,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_53_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_5Ar */
        soc_block_list[65],
        soc_genreg,
        1,
        0x5a,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_5Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000c, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_REG_5Br */
        soc_block_list[65],
        soc_genreg,
        1,
        0x5b,
        0,
        1,
        soc_FCT_REG_00C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_RESERVED_SPARE_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_MESH_TOPOLOGY_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_RESERVED_SPARE_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_MESH_TOPOLOGY_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_RESERVED_SPARE_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_MESH_TOPOLOGY_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_RESERVED_SPARE_3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_MESH_TOPOLOGY_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SBUS_BROADCAST_IDr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SBUS_BROADCAST_ID_BCM88750_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x55,
        0,
        1,
        soc_BRDC_FMACH_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SBUS_LAST_IN_CHAINr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_STATUS_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b5,
        SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_STATUS_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b6,
        SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_STATUS_1_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_MESH_TOPOLOGY_STATUS_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_STATUS_2_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_MESH_TOPOLOGY_STATUS_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYNC_MSG_RX_ADJ_FACTORr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_MESH_TOPOLOGY_SYNC_MSG_RX_ADJ_FACTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYS_CONFIG_0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_MESH_TOPOLOGY_SYS_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYS_CONFIG_1r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_MESH_TOPOLOGY_SYS_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYS_CONFIG_2r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x107,
        0,
        2,
        soc_MESH_TOPOLOGY_SYS_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYS_CONFIG_3r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_MESH_TOPOLOGY_SYS_CONFIG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYS_CONFIG_0_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_MESH_TOPOLOGY_SYS_CONFIG_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYS_CONFIG_1_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_MESH_TOPOLOGY_SYS_CONFIG_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_SYS_CONFIG_2_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x107,
        0,
        2,
        soc_MESH_TOPOLOGY_SYS_CONFIG_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f7ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_THRESHOLDSr */
        soc_block_list[65],
        soc_genreg,
        1,
        0x102,
        0,
        4,
        soc_MESH_TOPOLOGY_THRESHOLDSr_fields,
        SOC_RESET_VAL_DEC(0x00200040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MESH_TOPOLOGY_THRESHOLDS_BCM88670_A0r */
        soc_block_list[65],
        soc_genreg,
        1,
        0x102,
        0,
        4,
        soc_MESH_TOPOLOGY_THRESHOLDS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MGMT_FRAME_ENABLEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x2000006,
        0,
        15,
        soc_MGMT_FRAME_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_ARCACHE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300060,
        0,
        7,
        soc_MHOST_0_ARCACHE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_ARCACHE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300060,
        0,
        7,
        soc_MHOST_0_ARCACHE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_ARSHARE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300068,
        0,
        7,
        soc_MHOST_0_ARSHARE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_ARSHARE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300068,
        0,
        7,
        soc_MHOST_0_ARSHARE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_AWCACHE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830005c,
        0,
        7,
        soc_MHOST_0_AWCACHE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_AWCACHE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830005c,
        0,
        7,
        soc_MHOST_0_AWCACHE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_AWSHARE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300064,
        0,
        7,
        soc_MHOST_0_AWSHARE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x0000006e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_AWSHARE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300064,
        0,
        7,
        soc_MHOST_0_AWSHARE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000006e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_AXI_FATAL_ERR_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300058,
        SOC_REG_FLAG_RO,
        4,
        soc_MHOST_0_CR5_AXI_FATAL_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300004,
        0,
        17,
        soc_MHOST_0_CR5_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000f43b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_EVENTI_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000d0,
        0,
        1,
        soc_MHOST_0_CR5_EVENTI_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_EVENTO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000d4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_CR5_EVENTO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_PPH_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300008,
        0,
        3,
        soc_MHOST_0_CR5_PPH_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0008000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_PPV_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300010,
        0,
        2,
        soc_MHOST_0_CR5_PPV_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff01f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_PPX_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830000c,
        0,
        3,
        soc_MHOST_0_CR5_PPX_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000a0011, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_RST_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300000,
        0,
        5,
        soc_MHOST_0_CR5_RST_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_CR5_STANDBY_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300054,
        SOC_REG_FLAG_RO,
        3,
        soc_MHOST_0_CR5_STANDBY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_AXI_FATAL_ERR_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300058,
        SOC_REG_FLAG_RO,
        4,
        soc_MHOST_0_CR_5_AXI_FATAL_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300004,
        0,
        17,
        soc_MHOST_0_CR_5_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000f43b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_EVENTI_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000d0,
        0,
        1,
        soc_MHOST_0_CR_5_EVENTI_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_EVENTO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000d4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_CR_5_EVENTO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_PPH_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300008,
        0,
        3,
        soc_MHOST_0_CR_5_PPH_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0008000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_PPV_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300010,
        0,
        2,
        soc_MHOST_0_CR_5_PPV_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff01f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_PPX_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830000c,
        0,
        3,
        soc_MHOST_0_CR_5_PPX_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000a0011, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_RST_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300000,
        0,
        5,
        soc_MHOST_0_CR_5_RST_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_CR_5_STANDBY_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300054,
        SOC_REG_FLAG_RO,
        3,
        soc_MHOST_0_CR_5_STANDBY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_LVM_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830004c,
        0,
        27,
        soc_MHOST_0_MEM_LVM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_LVM_CTRL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830004c,
        0,
        27,
        soc_MHOST_0_MEM_LVM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300014,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300018,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830001c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300020,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300024,
        0,
        1,
        soc_MHOST_0_MEM_TM_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300028,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830002c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300030,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300034,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_9r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300038,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830003c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_11r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300040,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_12r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300044,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_13r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300048,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300014,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_10_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830003c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_11_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300040,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_11_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_12_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300044,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_12_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_13_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300048,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_13_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300018,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830001c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300020,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300024,
        0,
        1,
        soc_MHOST_0_MEM_TM_CTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300028,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830002c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300030,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_8_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300034,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MEM_TM_CTRL_9_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300038,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_9_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_DEBUG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000e4,
        0,
        14,
        soc_MHOST_0_MHOST_DEBUG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_DEBUG_CTRL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000e4,
        0,
        14,
        soc_MHOST_0_MHOST_DEBUG_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300090,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300094,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300098,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830009c,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000a0,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000a4,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000a8,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000ac,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300090,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300094,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300098,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830009c,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000a0,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000a4,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000a8,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_MASK_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000ac,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_OUTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300050,
        0,
        4,
        soc_MHOST_0_MHOST_INTR_OUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_OUT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300050,
        0,
        4,
        soc_ICFG_IHOST_TO_MHOST_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000b0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000b4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000b8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000bc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000c0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000c4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000c8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000cc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000b0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000b4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000b8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000bc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000c0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000c4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000c8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_INTR_STATUS_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000cc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300070,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300074,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300078,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830007c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300080,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300084,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300088,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830008c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300070,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300074,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300078,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830007c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300080,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300084,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18300088,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_RAW_INTR_STATUS_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1830008c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_STRAP_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000e0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_STRAP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_MHOST_STRAP_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000e0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_STRAP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_TRACE_GLB_ACKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000dc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_TRACE_GLB_ACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_TRACE_GLB_ACK_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000dc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_TRACE_GLB_ACK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_0_TRACE_GLB_REQ_CMDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000d8,
        0,
        2,
        soc_MHOST_0_TRACE_GLB_REQ_CMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_0_TRACE_GLB_REQ_CMD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183000d8,
        0,
        2,
        soc_MHOST_0_TRACE_GLB_REQ_CMD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_ARCACHE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310060,
        0,
        7,
        soc_MHOST_0_ARCACHE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_ARCACHE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310060,
        0,
        7,
        soc_MHOST_0_ARCACHE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_ARSHARE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310068,
        0,
        7,
        soc_MHOST_0_ARSHARE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_ARSHARE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310068,
        0,
        7,
        soc_MHOST_0_ARSHARE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_AWCACHE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831005c,
        0,
        7,
        soc_MHOST_0_AWCACHE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_AWCACHE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831005c,
        0,
        7,
        soc_MHOST_0_AWCACHE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_AWSHARE_REMAPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310064,
        0,
        7,
        soc_MHOST_0_AWSHARE_REMAPr_fields,
        SOC_RESET_VAL_DEC(0x0000006e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_AWSHARE_REMAP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310064,
        0,
        7,
        soc_MHOST_0_AWSHARE_REMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000006e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_AXI_FATAL_ERR_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310058,
        SOC_REG_FLAG_RO,
        4,
        soc_MHOST_0_CR5_AXI_FATAL_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310004,
        0,
        17,
        soc_MHOST_0_CR5_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000f43b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_EVENTI_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100d0,
        0,
        1,
        soc_MHOST_0_CR5_EVENTI_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_EVENTO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100d4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_CR5_EVENTO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_PPH_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310008,
        0,
        3,
        soc_MHOST_0_CR5_PPH_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0008000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_PPV_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310010,
        0,
        2,
        soc_MHOST_0_CR5_PPV_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff01f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_PPX_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831000c,
        0,
        3,
        soc_MHOST_0_CR5_PPX_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000a0011, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_RST_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310000,
        0,
        5,
        soc_MHOST_0_CR5_RST_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_CR5_STANDBY_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310054,
        SOC_REG_FLAG_RO,
        3,
        soc_MHOST_0_CR5_STANDBY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_AXI_FATAL_ERR_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310058,
        SOC_REG_FLAG_RO,
        4,
        soc_MHOST_0_CR_5_AXI_FATAL_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310004,
        0,
        17,
        soc_MHOST_0_CR_5_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000f43b8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_EVENTI_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100d0,
        0,
        1,
        soc_MHOST_0_CR_5_EVENTI_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_EVENTO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100d4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_CR_5_EVENTO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_PPH_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310008,
        0,
        3,
        soc_MHOST_0_CR_5_PPH_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0008000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_PPV_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310010,
        0,
        2,
        soc_MHOST_0_CR_5_PPV_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff01f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_PPX_CFG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831000c,
        0,
        3,
        soc_MHOST_0_CR_5_PPX_CFG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000a0011, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_RST_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310000,
        0,
        5,
        soc_MHOST_0_CR_5_RST_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_CR_5_STANDBY_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310054,
        SOC_REG_FLAG_RO,
        3,
        soc_MHOST_0_CR_5_STANDBY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_LVM_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831004c,
        0,
        27,
        soc_MHOST_0_MEM_LVM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_LVM_CTRL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831004c,
        0,
        27,
        soc_MHOST_0_MEM_LVM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310014,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310018,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831001c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310020,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310024,
        0,
        1,
        soc_MHOST_0_MEM_TM_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310028,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831002c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310030,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310034,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_9r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310038,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831003c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_11r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310040,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_12r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310044,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_13r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310048,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310014,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_10_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831003c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_10_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_11_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310040,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_11_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_12_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310044,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_12_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_13_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310048,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_13_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310018,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831001c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310020,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310024,
        0,
        1,
        soc_MHOST_0_MEM_TM_CTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310028,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831002c,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310030,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_8_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310034,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_8_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MEM_TM_CTRL_9_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310038,
        0,
        2,
        soc_MHOST_0_MEM_TM_CTRL_9_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_DEBUG_CTRLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100e4,
        0,
        14,
        soc_MHOST_0_MHOST_DEBUG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_DEBUG_CTRL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100e4,
        0,
        14,
        soc_MHOST_0_MHOST_DEBUG_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310090,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310094,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310098,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831009c,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100a0,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100a4,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100a8,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100ac,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310090,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310094,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310098,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831009c,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100a0,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100a4,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100a8,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_MASK_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100ac,
        0,
        1,
        soc_MHOST_0_MHOST_INTR_MASK_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_OUTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310050,
        0,
        4,
        soc_MHOST_0_MHOST_INTR_OUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_OUT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310050,
        0,
        4,
        soc_ICFG_IHOST_TO_MHOST_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100b0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100b4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100b8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100bc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100c0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100c4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100c8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100cc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100b0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100b4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100b8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100bc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100c0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100c4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100c8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_INTR_STATUS_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100cc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_INTR_STATUS_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310070,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310074,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310078,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831007c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310080,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310084,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310088,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831008c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_0_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310070,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_1_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310074,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_2_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310078,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_3_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831007c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_4_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310080,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_5_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310084,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_6_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18310088,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_RAW_INTR_STATUS_7_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1831008c,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_RAW_INTR_STATUS_7_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_STRAP_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100e0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_STRAP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_MHOST_STRAP_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100e0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_MHOST_STRAP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_TRACE_GLB_ACKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100dc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_TRACE_GLB_ACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_TRACE_GLB_ACK_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100dc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_0_TRACE_GLB_ACK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_1_TRACE_GLB_REQ_CMDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100d8,
        0,
        2,
        soc_MHOST_0_TRACE_GLB_REQ_CMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_1_TRACE_GLB_REQ_CMD_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x183100d8,
        0,
        2,
        soc_MHOST_0_TRACE_GLB_REQ_CMD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104408,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M0_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M1_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105408,
        0,
        8,
        soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_M1_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18100a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18100804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18100408,
        0,
        8,
        soc_MHOST_M_0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_0_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18100800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_1_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101408,
        0,
        8,
        soc_MHOST_M_0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x0003de01, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_M_1_IDM_M_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18101800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810ca00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S0_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810c800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810da00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_S1_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810d800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810490c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810491c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810480c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_0_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18104800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810590c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810591c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1810580c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_S_1_IDM_S_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18105800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER1BGLOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82018,
        0,
        1,
        soc_CMIC_TIM0_TIMER1BGLOAD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER1CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82008,
        0,
        8,
        soc_CMIC_TIM0_TIMER1CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER1INTCLRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8200c,
        0,
        2,
        soc_CMIC_TIM0_TIMER1INTCLR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER1LOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82000,
        0,
        1,
        soc_CMIC_TIM0_TIMER1LOAD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER1MISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82014,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMER1MIS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER1RISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82010,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMER1RIS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER1VALUEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82004,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_TIM0_TIM_TIMER1VALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER2BGLOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82038,
        0,
        1,
        soc_CMIC_TIM0_TIMER2BGLOAD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER2CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82028,
        0,
        8,
        soc_CMIC_TIM0_TIMER1CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER2INTCLRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8202c,
        0,
        2,
        soc_CMIC_TIM0_TIMER1INTCLR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER2LOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82020,
        0,
        1,
        soc_CMIC_TIM0_TIMER2LOAD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER2MISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82034,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMER2MIS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER2RISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82030,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMER2RIS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER2VALUEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82024,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_TIM0_TIM_TIMER2VALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERITCRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82f00,
        0,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMERITCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERITCR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82f00,
        0,
        2,
        soc_CMIC_TIM0_TIMERITCR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERITOPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82f04,
        0,
        3,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMERITOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERITOP_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82f04,
        0,
        3,
        soc_CMIC_TIM0_TIMERITOP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPCELLID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ff0,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMERPCELLID0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPCELLID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ff4,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMERPCELLID1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPCELLID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ff8,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMERPCELLID2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPCELLID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ffc,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMERPCELLID3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPERIPHID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fe0,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMERPERIPHID0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPERIPHID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fe4,
        SOC_REG_FLAG_RO,
        3,
        soc_CMIC_TIM0_TIMERPERIPHID1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPERIPHID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fe8,
        SOC_REG_FLAG_RO,
        3,
        soc_CMIC_TIM0_TIMERPERIPHID2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERPERIPHID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fec,
        SOC_REG_FLAG_RO,
        2,
        soc_CMIC_TIM0_TIMERPERIPHID3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERP_CELL_ID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ff0,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMERP_CELL_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERP_CELL_ID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ff4,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMERP_CELL_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERP_CELL_ID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ff8,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMERP_CELL_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMERP_CELL_ID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82ffc,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMERP_CELL_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_1_BG_LOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82018,
        0,
        1,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_BG_LOADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_1_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82008,
        0,
        8,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_1_INT_CLRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8200c,
        0,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_INT_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_1_LOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82000,
        0,
        1,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_LOADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_1_MISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82014,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_MISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_1_RISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82010,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_RISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_1_VALUEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82004,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_VALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_2_BG_LOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82038,
        0,
        1,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_2_BG_LOADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_2_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82028,
        0,
        8,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_2_INT_CLRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8202c,
        0,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_1_INT_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_2_LOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82020,
        0,
        1,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_2_LOADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_2_MISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82034,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_2_MISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_2_RISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82030,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_2_RISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_2_VALUEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82024,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_2_VALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_PERIPH_ID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fe0,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_PERIPH_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_PERIPH_ID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fe4,
        SOC_REG_FLAG_RO,
        3,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_PERIPH_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_PERIPH_ID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fe8,
        SOC_REG_FLAG_RO,
        3,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_PERIPH_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_TIM_TIMER_PERIPH_ID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x82fec,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_TIM_0_TIM_TIMER_PERIPH_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_CPRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840f4,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_CPRr_fields,
        SOC_RESET_VAL_DEC(0x00043f72, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_CPR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840f4,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_UART_CPRr_fields,
        SOC_RESET_VAL_DEC(0x00043f72, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_CTRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840fc,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMON_G_UART_0_UART_CTRr_fields,
        SOC_RESET_VAL_DEC(0x44570110, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_CTR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840fc,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_UART0_UART_CTRr_fields,
        SOC_RESET_VAL_DEC(0x44570110, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_DLH_IERr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84004,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_DLH_IERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_DLH_IER_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84004,
        0,
        2,
        soc_MHOST_UART_DLH_IERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_DMASAr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840a8,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_DMASAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_DMASA_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840a8,
        0,
        2,
        soc_MHOST_UART_DMASAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_FARr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84070,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_FARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_FAR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84070,
        0,
        2,
        soc_MHOST_UART_FARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_HTXr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840a4,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_HTXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_HTX_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840a4,
        0,
        2,
        soc_MHOST_UART_HTXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_IIR_FCRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84008,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_IIR_FCRr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_IIR_FCR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84008,
        0,
        2,
        soc_MHOST_UART_IIR_FCRr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_LCRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8400c,
        0,
        8,
        soc_MHOST_UART_LCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_LCR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8400c,
        0,
        8,
        soc_MHOST_UART_LCR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_LPDLHr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84024,
        0,
        2,
        soc_MHOST_UART_LPDLHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_LPDLH_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84024,
        0,
        2,
        soc_MHOST_UART_LPDLH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_LPDLLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84020,
        0,
        2,
        soc_MHOST_UART_LPDLLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_LPDLL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84020,
        0,
        2,
        soc_MHOST_UART_LPDLL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_LSRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84014,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_LSRr_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_LSR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84014,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_UART_LSRr_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_MCRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84010,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_MCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_MCR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84010,
        0,
        2,
        soc_MHOST_UART_MCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_MSRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84018,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_MSRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_MSR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84018,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_UART_MSRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_RBR_THR_DLLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84000,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_RBR_THR_DLLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_RBR_THR_DLL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84000,
        0,
        2,
        soc_MHOST_UART_RBR_THR_DLLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_RFLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84084,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_RFLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_RFL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84084,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_UART_RFLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_RFWr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84078,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_RFWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_RFW_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84078,
        0,
        2,
        soc_MHOST_UART_RFWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SBCRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84090,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SBCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SBCR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84090,
        0,
        2,
        soc_MHOST_UART_SBCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SCRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8401c,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SCR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8401c,
        0,
        2,
        soc_MHOST_UART_SCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SDMAMr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84094,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SDMAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SDMAM_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84094,
        0,
        2,
        soc_MHOST_UART_SDMAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SFEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84098,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SFEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SFE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84098,
        0,
        2,
        soc_MHOST_UART_SFEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SRBR_STHRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84030,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SRBR_STHRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SRBR_STHR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        16,
        0x84030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MHOST_UART_SRBR_STHRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SRRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84088,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SRRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SRR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84088,
        0,
        2,
        soc_MHOST_UART_SRRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SRTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8409c,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SRTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_SRTSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8408c,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_SRTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SRTS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8408c,
        0,
        2,
        soc_MHOST_UART_SRTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_SRT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8409c,
        0,
        2,
        soc_MHOST_UART_SRTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_STETr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840a0,
        0,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_STETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_STET_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840a0,
        0,
        2,
        soc_MHOST_UART_STETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_TFLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84080,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_TFLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_TFL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84080,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_UART_TFLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_TFRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84074,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_TFRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_TFR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x84074,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_UART_TFRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_UCVr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840f8,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMON_G_UART_0_UART_UCVr_fields,
        SOC_RESET_VAL_DEC(0x3331342a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_UCV_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x840f8,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_UART0_UART_UCVr_fields,
        SOC_RESET_VAL_DEC(0x3331342a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_UART_USRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8407c,
        SOC_REG_FLAG_RO,
        2,
        soc_CHIPCOMMON_G_UART_0_UART_USRr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_UART_USR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8407c,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_UART_USRr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICADDRESSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80f00,
        0,
        1,
        soc_MHOST_VICADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICADDRESS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80f00,
        0,
        1,
        soc_MHOST_VICADDRESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICFIQSTATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80004,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICFIQSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICFIQSTATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80004,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICFIQSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICINTENABLEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80010,
        0,
        1,
        soc_MHOST_VICINTENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICINTENABLE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80010,
        0,
        1,
        soc_MHOST_VICINTENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICINTENCLEARr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80014,
        0,
        1,
        soc_MHOST_VICINTENCLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICINTENCLEAR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80014,
        SOC_REG_FLAG_WO,
        1,
        soc_MHOST_VICINTENCLEAR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICINTSELECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8000c,
        0,
        1,
        soc_MHOST_VICINTSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICINTSELECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8000c,
        0,
        1,
        soc_MHOST_VICINTSELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICIRQSTATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80000,
        SOC_REG_FLAG_RO,
        1,
        soc_DMAC_PL_330_INTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICIRQSTATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80000,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICIRQSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID_1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPCELLID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPCELLID_3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPERIPHID0r_fields,
        SOC_RESET_VAL_DEC(0x00000092, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fe4,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_VICPERIPHID1r_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fe8,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_VICPERIPHID2r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fec,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPERIPHID3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPERIPHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000092, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fe4,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_VICPERIPHID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fe8,
        SOC_REG_FLAG_RO,
        2,
        soc_MHOST_VICPERIPHID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPERIPHID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80fec,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICPERIPHID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MHOST_VICPRIORITYDAISYr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80028,
        0,
        1,
        soc_MHOST_VICPRIORITYDAISYr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPRIORITYDAISY_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80028,
        0,
        1,
        soc_MHOST_VICPRIORITYDAISY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPRIORITYDAISY_BCM88950_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80028,
        0,
        1,
        soc_MHOST_VICPRIORITYDAISY_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICPROTECTIONr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80020,
        0,
        1,
        soc_MHOST_VICPROTECTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICPROTECTION_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80020,
        0,
        1,
        soc_MHOST_VICPROTECTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICRAWINTRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80008,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICRAWINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICRAWINTR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80008,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_VICRAWINTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICSOFTINTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80018,
        0,
        1,
        soc_MHOST_VICSOFTINTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICSOFTINTCLEARr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8001c,
        0,
        1,
        soc_MHOST_VICSOFTINTCLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICSOFTINTCLEAR_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8001c,
        SOC_REG_FLAG_WO,
        1,
        soc_MHOST_VICSOFTINTCLEAR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICSOFTINT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80018,
        0,
        1,
        soc_MHOST_VICSOFTINT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICSWPRIORITYMASKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80024,
        0,
        1,
        soc_MHOST_VICSWPRIORITYMASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICSWPRIORITYMASK_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80024,
        0,
        1,
        soc_MHOST_VICSWPRIORITYMASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80100,
        0,
        1,
        soc_MHOST_VICVECTADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80104,
        0,
        1,
        soc_MHOST_VICVECTADDR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80108,
        0,
        1,
        soc_MHOST_VICVECTADDR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8010c,
        0,
        1,
        soc_MHOST_VICVECTADDR3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80110,
        0,
        1,
        soc_MHOST_VICVECTADDR4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80114,
        0,
        1,
        soc_MHOST_VICVECTADDR5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80118,
        0,
        1,
        soc_MHOST_VICVECTADDR6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8011c,
        0,
        1,
        soc_MHOST_VICVECTADDR7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80120,
        0,
        1,
        soc_MHOST_VICVECTADDR8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR9r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80124,
        0,
        1,
        soc_MHOST_VICVECTADDR9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80128,
        0,
        1,
        soc_MHOST_VICVECTADDR10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR11r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8012c,
        0,
        1,
        soc_MHOST_VICVECTADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR12r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80130,
        0,
        1,
        soc_MHOST_VICVECTADDR12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR13r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80134,
        0,
        1,
        soc_MHOST_VICVECTADDR13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR14r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80138,
        0,
        1,
        soc_MHOST_VICVECTADDR14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR15r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8013c,
        0,
        1,
        soc_MHOST_VICVECTADDR15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR16r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80140,
        0,
        1,
        soc_MHOST_VICVECTADDR16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR17r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80144,
        0,
        1,
        soc_MHOST_VICVECTADDR17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR18r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80148,
        0,
        1,
        soc_MHOST_VICVECTADDR18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR19r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8014c,
        0,
        1,
        soc_MHOST_VICVECTADDR19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR20r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80150,
        0,
        1,
        soc_MHOST_VICVECTADDR20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR21r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80154,
        0,
        1,
        soc_MHOST_VICVECTADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR22r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80158,
        0,
        1,
        soc_MHOST_VICVECTADDR22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR23r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8015c,
        0,
        1,
        soc_MHOST_VICVECTADDR23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR24r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80160,
        0,
        1,
        soc_MHOST_VICVECTADDR24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR25r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80164,
        0,
        1,
        soc_MHOST_VICVECTADDR25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR26r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80168,
        0,
        1,
        soc_MHOST_VICVECTADDR26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR27r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8016c,
        0,
        1,
        soc_MHOST_VICVECTADDR27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR28r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80170,
        0,
        1,
        soc_MHOST_VICVECTADDR28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR29r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80174,
        0,
        1,
        soc_MHOST_VICVECTADDR29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR30r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80178,
        0,
        1,
        soc_MHOST_VICVECTADDR30r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR31r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8017c,
        0,
        1,
        soc_MHOST_VICVECTADDR31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80100,
        0,
        1,
        soc_MHOST_VICVECTADDR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80104,
        0,
        1,
        soc_MHOST_VICVECTADDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80108,
        0,
        1,
        soc_MHOST_VICVECTADDR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8010c,
        0,
        1,
        soc_MHOST_VICVECTADDR_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80110,
        0,
        1,
        soc_MHOST_VICVECTADDR_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80114,
        0,
        1,
        soc_MHOST_VICVECTADDR_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80118,
        0,
        1,
        soc_MHOST_VICVECTADDR_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8011c,
        0,
        1,
        soc_MHOST_VICVECTADDR_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80120,
        0,
        1,
        soc_MHOST_VICVECTADDR_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_9r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80124,
        0,
        1,
        soc_MHOST_VICVECTADDR_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80128,
        0,
        1,
        soc_MHOST_VICVECTADDR_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_11r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8012c,
        0,
        1,
        soc_MHOST_VICVECTADDR_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_12r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80130,
        0,
        1,
        soc_MHOST_VICVECTADDR_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_13r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80134,
        0,
        1,
        soc_MHOST_VICVECTADDR_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_14r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80138,
        0,
        1,
        soc_MHOST_VICVECTADDR_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_15r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8013c,
        0,
        1,
        soc_MHOST_VICVECTADDR_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_16r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80140,
        0,
        1,
        soc_MHOST_VICVECTADDR_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_17r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80144,
        0,
        1,
        soc_MHOST_VICVECTADDR_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_18r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80148,
        0,
        1,
        soc_MHOST_VICVECTADDR_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_19r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8014c,
        0,
        1,
        soc_MHOST_VICVECTADDR_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_20r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80150,
        0,
        1,
        soc_MHOST_VICVECTADDR_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_21r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80154,
        0,
        1,
        soc_MHOST_VICVECTADDR_21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_22r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80158,
        0,
        1,
        soc_MHOST_VICVECTADDR_22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_23r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8015c,
        0,
        1,
        soc_MHOST_VICVECTADDR_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_24r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80160,
        0,
        1,
        soc_MHOST_VICVECTADDR_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_25r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80164,
        0,
        1,
        soc_MHOST_VICVECTADDR_25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_26r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80168,
        0,
        1,
        soc_MHOST_VICVECTADDR_26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_27r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8016c,
        0,
        1,
        soc_MHOST_VICVECTADDR_27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_28r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80170,
        0,
        1,
        soc_MHOST_VICVECTADDR_28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_29r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80174,
        0,
        1,
        soc_MHOST_VICVECTADDR_29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_30r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80178,
        0,
        1,
        soc_MHOST_VICVECTADDR_30r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTADDR_31r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8017c,
        0,
        1,
        soc_MHOST_VICVECTADDR_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80200,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80204,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY1r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80208,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY2r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8020c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY3r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80210,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY4r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80214,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY5r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80218,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY6r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8021c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY7r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80220,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY8r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY9r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80224,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY9r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80228,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY10r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY11r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8022c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY11r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY12r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80230,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY12r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY13r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80234,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY13r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY14r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80238,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY14r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY15r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8023c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY15r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY16r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80240,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY16r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY17r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80244,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY17r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY18r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80248,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY18r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY19r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8024c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY19r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY20r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80250,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY20r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY21r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80254,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY21r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY22r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80258,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY22r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY23r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8025c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY23r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY24r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80260,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY24r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY25r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80264,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY25r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY26r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80268,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY26r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY27r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8026c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY27r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY28r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80270,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY28r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY29r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80274,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY29r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY30r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80278,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY30r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY31r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8027c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY31r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80200,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80204,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80208,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_2r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8020c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_3r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_4r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80210,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_4r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_5r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80214,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_5r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_6r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80218,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_6r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_7r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8021c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_7r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_8r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80220,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_8r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_9r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80224,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_9r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_10r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80228,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_10r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_11r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8022c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_11r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_12r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80230,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_12r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_13r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80234,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_13r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_14r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80238,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_14r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_15r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8023c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_15r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_16r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80240,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_16r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_17r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80244,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_17r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_18r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80248,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_18r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_19r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8024c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_19r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_20r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80250,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_20r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_21r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80254,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_21r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_22r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80258,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_22r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_23r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8025c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_23r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_24r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80260,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_24r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_25r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80264,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_25r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_26r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80268,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_26r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_27r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8026c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_27r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_28r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80270,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_28r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_29r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80274,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_29r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_30r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x80278,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_30r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_VICVECTPRIORITY_31r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8027c,
        0,
        1,
        soc_MHOST_VICVECTPRIORITY_31r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGCONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83008,
        0,
        2,
        soc_MHOST_WDT_WDOGCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGINTCLRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x8300c,
        0,
        1,
        soc_MHOST_WDT_WDOGINTCLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGITCRr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83f00,
        0,
        1,
        soc_MHOST_WDT_WDOGITCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGITOPr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83f04,
        0,
        2,
        soc_MHOST_WDT_WDOGITOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGLOADr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83000,
        0,
        1,
        soc_MHOST_WDT_WDOGLOADr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGLOCKr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83c00,
        0,
        1,
        soc_MHOST_WDT_WDOGLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGMISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83014,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGMISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGMIS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83014,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGMISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPCELLID0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPCELLID1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPCELLID2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPCELLID3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPCELLID_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPCELLID_1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPCELLID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPCELLID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPCELLID_3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPERIPHID0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPERIPHID1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPERIPHID2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fec,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGPERIPHID3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID_0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPERIPHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID_1r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPERIPHID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID_2r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPERIPHID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGPERIPHID_3r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83fec,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGPERIPHID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGRISr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83010,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGRISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGRIS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83010,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGRISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGVALUEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83004,
        SOC_REG_FLAG_RO,
        1,
        soc_MHOST_WDT_WDOGVALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MHOST_WDT_WDOGVALUE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x83004,
        SOC_REG_FLAG_RO,
        1,
        soc_CHIPCOMMONG_WDT_WDOGVALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MII_EEE_DELAY_ENTRY_TIMERr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11a00,
        0,
        1,
        soc_MII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x11a00,
        0,
        1,
        soc_MII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MII_EEE_DELAY_ENTRY_TIMER_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11a00,
        0,
        1,
        soc_UNIMAC0_MII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MII_EEE_WAKE_TIMERr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x12000,
        0,
        1,
        soc_MII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MII_EEE_WAKE_TIMER_BCM53400_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x12000,
        0,
        1,
        soc_MII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MII_EEE_WAKE_TIMER_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x12000,
        0,
        1,
        soc_UNIMAC0_MII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MIM_DEFAULT_NETWORK_SVPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080641,
        0,
        1,
        soc_MIM_DEFAULT_NETWORK_SVPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_MIM_DEFAULT_NETWORK_SVP_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12000600,
        0,
        1,
        soc_MIM_DEFAULT_NETWORK_SVP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MIM_DEFAULT_NETWORK_SVP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002300,
        0,
        1,
        soc_MIM_DEFAULT_NETWORK_SVP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_MIM_DEFAULT_NETWORK_SVP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12000600,
        0,
        1,
        soc_MIM_DEFAULT_NETWORK_SVP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MIM_DEFAULT_NETWORK_SVP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x52000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MIM_DEFAULT_NETWORK_SVP_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MIM_ENABLEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x200001b,
        0,
        2,
        soc_MIM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MIM_ETHERTYPEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208003b,
        0,
        1,
        soc_EGR_MIM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MIM_ETHERTYPE_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208003a,
        0,
        1,
        soc_EGR_MIM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MIM_ETHERTYPE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001600,
        0,
        1,
        soc_EGR_MIM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MIM_ETHERTYPE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001500,
        0,
        1,
        soc_EGR_MIM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MIM_ETHERTYPE_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208063b,
        0,
        1,
        soc_EGR_MIM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MIM_ETHERTYPE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_MIM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MIM_LIP_2_LEP_FC_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080110,
        0,
        1,
        soc_MIM_LIP_2_LEP_FC_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_MINBUCKETr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x58,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_MINBUCKETCONFIGr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x50,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MINBUCKETCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG1r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000008,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG1_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000008,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRMETERINGCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        8,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_64_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        35,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_64_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        48,
        0xa000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        24,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_64_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        79,
        0xa000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKETCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        42,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x15c00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETCONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x15c,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x15c00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETCONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x73,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x50,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000000,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKETCONFIG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MAXBUCKETCONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MINBUCKETCONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MAXBUCKETCONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MINBUCKETCOS0CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x73,
        0,
        2,
        soc_MINBUCKETCOS0CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MINBUCKETCOS1CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x74,
        0,
        2,
        soc_MINBUCKETCOS1CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001004, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MINBUCKETCOS2CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x75,
        0,
        2,
        soc_MINBUCKETCOS0CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MINBUCKETCOS3CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x76,
        0,
        2,
        soc_MINBUCKETCOS0CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MINBUCKETMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80077,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MINBUCKETMEMDEBUG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030600,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MINBUCKETMEMDEBUG_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8005a,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MINBUCKETMEMDEBUG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030600,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MINBUCKETMEMDEBUG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80042,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MINBUCKET_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        4,
        0x7b,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKET_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MINBUCKET_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x17c00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MINBUCKET_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x17c,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MINBUCKET_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x17c00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKET_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MINBUCKET_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x7b,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MINBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MINBUCKET_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa000034,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        35,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MINBUCKET_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        26,
        0xa000034,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        8,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MINBUCKET_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        48,
        0xa000030,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        24,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MINBUCKET_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000008,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MINBUCKET_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000010,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MINBUCKET_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        79,
        0xa000100,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_MINBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        42,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MINBUCKET_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000010,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MINBUCKET_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MINIMULTICASTDBUFFPOINTERSENDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xa,
        0,
        1,
        soc_MINIMULTICASTDBUFFPOINTERSENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MINIMULTICASTDBUFFPOINTERSSTARTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x9,
        0,
        1,
        soc_MINIMULTICASTDBUFFPOINTERSSTARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MINSPCONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000050,
        0,
        8,
        soc_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MINSPCONFIG_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000050,
        0,
        10,
        soc_MINSPCONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MINSPCONFIG_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000050,
        0,
        10,
        soc_MINSPCONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MINSPCONFIG_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000050,
        0,
        10,
        soc_MINSPCONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        27,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MINSPCONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000050,
        0,
        8,
        soc_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MINSPCONFIG_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000050,
        0,
        7,
        soc_MINSPCONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MINSPCONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000050,
        0,
        8,
        soc_MINSPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MINSPCONFIG_CPUr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080051,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MINSPCONFIG_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ad0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ad2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ad4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ad6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ad8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_5r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ada,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_6r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3adc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORENABLE_7r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ade,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MIRRORENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORVIDREG0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ac4,
        0,
        2,
        soc_MIRRORVIDREG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORVIDREG1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ac5,
        0,
        2,
        soc_MIRRORVIDREG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORVIDREG2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ac6,
        0,
        2,
        soc_MIRRORVIDREG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MIRRORVIDREG3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ac7,
        0,
        1,
        soc_MIRRORVIDREG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_MIRROR_CONTROLr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000104,
        0,
        4,
        soc_IMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40000600,
        0,
        9,
        soc_IMIRROR_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000063,
        0,
        9,
        soc_IMIRROR_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000600,
        0,
        9,
        soc_IMIRROR_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56218_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000108,
        0,
        6,
        soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000108,
        0,
        6,
        soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56504_B0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000104,
        0,
        6,
        soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000043,
        0,
        12,
        soc_IMIRROR_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000043,
        0,
        12,
        soc_IMIRROR_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000643,
        0,
        6,
        soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MIRROR_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000643,
        0,
        12,
        soc_IMIRROR_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MIRROR_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080001,
        0,
        1,
        soc_EGR_MIRROR_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MIRROR_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e004000,
        0,
        1,
        soc_EGR_MIRROR_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MIRROR_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a000000,
        0,
        1,
        soc_EGR_MIRROR_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MIRROR_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080659,
        0,
        1,
        soc_EGR_MIRROR_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MIRROR_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_MIRROR_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_MISCCONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80015,
        0,
        10,
        soc_MISCCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80012,
        0,
        12,
        soc_MISCCONFIG_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007e01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2025a00,
        0,
        15,
        soc_MISCCONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000d41, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002a,
        0,
        14,
        soc_MISCCONFIG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001d41, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2025a00,
        0,
        14,
        soc_MISCCONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001d41, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8001f,
        0,
        9,
        soc_MISCCONFIG_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80012,
        0,
        12,
        soc_MISCCONFIG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005401, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56224_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80012,
        0,
        13,
        soc_MISCCONFIG_BCM56224_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000d401, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000fffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80015,
        0,
        13,
        soc_MISCCONFIG_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ffffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        0,
        10,
        soc_MISCCONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000000,
        0,
        10,
        soc_MISCCONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80015,
        0,
        12,
        soc_MISCCONFIG_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007fffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80015,
        0,
        15,
        soc_MISCCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00201001, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ffffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        0,
        11,
        soc_MISCCONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000000,
        0,
        9,
        soc_MISCCONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        0,
        10,
        soc_MISCCONFIG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        0,
        10,
        soc_MISCCONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        0,
        8,
        soc_MISCCONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56840_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        0,
        22,
        soc_MISCCONFIG_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000000,
        0,
        7,
        soc_MISCCONFIG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MISCCONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080000,
        0,
        4,
        soc_MISCCONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MISSING_START_ERR_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000c,
        0,
        1,
        soc_MISSING_START_ERR_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MMRP_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080018,
        0,
        1,
        soc_MMRP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xc2000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MMRP_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080019,
        0,
        2,
        soc_MMRP_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x018088f6, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MMRP_CONTROL_1_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080043,
        0,
        1,
        soc_MMRP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xc2000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMRP_CONTROL_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002100,
        0,
        1,
        soc_MMRP_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMRP_CONTROL_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080643,
        0,
        1,
        soc_MMRP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xc2000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMRP_CONTROL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa004300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MMRP_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MMRP_CONTROL_2_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080044,
        0,
        2,
        soc_MMRP_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x018088f6, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMRP_CONTROL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002200,
        0,
        2,
        soc_MMRP_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x018088f6, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMRP_CONTROL_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080644,
        0,
        2,
        soc_MMRP_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x018088f6, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMRP_CONTROL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa004400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MMRP_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x018088f6, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MMU0_FUSE_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080060,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU0_FUSE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU0_PLL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080005,
        0,
        3,
        soc_MMU0_PLL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU0_PLL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000700,
        0,
        3,
        soc_MMU0_PLL_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MMU1_FUSE_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080080,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU0_FUSE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU1_PLL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080007,
        0,
        3,
        soc_MMU0_PLL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU1_PLL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000700,
        0,
        3,
        soc_MMU0_PLL_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU2_PLL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8080006,
        0,
        3,
        soc_MMU0_PLL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU2_PLL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000800,
        0,
        3,
        soc_MMU0_PLL_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMUDESCCREDITSCNTr */
        soc_block_list[54],
        soc_genreg,
        1,
        0x25a1,
        0,
        2,
        soc_MMUDESCCREDITSCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MMUEAVENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004b,
        0,
        1,
        soc_MMUEAVENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MMUFLUSHCONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004a,
        0,
        1,
        soc_MMUFLUSHCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MMUFLUSHCONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004a,
        0,
        1,
        soc_MMUFLUSHCONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMUFLUSHCONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030c00,
        0,
        1,
        soc_MMUFLUSHCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MMUFLUSHCONTROL_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80062,
        0,
        1,
        soc_MMUFLUSHCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MMUFLUSHCONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030c00,
        0,
        1,
        soc_MMUFLUSHCONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_MMUPORTENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_MMUPORTENABLEr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_MMUPORTENABLE_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2025e00,
        0,
        1,
        soc_MMUPORTENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_MMUPORTENABLE_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2025e00,
        0,
        1,
        soc_MMUPORTENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_MMUPORTENABLE_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_MMUPORTENABLE_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_MMUPORTENABLEr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004b,
        0,
        1,
        soc_MMUPORTENABLEr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_MMUPORTENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_MMUPORTTXENABLEr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_MMUPORTTXENABLE_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030300,
        0,
        1,
        soc_MMUPORTTXENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80057,
        0,
        1,
        soc_MMUPORTTXENABLE_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030300,
        0,
        1,
        soc_MMUPORTTXENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004f,
        0,
        1,
        soc_MMUPORTTXENABLE_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_MMUPORTTXENABLE_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8004c,
        0,
        1,
        soc_MMUPORTTXENABLEr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80050,
        0,
        1,
        soc_MMUPORTTXENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ADM_ECC_COUNTERSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a000500,
        0,
        2,
        soc_MMU_ADM_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ADM_ECC_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a000100,
        0,
        4,
        soc_MMU_ADM_ECC_DEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ADM_ECC_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a000200,
        0,
        4,
        soc_MMU_ADM_ECC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ADM_ECC_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a000300,
        0,
        4,
        soc_MMU_ADM_ECC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ADM_ECC_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a000400,
        0,
        2,
        soc_MMU_ADM_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ADM_QUEUE_DB_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a000000,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_AGING_CTR_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080017,
        0,
        1,
        soc_MMU_AGING_CTR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_AGING_EXP_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080018,
        0,
        1,
        soc_MMU_AGING_CTR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_BAC_RD_FIFO_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_BAC_RD_FIFO_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_BAC_RD_FIFO_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_BAC_RD_FIFO_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x101,
        0,
        10,
        soc_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x183ca4be, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f7fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x102,
        0,
        6,
        soc_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_2r_fields,
        SOC_RESET_VAL_DEC(0x0000fc90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_2_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x102,
        0,
        9,
        soc_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x30bbff92, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x101,
        0,
        10,
        soc_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x3074a4be, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x101,
        0,
        11,
        soc_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x3074a4be, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x101,
        0,
        11,
        soc_MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x230e94be, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_MMU_CCPE_FIFO_MEM_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000500,
        0,
        1,
        soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CCPE_FIFO_MEM_ECC_STATUS_BCM56450_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000500,
        0,
        2,
        soc_MMU_CCPE_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_CCPE_MEM_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8080003,
        0,
        1,
        soc_MMU_CFAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CCPE_MEM_ECC_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000300,
        0,
        1,
        soc_MMU_CCPE_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_MMU_CCPI_FIFO_MEM_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000400,
        0,
        1,
        soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CCPI_FIFO_MEM_ECC_STATUS_BCM56450_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000400,
        0,
        2,
        soc_MMU_CCPE_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_CCPI_MEM_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8080002,
        0,
        1,
        soc_QMB_FLUSH_PENDING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CCPI_MEM_ECC_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000200,
        0,
        1,
        soc_MMU_CCPI_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_CCP_ECC_1B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8080004,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CCP_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000600,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_CCP_ECC_2B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8080005,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CCP_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22000700,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_CCP_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22001400,
        0,
        3,
        soc_MMU_CCP_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLCNTCOSr */
        soc_block_list[154],
        soc_portreg,
        8,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_CELLCNTCOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLCNTINGr */
        soc_block_list[154],
        soc_portreg,
        9,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_NO_DGNL |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_CELLCNTCOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLCNTTOTALr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_CELLCNTCOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_CELLDATA_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001b,
        0,
        1,
        soc_EP_OI2QB_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_CELLLINK_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001c,
        0,
        1,
        soc_EP_OI2QB_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLLMTCOS_LOWERr */
        soc_block_list[154],
        soc_portreg,
        8,
        0x190,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_CELLLMTCOS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLLMTCOS_UPPERr */
        soc_block_list[154],
        soc_portreg,
        8,
        0x188,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_CELLLMTCOS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLLMTINGr */
        soc_block_list[154],
        soc_portreg,
        9,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_NO_DGNL,
        1,
        soc_MMU_CELLLMTCOS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLLMTTOTAL_LOWERr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1b2,
        0,
        1,
        soc_MMU_CELLLMTTOTAL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CELLLMTTOTAL_UPPERr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1b1,
        0,
        1,
        soc_MMU_CELLLMTTOTAL_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_CFAP_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001e,
        0,
        1,
        soc_MMU_CFAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_CFAP_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1e008000,
        0,
        16,
        soc_MMU_CFAP_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_CFGr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1019,
        0,
        2,
        soc_MMU_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_CFG_HSP_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000700,
        0,
        2,
        soc_MMU_CFG_HSP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000100,
        0,
        2,
        soc_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_CNM_FORCE_GENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7a000200,
        0,
        2,
        soc_MMU_CNM_FORCE_GENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_CNM_FORCE_GEN_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86000200,
        0,
        2,
        soc_MMU_CNM_FORCE_GENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANKr */
        soc_block_list[5],
        soc_genreg,
        128,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_CRC_ERR_CNT_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_11_10_9_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_11_10_9_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_11_10_9_8_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18e,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_11_10_9_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_15_14_13_12r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_15_14_13_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_15_14_13_12_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18d,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_15_14_13_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_19_18_17_16r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12c,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_19_18_17_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_19_18_17_16_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18c,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_19_18_17_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_23_22_21_20r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12b,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_23_22_21_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_23_22_21_20_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18b,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_23_22_21_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_27_26_25_24r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_27_26_25_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_27_26_25_24_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18a,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_27_26_25_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_31_30_29_28r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_31_30_29_28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_31_30_29_28_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x189,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_31_30_29_28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_35_34_33_32r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x128,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_35_34_33_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_35_34_33_32_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x188,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_35_34_33_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_39_38_37_36r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_39_38_37_36r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_39_38_37_36_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x187,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_39_38_37_36r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_3_2_1_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_3_2_1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_3_2_1_0_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_3_2_1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_43_42_41_40r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_43_42_41_40r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_43_42_41_40_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x186,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_43_42_41_40r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_47_46_45_44r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_47_46_45_44r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_47_46_45_44_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x185,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_47_46_45_44r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_51_50_49_48r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_51_50_49_48r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_51_50_49_48_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x184,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_51_50_49_48r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_55_54_53_52r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_55_54_53_52r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_55_54_53_52_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x183,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_55_54_53_52r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_59_58_57_56r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_59_58_57_56r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_59_58_57_56_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x182,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_59_58_57_56r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_63_62_61_60r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_63_62_61_60r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_63_62_61_60_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x181,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_63_62_61_60r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_7_6_5_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12f,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_7_6_5_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_BANK_7_6_5_4_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18f,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_CRC_ERR_CNT_BANK_7_6_5_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_OCBr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_CRC_ERR_CNT_OCBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_CRC_ERR_CNT_OCB_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_CRC_ERR_CNT_OCBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_CTR_ECC_1B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x20080065,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CTR_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82006600,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_CTR_ECC_2B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x20080066,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_CTR_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82006700,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_CTR_MEM_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08002e,
        0,
        1,
        soc_QMA_WREDCURVE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_CTR_PARITY_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x20080004,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_CTR_PARITY_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_CTR_PARITY_ERR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82000400,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_CTR_PARITY_ERR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_DEQ_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000700,
        0,
        11,
        soc_MMU_DEQ_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRAM_BLOCKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO,
        8,
        soc_MMU_DRAM_BLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRAM_BLOCK_LEAKY_BUCKET_WATER_MARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_MMU_DRAM_BLOCK_LEAKY_BUCKET_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRAM_NUMBER_SWAPPINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x103,
        0,
        8,
        soc_MMU_DRAM_NUMBER_SWAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_DRAM_NUMBER_SWAPPING_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x104,
        0,
        8,
        soc_MMU_DRAM_NUMBER_SWAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCA_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCA_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCA_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCA_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCA_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCA_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCA_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCA_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCB_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCB_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCB_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCB_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCB_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCB_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCB_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCB_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCC_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCC_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCC_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCC_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCC_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCC_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCC_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCC_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCD_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCD_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCD_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCD_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCD_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCD_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCD_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCD_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCE_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCE_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCE_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCE_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCE_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCE_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCE_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCE_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCF_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCF_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCF_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCF_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCF_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCF_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCF_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCF_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCG_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCG_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCG_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCG_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCG_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCG_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCG_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCG_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCH_RD_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCH_RD_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCH_RD_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCH_RD_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_DRCH_WR_BYTE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11e,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_DRCH_WR_BYTE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_DRCH_WR_BYTE_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_DRCH_WR_BYTE_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080045,
        0,
        5,
        soc_MMU_E2EFC_CNT_DEBUG_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080046,
        0,
        5,
        soc_MMU_E2EFC_CNT_DEBUG_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62004500,
        0,
        5,
        soc_MMU_E2EFC_CNT_DEBUG_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62004600,
        0,
        5,
        soc_MMU_E2EFC_CNT_DEBUG_STATUS_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x18080050,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x18080054,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x62005000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x62005400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x18080047,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1808004c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x62004700,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x62004c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_E2EFC_DEBUG_RX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080043,
        0,
        10,
        soc_MMU_E2EFC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_ERROR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62004300,
        0,
        10,
        soc_MMU_E2EFC_ERROR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_E2EFC_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080044,
        0,
        10,
        soc_MMU_E2EFC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_E2EFC_ERROR_0_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62004400,
        0,
        10,
        soc_MMU_E2EFC_ERROR_0_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_ECCINTERRUPTREGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa01,
        0,
        32,
        soc_MMU_ECCINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_ECCINTERRUPTREGISTERMASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa11,
        0,
        32,
        soc_MMU_ECCINTERRUPTREGISTERMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_1B_ERR_CNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_1B_ERR_CNT_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_2B_ERR_CNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_2B_ERR_CNT_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_ECC_CONFIGURATION_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa70,
        0,
        1,
        soc_IPS_ECC_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_ECC_DEBUG0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080010,
        0,
        18,
        soc_MMU_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00015555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_ECC_DEBUG1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080011,
        0,
        32,
        soc_MMU_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_ECC_ERROR0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080012,
        0,
        18,
        soc_MMU_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_ECC_ERROR1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080013,
        0,
        32,
        soc_MMU_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_ECC_ERROR0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080014,
        0,
        18,
        soc_MMU_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_ECC_ERROR1_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080015,
        0,
        32,
        soc_MMU_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_INITIATEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        56,
        soc_MMU_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_INITIATE_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa6,
        0,
        24,
        soc_MMU_ECC_ERR_1B_INITIATE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_INITIATE_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa7,
        0,
        18,
        soc_MMU_ECC_ERR_1B_INITIATE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_INITIATE_1_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa6,
        0,
        12,
        soc_MMU_ECC_ERR_1B_INITIATE_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_INITIATE_1_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa8,
        0,
        28,
        soc_MMU_ECC_ERR_1B_INITIATE_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_INITIATE_2_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa7,
        0,
        10,
        soc_MMU_ECC_ERR_1B_INITIATE_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00030f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        56,
        soc_MMU_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9c,
        0,
        24,
        soc_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9d,
        0,
        18,
        soc_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9c,
        0,
        12,
        soc_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9e,
        0,
        28,
        soc_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_2_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9d,
        0,
        10,
        soc_MMU_ECC_ERR_1B_MONITOR_MEM_MASK_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00030f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_INITIATEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        56,
        soc_MMU_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_INITIATE_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa4,
        0,
        24,
        soc_MMU_ECC_ERR_2B_INITIATE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_INITIATE_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa5,
        0,
        18,
        soc_MMU_ECC_ERR_2B_INITIATE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_INITIATE_1_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa4,
        0,
        12,
        soc_MMU_ECC_ERR_2B_INITIATE_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_INITIATE_1_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa9,
        0,
        28,
        soc_MMU_ECC_ERR_2B_INITIATE_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_INITIATE_2_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa5,
        0,
        10,
        soc_MMU_ECC_ERR_2B_INITIATE_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00030f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        56,
        soc_MMU_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9a,
        0,
        24,
        soc_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9b,
        0,
        18,
        soc_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9a,
        0,
        12,
        soc_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f0f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9f,
        0,
        28,
        soc_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_2_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9b,
        0,
        10,
        soc_MMU_ECC_ERR_2B_MONITOR_MEM_MASK_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00030f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_INTERRUPT_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_MMU_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_MMU_ECC_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_MMU_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_INTERRUPT_REGISTER_MASK_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17,
        0,
        2,
        soc_MMU_ECC_INTERRUPT_REGISTER_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ECC_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_EGR_CTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x1b4,
        0,
        1,
        soc_MMU_EGR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_EGR_PARADr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x101a,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_EGR_PARADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_EGS_PRIMODr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1b5,
        0,
        1,
        soc_MMU_EGS_PRIMODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_EGS_WGTCOSr */
        soc_block_list[154],
        soc_portreg,
        8,
        0x1c0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_EGS_WGTCOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CBP_STORE_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002c00,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFAPI_INTERNAL_RECYCLE_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003000,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001f00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108000d,
        0,
        4,
        soc_MMU_ENQ_CFG_ECC_DEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002000,
        0,
        22,
        soc_MMU_ENQ_CFG_ECC_DEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00155555, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108000e,
        0,
        6,
        soc_MMU_ENQ_CFG_ECC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002100,
        0,
        24,
        soc_MMU_ENQ_CFG_ECC_ERROR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108000f,
        0,
        6,
        soc_MMU_ENQ_CFG_ECC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002200,
        0,
        24,
        soc_MMU_ENQ_CFG_ECC_ERROR_0_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080010,
        0,
        2,
        soc_MMU_ENQ_CFG_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002400,
        0,
        3,
        soc_MMU_ENQ_CFG_ECC_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002500,
        0,
        2,
        soc_MMU_ENQ_CFG_ECC_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002600,
        0,
        2,
        soc_MMU_ENQ_CFG_ECC_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002700,
        0,
        1,
        soc_MMU_ENQ_CFG_ECC_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002300,
        0,
        3,
        soc_MMU_ENQ_CFG_ECC_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_CONFIG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080000,
        0,
        1,
        soc_MMU_ENQ_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_CONFIG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000000,
        0,
        2,
        soc_MMU_ENQ_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_ENQ_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001000,
        SOC_REG_FLAG_RO,
        8,
        soc_MMU_ENQ_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_DEST_PPP_CFG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000100,
        0,
        1,
        soc_DEST_PORT_CFG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_DEST_PPP_CFG_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000200,
        0,
        1,
        soc_DEST_PORT_CFG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_DEST_PPP_CFG_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000300,
        0,
        1,
        soc_DEST_PORT_CFG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_DEST_PPP_CFG_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        1,
        soc_DEST_PORT_CFG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_DEST_PPP_CFG_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000500,
        0,
        1,
        soc_DEST_PORT_CFG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_DEST_PPP_CFG_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000600,
        0,
        1,
        soc_DEST_PORT_CFG_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_ECC_COUNTERSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080011,
        0,
        2,
        soc_MMU_ENQ_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_ECC_COUNTERS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002800,
        0,
        2,
        soc_MMU_ADM_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001b00,
        0,
        8,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001c00,
        0,
        8,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001d00,
        0,
        8,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001e00,
        0,
        8,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r_fields,
        SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001800,
        0,
        16,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001900,
        0,
        16,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001a00,
        0,
        10,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003800,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARK_BCM56450_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003800,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108000b,
        0,
        8,
        soc_MMU_ENQ_EMA_QUEUE_SELECT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108000c,
        0,
        8,
        soc_MMU_ENQ_EMA_QUEUE_SELECT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001600,
        0,
        8,
        soc_MMU_ENQ_EMA_QUEUE_SELECT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001700,
        0,
        8,
        soc_MMU_ENQ_EMA_QUEUE_SELECT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_ENQ_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002000,
        0,
        2,
        soc_MMU_ENQ_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080013,
        0,
        5,
        soc_MMU_ENQ_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_ERROR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003100,
        0,
        5,
        soc_MMU_ENQ_ERROR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080014,
        0,
        5,
        soc_MMU_ENQ_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_ERROR_0_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003200,
        0,
        5,
        soc_MMU_ENQ_ERROR_0_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPCONFIG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080030,
        0,
        1,
        soc_MMU_ENQ_FAPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPCONFIG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006c00,
        0,
        1,
        soc_MMU_ENQ_FAPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPFULLRESETPOINT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080033,
        0,
        1,
        soc_MMU_ENQ_FAPFULLRESETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPFULLRESETPOINT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006f00,
        0,
        1,
        soc_MMU_ENQ_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPFULLSETPOINT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080032,
        0,
        1,
        soc_MMU_ENQ_FAPFULLSETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPFULLSETPOINT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006e00,
        0,
        1,
        soc_MMU_ENQ_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPINIT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080031,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPINIT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006d00,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPREADPOINTER_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080034,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_FAPREADPOINTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPREADPOINTER_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007000,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_FAPREADPOINTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPSTACKSTATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080035,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_ENQ_FAPSTACKSTATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAPSTACKSTATUS_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007100,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_ENQ_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108003a,
        0,
        4,
        soc_MMU_ENQ_FAP_ECC_DEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007600,
        0,
        4,
        soc_MMU_ENQ_FAP_ECC_DEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080036,
        0,
        4,
        soc_MMU_ENQ_FAP_ECC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007200,
        0,
        4,
        soc_MMU_ENQ_FAP_ECC_ERROR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080037,
        0,
        4,
        soc_MMU_ENQ_FAP_ECC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007300,
        0,
        4,
        soc_MMU_ENQ_FAP_ECC_ERROR_0_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080038,
        0,
        2,
        soc_MMU_ENQ_FAP_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_ECC_STATUS_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007400,
        0,
        2,
        soc_MMU_ENQ_FAP_ECC_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_MEMDEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080039,
        0,
        3,
        soc_MMU_ENQ_FAP_MEMDEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_MEMDEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007500,
        0,
        2,
        soc_MMU_ENQ_FAP_MEMDEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_WATERMARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108003b,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_FAP_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00001ffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_FAP_WATERMARK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6007700,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_FAP_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001ffd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_25_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080001,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_25_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080002,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_26_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080003,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_26_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080004,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_27_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080005,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_27_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080006,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_28_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080007,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_HIGIG_28_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080008,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_ILLEGAL_CELL_TYPE_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080019,
        0,
        3,
        soc_MMU_ENQ_ILLEGAL_CELL_TYPE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_ILLEGAL_CELL_TYPE_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003700,
        0,
        3,
        soc_MMU_ENQ_ILLEGAL_CELL_TYPE_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000b00,
        0,
        15,
        soc_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_ITE_REORDER_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002f00,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_MC_EXT_DROP_COUNTER_0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0x108004d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_ENQ_MC_EXT_DROP_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_MC_EXT_DROP_COUNTER_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0x6008900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_ENQ_MC_EXT_DROP_COUNTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_MC_INT_DROP_COUNTER_0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0x108003c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_ENQ_MC_EXT_DROP_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_MC_INT_DROP_COUNTER_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0x6007800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_ENQ_MC_EXT_DROP_COUNTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080017,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080018,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003500,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003600,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000a00,
        0,
        4,
        soc_MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x0000aaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000700,
        0,
        16,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000800,
        0,
        16,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000900,
        0,
        10,
        soc_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002e00,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002d00,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_ENQ_PBI_SOP_DB_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000f00,
        0,
        1,
        soc_MMU_ENQ_PBI_SOP_DB_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_ENQ_PORT_EMPTY_BMP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_PORT_EMPTY_BMP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_ENQ_PORT_EMPTY_BMP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_PORT_EMPTY_BMP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_0_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000c00,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_0_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000d00,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_1_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000e00,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_1_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000f00,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_2_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001000,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_2_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001100,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_3_PRI_GRP0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001200,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_PROFILE_3_PRI_GRP1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001300,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003900,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080009,
        0,
        8,
        soc_MMU_ENQ_RQE_QUEUE_SELECT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108000a,
        0,
        8,
        soc_MMU_ENQ_RQE_QUEUE_SELECT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001400,
        0,
        8,
        soc_MMU_ENQ_RQE_QUEUE_SELECT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001500,
        0,
        8,
        soc_MMU_ENQ_RQE_QUEUE_SELECT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080012,
        0,
        2,
        soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002900,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_SOP_STORE_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002b00,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_SRC_PORT_STATE_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6002a00,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080015,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080016,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003300,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003400,
        0,
        1,
        soc_MMU_ENQ_MISSING_START_ERR_STAT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080028,
        SOC_REG_FLAG_RO,
        11,
        soc_MMU_ENQ_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080029,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ENQ_TRACE_IF_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108002a,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108002b,
        SOC_REG_FLAG_RO,
        5,
        soc_MMU_ENQ_TRACE_IF_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108002c,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108002d,
        SOC_REG_FLAG_RO,
        5,
        soc_MMU_ENQ_TRACE_IF_CAPT_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108002e,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ENQ_TRACE_IF_CAPT_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108002f,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ENQ_TRACE_IF_CAPT_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006000,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006100,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_10r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006200,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_11r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006300,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_12r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006400,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_13r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006500,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_14r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006600,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_15r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006700,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_16r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006800,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_17r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006900,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_18r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006a00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_19r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6006b00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_CAPT_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005800,
        SOC_REG_FLAG_RO,
        12,
        soc_MMU_ENQ_TRACE_IF_CAPT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005900,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_ENQ_TRACE_IF_CAPT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005a00,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_ENQ_TRACE_IF_CAPT_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005b00,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_ENQ_TRACE_IF_CAPT_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_4_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005c00,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_ENQ_TRACE_IF_CAPT_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_5_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005d00,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_ENQ_TRACE_IF_CAPT_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_6_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005e00,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ENQ_TRACE_IF_CAPT_6_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_7_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005f00,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ENQ_TRACE_IF_CAPT_7_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108001a,
        0,
        2,
        soc_SF_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003a00,
        0,
        2,
        soc_MMU_ENQ_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108001b,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003b00,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_CCBE_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080022,
        0,
        11,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080023,
        0,
        3,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080024,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080025,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080026,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080027,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005000,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005100,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005200,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005300,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_10r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005400,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_11r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005500,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_12r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005600,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_13r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6005700,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004a00,
        SOC_REG_FLAG_RO,
        12,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004b00,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004c00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004d00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_4_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004e00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_5_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004f00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_MASK_FIELD_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108001c,
        0,
        11,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108001d,
        0,
        3,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108001e,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108001f,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080020,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080021,
        0,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004200,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004300,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004400,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004500,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_10r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004600,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_11r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004700,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_12r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004800,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_13r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004900,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003c00,
        SOC_REG_FLAG_RO,
        12,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003d00,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003e00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6003f00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_4_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004000,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_5_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6004100,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ENQ_TRACE_IF_VALUE_FIELD_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_EPRG_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa6004000,
        0,
        1,
        soc_MMU_EPRG_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_EPRG_FIFO_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa6002000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MMU_EPRG_FIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_EPRG_FIFO_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa6003000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_MMU_EPRG_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_EPRG_MEM_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa6001000,
        0,
        1,
        soc_MMU_EPRG_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_ERROR_INITIATION_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_ERROR_INITIATION_DATA_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_ERRSTATr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ERRSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_ES_ARB_TDM_TABLE_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080016,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMU_FC_RX_ENr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x174000,
        0,
        1,
        soc_MMU_FC_RX_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMU_FC_TX_ENr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x174100,
        0,
        1,
        soc_MMU_FC_TX_ENr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_FIFO_IRDY_THr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MMU_FIFO_IRDY_THr_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_FIFO_SIZESr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MMU_FIFO_SIZESr_fields,
        SOC_RESET_VAL_DEC(0x10c18230, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_FIFO_SIZES_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MMU_FIFO_SIZES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x10c18230, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_GENERALCONFIGURATIONREGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa60,
        0,
        10,
        soc_MMU_GENERALCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_GENERAL_CONFIGURATION_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x100,
        0,
        10,
        soc_MMU_GENERAL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0a407203, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7c3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_GENERAL_CONFIGURATION_REGISTER_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x104,
        0,
        3,
        soc_MMU_GENERAL_CONFIGURATION_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000073, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_GENERAL_CONFIGURATION_REGISTER_2_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x105,
        0,
        4,
        soc_MMU_GENERAL_CONFIGURATION_REGISTER_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000173, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_GENERAL_CONFIGURATION_REGISTER_2_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_MMU_GENERAL_CONFIGURATION_REGISTER_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000773, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_GENERAL_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x100,
        0,
        9,
        soc_MMU_GENERAL_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0a2004a1, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffe87f7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_GENERAL_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x100,
        0,
        11,
        soc_MMU_GENERAL_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0a407203, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7c7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GENERAL_CONFIGURATION_REGISTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x100,
        0,
        6,
        soc_MMU_GENERAL_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a220, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ffff6, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_GLOBALTIMECOUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa66,
        0,
        2,
        soc_IQM_GLOBALTIMECOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_GLOBALTIMECOUNTERTRIGGERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa67,
        0,
        1,
        soc_IQM_GLOBALTIMECOUNTERTRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GLOBAL_ADDR_TRANS_CFGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe2,
        0,
        8,
        soc_ECI_GLOBAL_ADDR_TRANS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00010109, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GLOBAL_DRAM_NUMBER_SWAPPINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe3,
        0,
        9,
        soc_ECI_GLOBAL_DRAM_NUMBER_SWAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GLOBAL_FULL_MC_DB_RANGE_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xce,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_FULL_MC_DB_RANGE_0r_fields,
        SOC_RESET_VAL_DEC(0xffc09c40, 0x0000007f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GLOBAL_FULL_MC_DB_RANGE_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xcf,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_FULL_MC_DB_RANGE_1r_fields,
        SOC_RESET_VAL_DEC(0xffc29c40, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GLOBAL_GENERAL_CFG_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc3,
        0,
        3,
        soc_MMU_GLOBAL_GENERAL_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000205, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000207, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GLOBAL_MEM_OPTIONSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_GTIMER_CONFIGURATIONr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GTIMER_CONFIGURATION_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_GTIMER_TRIGGERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_GTIMER_TRIGGER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_IDF_WATER_MARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_IDF_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_IDR_DESCRIPTOR_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_IDR_DESCRIPTOR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_IDR_PACKET_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x141,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_IDR_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_IDR_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x141,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_IDR_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa40,
        0,
        5,
        soc_CFC_INDIRECTCOMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDADDRESSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa41,
        0,
        2,
        soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDDATAINCREMENTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa42,
        0,
        1,
        soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa3a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa3c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDRDDATA_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa22,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa24,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa26,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa28,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa2a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa2c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INDIRECTCOMMANDWRDATA_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa2e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMANDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CFC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_MMU_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_ING_PARADr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1018,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_EGR_PARADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_INITIATE_OPP_CRC_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x112,
        0,
        4,
        soc_MMU_INITIATE_OPP_CRC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INITIATE_OPP_CRC_ERR_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x142,
        0,
        4,
        soc_MMU_INITIATE_OPP_CRC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INITIATE_OPP_CRC_ERR_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x142,
        0,
        3,
        soc_MMU_INITIATE_OPP_CRC_ERR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_INTCLRr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1002,
        SOC_REG_FLAG_WO,
        9,
        soc_MMU_INTCLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_INTCTRLr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1000,
        0,
        9,
        soc_MMU_INTCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INTERRUPTMASKREGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa10,
        0,
        1,
        soc_MMU_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MMU_INTERRUPTREGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa00,
        0,
        1,
        soc_MMU_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080007,
        0,
        18,
        soc_MMU_INTERRUPT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_MASK_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_MMU_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        19,
        soc_MMU_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        42,
        soc_MMU_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_MMU_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        19,
        soc_MMU_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        42,
        soc_MMU_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_REGISTER_TESTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_FDR_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_REGISTER_TEST_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_INTFO_CONGST_STr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x94007000,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MMU_INTFO_CONGST_STr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_INTFO_CONGST_ST_BCM56450_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x58007000,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_MMU_INTFO_CONGST_STr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080008,
        0,
        18,
        soc_MMU_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080001,
        0,
        21,
        soc_MMU_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        0,
        28,
        soc_MMU_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_INTR_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080002,
        0,
        21,
        soc_MMU_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_INTR_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        0,
        28,
        soc_MMU_INTR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_INTSTATr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1001,
        SOC_REG_FLAG_RO,
        9,
        soc_MMU_INTSTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPCTR_CONFIG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80000,
        0,
        4,
        soc_MMU_IPCTR_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_CONFIG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000000,
        0,
        4,
        soc_MMU_IPCTR_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPCTR_COUNTER1r */
        soc_block_list[5],
        soc_genreg,
        58,
        0x80041,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_IPCTR_COUNTER1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPCTR_COUNTER0_DRESOURCEr */
        soc_block_list[5],
        soc_genreg,
        58,
        0x80001,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_MMU_IPCTR_COUNTER0_DRESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPCTR_COUNTER1_SNAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80081,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MMU_IPCTR_COUNTER1_SNAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_COUNTER1_SNAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000100,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MMU_IPCTR_COUNTER1_SNAP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPCTR_DROP_TYPEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80083,
        0,
        26,
        soc_MMU_IPCTR_DROP_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_DROP_TYPE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000300,
        0,
        26,
        soc_MMU_IPCTR_DROP_TYPE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_ECC_COUNTERSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000800,
        0,
        2,
        soc_MMU_ADM_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_ECC_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000400,
        0,
        6,
        soc_MMU_IPCTR_ECC_DEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_ECC_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000500,
        0,
        6,
        soc_MMU_IPCTR_ECC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_ECC_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000600,
        0,
        6,
        soc_MMU_IPCTR_ECC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_ECC_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000700,
        0,
        3,
        soc_MMU_IPCTR_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80082,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MMU_ENQ_MC_EXT_DROP_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2000200,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MMU_ENQ_MC_EXT_DROP_COUNTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPMC_GRP_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000a,
        0,
        2,
        soc_MMU_IPMC_GRP_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_IPMC_VLAN_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080009,
        0,
        1,
        soc_QMB_FLUSH_PENDING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_IPT_DATA_FIFO_CONFIGURATION_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x131,
        0,
        3,
        soc_MMU_IPT_DATA_FIFO_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x7ffff7ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_IPT_DATA_FIFO_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x191,
        0,
        3,
        soc_MMU_IPT_DATA_FIFO_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x7ffff7ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_IPT_DESCRIPTOR_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_IPT_DESCRIPTOR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_IPT_PACKET_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_IPT_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_IPT_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x20a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_IPT_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080009,
        0,
        10,
        soc_MMU_ITE_CFG_ECC_DEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000155, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000900,
        0,
        10,
        soc_MMU_ITE_CFG_ECC_DEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000155, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308000a,
        0,
        10,
        soc_MMU_ITE_CFG_ECC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000a00,
        0,
        12,
        soc_MMU_ITE_CFG_ECC_ERROR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308000b,
        0,
        10,
        soc_MMU_ITE_CFG_ECC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000b00,
        0,
        12,
        soc_MMU_ITE_CFG_ECC_ERROR_0_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308000c,
        0,
        3,
        soc_MMU_ITE_CFG_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308000d,
        0,
        2,
        soc_MMU_ITE_CFG_ECC_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000c00,
        0,
        3,
        soc_MMU_ITE_CFG_ECC_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000d00,
        0,
        2,
        soc_MMU_ITE_CFG_ECC_STATUS_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_CTRL_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080010,
        0,
        2,
        soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_CTRL_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001000,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_DEBUG_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080035,
        SOC_REG_FLAG_RO,
        5,
        soc_MMU_ITE_DEBUG_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00008001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_DEBUG_STATUS_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e003600,
        SOC_REG_FLAG_RO,
        5,
        soc_MMU_ITE_DEBUG_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_ECC_COUNTERSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308000e,
        0,
        2,
        soc_MMU_ENQ_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_ECC_COUNTERS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000e00,
        0,
        2,
        soc_MMU_ADM_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_ACCEPT_COUNTr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2308001c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_ITE_EMA_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_MMU_ITE_EMA_ACCEPT_COUNT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e001d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_ITE_EMA_ACCEPT_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_ACCEPT_COUNT_BCM56450_B0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e001d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_ITE_EMA_ACCEPT_COUNT_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_DROP_COUNTr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x23080025,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_ITE_EMA_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_MMU_ITE_EMA_DROP_COUNT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e002600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_ITE_EMA_ACCEPT_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_DROP_COUNT_BCM56450_B0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e002600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_ITE_EMA_ACCEPT_COUNT_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080013,
        0,
        1,
        soc_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r_fields,
        SOC_RESET_VAL_DEC(0x000009c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080014,
        0,
        1,
        soc_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r_fields,
        SOC_RESET_VAL_DEC(0x00001388, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080015,
        0,
        1,
        soc_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r_fields,
        SOC_RESET_VAL_DEC(0x00001d4c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001400,
        0,
        1,
        soc_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000009c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001500,
        0,
        1,
        soc_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001388, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001600,
        0,
        1,
        soc_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001d4c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080016,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ITE_EMA_POOL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_POOL_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001700,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ITE_EMA_POOL_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_STATUSr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2308002d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_ITE_EMA_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMA_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e002e00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_ITE_EMA_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080017,
        0,
        1,
        soc_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001800,
        0,
        1,
        soc_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080018,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001900,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080019,
        0,
        4,
        soc_MMU_ITE_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_ERROR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001a00,
        0,
        4,
        soc_MMU_ITE_ERROR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_ERROR_0_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308001a,
        0,
        4,
        soc_MMU_ITE_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_ERROR_0_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001b00,
        0,
        4,
        soc_MMU_ITE_ERROR_0_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_PACKET_PTR_STORE_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001100,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_QMGR_FLL_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080011,
        0,
        2,
        soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_QMGR_FLL_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001200,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_QMGR_QLL_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x23080012,
        0,
        2,
        soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_QMGR_QLL_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001300,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_Q_FLUSH_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308001b,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ITE_Q_FLUSH_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_Q_FLUSH_STATUS_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001c00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_ITE_Q_FLUSH_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_ITE_WORK_QUEUE_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2308000f,
        0,
        3,
        soc_MMU_ITE_WORK_QUEUE_DEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_ITE_WORK_QUEUE_DEBUG_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000f00,
        0,
        2,
        soc_MMU_ITE_WORK_QUEUE_DEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_LBM_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_LBM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_LLA_PARADr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1010,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_LLA_PARADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MMU_LLFC_RX_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb00000f,
        0,
        1,
        soc_MMU_LLFC_RX_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MMU_LLFC_RX_CONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000008,
        0,
        1,
        soc_MMU_LLFC_RX_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        11,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_LLFC_RX_CONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb00000a,
        0,
        2,
        soc_MMU_LLFC_RX_CONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x172000,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080006,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x03fff00a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080007,
        0,
        1,
        soc_MMU_LLFC_TX_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080008,
        0,
        1,
        soc_MMU_LLFC_TX_CONFIG_3r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080009,
        0,
        1,
        soc_MMU_LLFC_TX_CONFIG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xce000000,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fff010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080050,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fff010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9a000000,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fff010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5e000000,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fff010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080006,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_1_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fff00a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080051,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xce000100,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fff0100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080051,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_2_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fff0100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9a000100,
        0,
        2,
        soc_MMU_LLFC_TX_CONFIG_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fff0100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080051,
        0,
        1,
        soc_MMU_LLFC_TX_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5e000100,
        0,
        1,
        soc_MMU_LLFC_TX_CONFIG_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080007,
        0,
        1,
        soc_MMU_LLFC_TX_CONFIG_2_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_MEM1_CLINKE_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080005,
        0,
        1,
        soc_FD_MDB_A_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_MEM1_CLINKE_ECC_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000500,
        0,
        1,
        soc_MMU_MEM1_CLINKE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_MEM1_CLINKI_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080004,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_MEM1_CLINKI_ECC_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000400,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_MEM1_CLINK_ECC_COUNTERSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080006,
        0,
        2,
        soc_MMU_ENQ_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_MEM1_CLINK_ECC_COUNTERS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e000600,
        0,
        2,
        soc_MMU_ADM_ECC_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_MEM_FAIL_ADDR_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_MMU_MEM_FAIL_ADDR_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMU_MISC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2143700,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_MISC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_CPU_PKT_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080027,
        0,
        1,
        soc_EP_STATS_CTRL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001f,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080023,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080020,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080024,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080021,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080025,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080022,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080026,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_OCB_CONFIGURATION_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_MMU_OCB_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00001100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f30, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_OCB_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108,
        0,
        3,
        soc_MMU_OCB_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f30, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_OCB_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_MMU_OCB_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f30, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_OVQ_REPL_GROUP_DFTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7e002800,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_OVQ_REPL_GROUP_PDAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7e003000,
        0,
        4,
        soc_MMU_OVQ_REPL_GROUP_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_PARITY_ERR_CNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_PAR_ERR_INITIATEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_PAR_ERR_MEM_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_EDB_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_PDC_CONFIGURATION_REGISTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MMU_PDC_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x19001fff, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_MMU_PHY_CALIB_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x110,
        0,
        1,
        soc_MMU_PHY_CALIB_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_PHY_CALIB_EN_BCM88660_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x140,
        0,
        1,
        soc_MMU_PHY_CALIB_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PKTCNTCOSr */
        soc_block_list[154],
        soc_portreg,
        8,
        0x198,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_CELLCNTCOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PKTCNTINGr */
        soc_block_list[154],
        soc_portreg,
        9,
        0x140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_NO_DGNL |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_CELLCNTCOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_PKTHDR0_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080019,
        0,
        1,
        soc_EP_OI2QB_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_PKTLENGTH_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001a,
        0,
        1,
        soc_EP_OI2QB_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_PKTLINK_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08001d,
        0,
        1,
        soc_EP_OI2QB_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PKTLMTCOS_LOWERr */
        soc_block_list[154],
        soc_portreg,
        8,
        0x1a8,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_CELLLMTCOS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PKTLMTCOS_UPPERr */
        soc_block_list[154],
        soc_portreg,
        8,
        0x1a0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_CELLLMTCOS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PKTLMTINGr */
        soc_block_list[154],
        soc_portreg,
        9,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_NO_DGNL,
        1,
        soc_MMU_CELLLMTCOS_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_PORT_TO_LOGIC_PORT_MAPPINGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x30100000,
        0,
        1,
        soc_MMU_PORT_TO_LOGIC_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_PORT_TO_PHY_PORT_MAPPINGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x30110000,
        0,
        1,
        soc_MMU_PORT_TO_PHY_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PP_DBE_CNTr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1013,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_PP_DBE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PP_DBE_LOGr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1014,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_PP_DBE_LOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PP_ECC_CTRLr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1016,
        0,
        1,
        soc_MMU_PP_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PP_SBE_CNTr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1012,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_PP_DBE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_PP_SBE_LOGr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1015,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_PP_SBE_LOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_PQE_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82002000,
        0,
        2,
        soc_MMU_PQE_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_QCN_CNM_CTRL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1e080000,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MMU_QCN_CNM_CTRL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_QCN_CNM_CTRL_0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86000000,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MMU_QCN_CNM_CTRL_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_QCN_CNM_CTRL_1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86000100,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MMU_QCN_CNM_CTRL_1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_QCN_CNM_CTRL_64_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7a000000,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MMU_QCN_CNM_CTRL_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_QCN_CNM_LIMITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86003800,
        0,
        1,
        soc_MMU_QCN_CNM_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x000007f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_QCN_CPQ_SEQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x1e080010,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_QCN_CPQ_SEQr_fields,
        SOC_RESET_VAL_DEC(0x000004b3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_QCN_CPQ_SEQ_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x7a001000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_QCN_CPQ_SEQ_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000004b3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_QCN_CPQ_SEQ_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0x86001000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_QCN_CPQ_SEQ_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x000004b3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_QCN_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86006000,
        0,
        2,
        soc_MMU_QCN_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_QCN_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1e080040,
        0,
        2,
        soc_MMU_QCN_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_QCN_MEM_DEBUG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7a004000,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MMU_QCN_MEM_DEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_QCN_MEM_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86004000,
        0,
        7,
        soc_MMU_QCN_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_QCN_PARITY_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1e080030,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_QCN_PARITY_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_QCN_PARITY_ERR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7a003000,
        SOC_REG_FLAG_RO,
        8,
        soc_MMU_QCN_PARITY_ERR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_QCN_QUEUE_STSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7a005000,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_QCN_QUEUE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_QCN_QUEUE_STS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86005000,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_QCN_QUEUE_STS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_QSTRUCT_ECC_1B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a080051,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_QSTRUCT_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xaa004f00,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_QSTRUCT_ECC_2B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a080052,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_QSTRUCT_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xaa005000,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_RAF_TOTAL_SIZE_WATER_MARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_MMU_RAF_TOTAL_SIZE_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0085r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0086r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0087r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0090r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0091r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0092r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0093r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0102r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x102,
        0,
        15,
        soc_MMU_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00ff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_0103r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x103,
        0,
        11,
        soc_MMU_REG_0103r_fields,
        SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0106r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_REG_0106r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0107r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_RO,
        3,
        soc_MMU_REG_0106r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_0108r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_0109r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0140r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x140,
        0,
        1,
        soc_ECI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0085_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_0086_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_MMU_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0087_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_DRCA_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0090_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0091_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0092_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0093_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00ADr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00AEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00AFr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_00AF_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00B1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00B2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00B3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_00B4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B0_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B1_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_00B2_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B2_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_00B3_BCM88202_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B3_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00B4_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00BAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00BBr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00BCr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00BDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_00BEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00C1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_MMU_REG_00C1r_fields,
        SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001c4, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00CAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xca,
        0,
        1,
        soc_IDR_REG_00CAr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00CBr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xcb,
        0,
        1,
        soc_IDR_REG_00CBr_fields,
        SOC_RESET_VAL_DEC(0x00022fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00CCr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xcc,
        0,
        1,
        soc_FDR_REG_0163r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00CDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xcd,
        0,
        1,
        soc_IDR_REG_00CDr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_MMU_REG_00CFr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xcf,
        0,
        3,
        soc_CFC_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_REG_0103_BCM88670_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_MMU_REG_0103_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MMU_REG_0B1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb1,
        0,
        1,
        soc_EGQ_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_REPL_GRP_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001500,
        0,
        1,
        soc_MMU_CCPI_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_REPL_HEAD_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001400,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_REPL_LIST_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001100,
        0,
        1,
        soc_MMU_REPL_LIST_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_REPL_MAP_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001200,
        0,
        1,
        soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_REPL_STATE_ERRPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002700,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_REPL_STATE_ERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_REPL_STATE_MEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MMU_REPL_STATE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_REPL_STATE_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001300,
        0,
        1,
        soc_MMU_CCPI_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_RQE_FIFO_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000a,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_RQE_FIFO_ECC_STATUS_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000b,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_RQE_FIFO_ECC_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001600,
        0,
        1,
        soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_RXD_NODST_PKTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82014000,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_RXD_NODST_PKT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a014000,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_RXD_PKTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82013000,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_RXD_PKT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a013000,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MMU_SBUS_BROADCAST_IDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_SPARE_REG0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x101b,
        0,
        1,
        soc_EGR_SPARE_REG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_SPARE_REG1r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x101c,
        0,
        1,
        soc_EGR_SPARE_REG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MMU_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080057,
        0,
        1,
        soc_MMU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MMU_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42003600,
        0,
        1,
        soc_MMU_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MMU_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110800a1,
        0,
        1,
        soc_MMU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MMU_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46003600,
        0,
        1,
        soc_MMU_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MMU_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080058,
        0,
        1,
        soc_MMU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MMU_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce3,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_TDM_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe068500,
        0,
        2,
        soc_MMU_TDM_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_THDI_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080003,
        0,
        5,
        soc_MMU_THDI_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_THDI_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        0,
        5,
        soc_MMU_THDI_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_THDI_INTR_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        0,
        5,
        soc_MMU_THDI_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_THDI_INTR_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000600,
        0,
        5,
        soc_MMU_THDI_INTR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xae050000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_DEVICE_BST_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae065000,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_MMU_THDM_DB_DEVICE_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_DEVICE_BYPASSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae001000,
        0,
        1,
        soc_THDO_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_DEVICE_THR_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae001200,
        0,
        15,
        soc_MMU_THDM_DB_DEVICE_THR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae085000,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_MMU_THDM_DB_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_MEMORY_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae080000,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MMU_THDM_DB_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_DROP_STATESr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae006c00,
        SOC_REG_FLAG_RO,
        12,
        soc_OP_BUFFER_DROP_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_MCUC_BST_STATr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae063c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae063800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_MC_BST_STATr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae06a400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_MC_BST_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae06a000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_MC_SHARED_COUNTr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae004c00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_POOL_MC_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_RED_RESUME_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae008c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_RED_RESUME_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_RED_SHARED_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae000c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_RED_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_RESUME_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae008400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_RESUME_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_SHARED_COUNTr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae004000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_POOL_MC_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_SHARED_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae000400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae008800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae000800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_BST_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xae06b000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae026000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae016000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae00a000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae00a800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_RX_ENABLE0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae007400,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MMU_THDM_DB_PORTSP_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_RX_ENABLE1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xae007c00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MMU_THDM_DB_PORTSP_RX_ENABLE1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_SHARED_COUNTr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xac005000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xac003000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_TOTAL_COUNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xac005800,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae008000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xae018000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_QUEUE_E2E_DS_0r */
        soc_block_list[5],
        soc_genreg,
        53,
        0xae055000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_E2E_DS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_QUEUE_E2E_DS_1r */
        soc_block_list[5],
        soc_genreg,
        53,
        0xae059000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_E2E_DS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_QUEUE_E2E_SPID_0r */
        soc_block_list[5],
        soc_genreg,
        53,
        0xae070000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_E2E_SPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_QUEUE_E2E_SPID_1r */
        soc_block_list[5],
        soc_genreg,
        53,
        0xae075000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_E2E_SPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xae064000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xae054800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xae054000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xb2050000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_DEVICE_BST_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2065000,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MMU_THDM_MCQE_DEVICE_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_DEVICE_BYPASSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2001000,
        0,
        1,
        soc_THDO_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_DEVICE_THR_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2001200,
        0,
        13,
        soc_MMU_THDM_MCQE_DEVICE_THR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2085000,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_MMU_THDM_DB_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_MEMORY_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2080000,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_MMU_THDM_DB_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_DROP_STATESr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2006c00,
        SOC_REG_FLAG_RO,
        12,
        soc_OP_BUFFER_DROP_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_MC_BST_STATr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb206a400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb206a000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2008c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_RED_RESUME_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2000c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_RED_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_RESUME_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2008400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_RESUME_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_SHARED_COUNTr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2004000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_POOL_MC_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_SHARED_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2000400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_MCQE_POOL_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2008800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2000800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xb206b000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP0_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2026000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP1_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2016000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP0_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb200a000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP1_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb200a800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_RX_ENABLE0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2007400,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_MMU_THDM_DB_PORTSP_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb2007c00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_SHARED_COUNTr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xb0005000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr */
        soc_block_list[5],
        soc_portreg,
        4,
        0xb0003000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_TOTAL_COUNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb0005800,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2008000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP1_64r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb2018000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xb2064000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xb2054800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xb2054000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_BST_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb600e800,
        0,
        4,
        soc_MMU_THDR_DB_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_BST_STAT_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb600b000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_BST_STAT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb600d000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_BST_THRESHOLD_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb600a000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_DB_BST_THRESHOLD_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_BST_THRESHOLD_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb600c000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_DB_BST_THRESHOLD_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_BYPASSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb6000000,
        0,
        1,
        soc_MMU_THDR_DB_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb6000100,
        0,
        3,
        soc_MMU_THDR_DB_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_CONFIG1_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6001000,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_MMU_THDR_DB_CONFIG1_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_CONFIG_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6002000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MMU_THDR_DB_CONFIG_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_CONFIG_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb6000200,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_DB_CONFIG_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_LIMIT_COLOR_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6004000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_DB_LIMIT_COLOR_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_LIMIT_MIN_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6003000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_DB_LIMIT_MIN_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_MIN_COUNT_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6006000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDR_DB_MIN_COUNT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6005000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6008000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb6000a00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_SHARED_COUNT_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6007000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDR_DB_SHARED_COUNT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_SHARED_COUNT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb600e400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDR_DB_SHARED_COUNT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_SP_SHARED_LIMITr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb6000600,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_DB_LIMIT_COLOR_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_STATUS_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xb6009000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        4,
        soc_MMU_THDR_DB_STATUS_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_DB_STATUS_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xb600e000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_MMU_THDR_DB_STATUS_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_BST_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xba01e800,
        0,
        4,
        soc_MMU_THDR_DB_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_BST_STAT_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba01b000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_QE_BST_STAT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_BST_STAT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xba01d000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_QE_BST_STAT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_BST_THRESHOLD_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba01a000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_QE_BST_THRESHOLD_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_BST_THRESHOLD_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xba01c000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_QE_BST_THRESHOLD_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_BYPASSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xba010000,
        0,
        1,
        soc_MMU_THDR_QE_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xba010100,
        0,
        1,
        soc_MMU_THDR_QE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_CONFIG1_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba011000,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_MMU_THDR_DB_CONFIG1_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_CONFIG_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba012000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_MMU_THDR_QE_CONFIG_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_CONFIG_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xba010200,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_QE_CONFIG_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xba01f100,
        0,
        1,
        soc_MMU_THDR_QE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x0000009a, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_LIMIT_COLOR_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba014000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_QE_LIMIT_COLOR_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_LIMIT_MIN_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba013000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_THDR_QE_LIMIT_MIN_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_MIN_COUNT_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba016000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDR_QE_MIN_COUNT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba015000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba018000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xba010a00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xba010600,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_MMU_THDR_QE_LIMIT_COLOR_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_SHARED_COUNT_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba017000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDR_QE_SHARED_COUNT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_SHARED_COUNT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xba01e400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_MMU_THDR_QE_SHARED_COUNT_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xba01f000,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_THDR_QE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_STATUS_PRIQr */
        soc_block_list[5],
        soc_genreg,
        11,
        0xba019000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        4,
        soc_MMU_THDR_QE_STATUS_PRIQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDR_QE_STATUS_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xba01e000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_MMU_THDR_DB_STATUS_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_THDU_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xaa001400,
        0,
        15,
        soc_MMU_THDU_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_BP_DEBUG0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000d,
        0,
        1,
        soc_MMU_TOQ_BP_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_BP_DEBUG1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000e,
        0,
        9,
        soc_MMU_TOQ_BP_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_BP_DEBUG0_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000e,
        0,
        1,
        soc_MMU_TOQ_BP_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_BP_DEBUG0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001c00,
        0,
        1,
        soc_MMU_TOQ_BP_DEBUG0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_BP_DEBUG1_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000f,
        0,
        9,
        soc_MMU_TOQ_BP_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_BP_DEBUG1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001d00,
        0,
        9,
        soc_MMU_TOQ_BP_DEBUG1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_ECC_1B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000b,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001a00,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_ECC_2B_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000c,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_ECC_2B_COUNTER_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000d,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001b00,
        0,
        1,
        soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_TOQ_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12006000,
        0,
        13,
        soc_MMU_TOQ_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_EOPE_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001800,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_PORT_STATE_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001700,
        0,
        1,
        soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_QPACK_MODE_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001900,
        0,
        1,
        soc_CTR_RQE_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_STATE_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080008,
        0,
        1,
        soc_QMB_FLUSH_PENDING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_STATE_ECC_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001000,
        0,
        1,
        soc_MMU_REPL_LIST_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000f,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_TOQ_TCACHE_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080010,
        0,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080011,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00018820, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080012,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x000398a4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080013,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x0005a928, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080014,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG5r_fields,
        SOC_RESET_VAL_DEC(0x0007b9ac, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080015,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG6r_fields,
        SOC_RESET_VAL_DEC(0x0009ca30, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080016,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG7r_fields,
        SOC_RESET_VAL_DEC(0x000bdab4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG0_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080010,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_TOQ_TCACHE_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001e00,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_TOQ_TCACHE_DEBUG0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG1_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080011,
        0,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12001f00,
        0,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG2_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080012,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00018820, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002000,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018820, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG3_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080013,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x000398a4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002100,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000398a4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG4_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080014,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x0005a928, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG4_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002200,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0005a928, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG5_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080015,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG5r_fields,
        SOC_RESET_VAL_DEC(0x0007b9ac, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG5_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002300,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007b9ac, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG6_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080016,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG6r_fields,
        SOC_RESET_VAL_DEC(0x0009ca30, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG6_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002400,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG6_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0009ca30, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG7_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080017,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG7r_fields,
        SOC_RESET_VAL_DEC(0x000bdab4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG7_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002500,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TCACHE_DEBUG7_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000bdab4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080021,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_TOQ_TRACE_DEQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080022,
        SOC_REG_FLAG_RO,
        12,
        soc_MMU_TOQ_TRACE_DEQ_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12003200,
        SOC_REG_FLAG_RO,
        7,
        soc_MMU_TOQ_TRACE_DEQ_CAPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_0_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080022,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_TOQ_TRACE_DEQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12003000,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TRACE_DEQ_CAPT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_1_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080023,
        SOC_REG_FLAG_RO,
        12,
        soc_MMU_TOQ_TRACE_DEQ_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12003100,
        SOC_REG_FLAG_RO,
        12,
        soc_MMU_TOQ_TRACE_DEQ_CAPT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001d,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CONTROL_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001e,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002c00,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001e,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_COUNTER_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001f,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002d00,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_CCBE_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_MASK_FIELDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080020,
        0,
        7,
        soc_MMU_TOQ_TRACE_DEQ_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_MASK_FIELD_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080021,
        0,
        7,
        soc_MMU_TOQ_TRACE_DEQ_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_MASK_FIELD_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002f00,
        0,
        7,
        soc_MMU_TOQ_TRACE_DEQ_MASK_FIELD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001f,
        0,
        7,
        soc_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_VALUE_FIELD_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080020,
        0,
        7,
        soc_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_DEQ_VALUE_FIELD_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002e00,
        0,
        7,
        soc_MMU_TOQ_TRACE_DEQ_VALUE_FIELD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001b,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TRACE_ENQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001c,
        0,
        11,
        soc_MMU_TOQ_TRACE_ENQ_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_0_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001c,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TRACE_ENQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002a00,
        SOC_REG_FLAG_RO,
        4,
        soc_MMU_TOQ_TRACE_ENQ_CAPT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_1_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001d,
        0,
        11,
        soc_MMU_TOQ_TRACE_ENQ_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002b00,
        0,
        12,
        soc_MMU_TOQ_TRACE_ENQ_CAPT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080017,
        0,
        4,
        soc_MMU_TOQ_TRACE_ENQ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CONTROL_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080018,
        0,
        4,
        soc_MMU_TOQ_TRACE_ENQ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002600,
        0,
        4,
        soc_MMU_TOQ_TRACE_ENQ_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080018,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_COUNTER_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080019,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_COUNTER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002700,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_CCBE_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_MASK_FIELDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001a,
        0,
        7,
        soc_MMU_TOQ_TRACE_ENQ_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_MASK_FIELD_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001b,
        0,
        7,
        soc_MMU_TOQ_TRACE_ENQ_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_MASK_FIELD_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002900,
        0,
        7,
        soc_MMU_TOQ_TRACE_ENQ_MASK_FIELD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080019,
        0,
        7,
        soc_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_VALUE_FIELD_BCM56440_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001a,
        0,
        7,
        soc_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TOQ_TRACE_ENQ_VALUE_FIELD_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002800,
        0,
        7,
        soc_MMU_TOQ_TRACE_ENQ_VALUE_FIELD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_TO_LOGIC_PORT_MAPPINGr */
        soc_block_list[5],
        soc_genreg,
        66,
        0xc080100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_TO_LOGIC_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_TO_LOGIC_PORT_MAPPING_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        63,
        0x32100000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_TO_LOGIC_PORT_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_TO_PHY_PORT_MAPPINGr */
        soc_block_list[5],
        soc_genreg,
        66,
        0xc080200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_TO_PHY_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_TO_PHY_PORT_MAPPING_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        63,
        0x32110000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_TO_PHY_PORT_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_TO_XLP0_E2ECC_STATUSr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000064,
        0,
        1,
        soc_MMU_TO_XLP0_E2ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_TO_XLP1_E2ECC_STATUSr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000065,
        0,
        1,
        soc_MMU_TO_XLP0_E2ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_TO_XLP_BKP_STATUSr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000062,
        0,
        2,
        soc_MMU_TO_XLP_BKP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000010,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56440_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x16000100,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56450_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xcc001000,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x16000100,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x98001000,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000020,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x5c001000,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_TO_XPORT_BKP_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000020,
        SOC_REG_FLAG_RO,
        17,
        soc_MMU_TO_XPORT_BKPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_UPK_ERRLOGr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1017,
        SOC_REG_FLAG_RO,
        2,
        soc_MMU_UPK_ERRLOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_WRED_CFG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080028,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_WRED_PORT_CFG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08002b,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_WRED_PORT_THD_0_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08002c,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_WRED_PORT_THD_1_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08002d,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_WRED_THD_0_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080029,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MMU_WRED_THD_1_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08002a,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_XQ_EGRMAXTIMEr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1b6,
        0,
        1,
        soc_MMU_XQ_EGRMAXTIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MMU_XQ_PARADr */
        soc_block_list[154],
        soc_portreg,
        1,
        0x1011,
        SOC_REG_FLAG_RO,
        1,
        soc_MMU_XQ_PARADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_MODMAP_CTRLr */
        soc_block_list[1],
        soc_portreg,
        1,
        0x2801,
        0,
        3,
        soc_MODMAP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000037f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080cea,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011400,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080191,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46011300,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801bd,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ceb,
        SOC_REG_FLAG_RO,
        2,
        soc_L2MC_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011500,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080192,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46011400,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801be,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce8,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108018f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46011100,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801bb,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce9,
        SOC_REG_FLAG_RO,
        2,
        soc_L2MC_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011300,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080190,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46011200,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801bc,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M0_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d2c,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M0_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012e00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M0_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d2d,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M0_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012f00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d2e,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013000,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d2f,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013100,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d30,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013200,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d31,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013300,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d32,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d34,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013400,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d33,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d35,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e013500,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_1_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080264,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080265,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080266,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080261,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d2d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012d00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d2b,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080262,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080263,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SELr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000065,
        0,
        1,
        soc_MODPORT_MAP_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001e00,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000082,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001e00,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56334_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000065,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c004300,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000065,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38000300,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000665,
        0,
        1,
        soc_MODPORT_MAP_SEL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SEL_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44006500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MODPORT_MAP_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce6,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108018d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010f00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801b9,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d27,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012700,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08025b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d22,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce7,
        SOC_REG_FLAG_RO,
        2,
        soc_L2MC_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42011100,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108018e,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46011000,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801ba,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08025c,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d28,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012800,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d23,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08025d,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d29,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e012900,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d24,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_MOD_FIFO_CNTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MOD_FIFO_CNT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MOD_FIFO_CNT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MOD_FIFO_CNT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010b00,
        0,
        1,
        soc_MOD_FIFO_CNT_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MOD_FIFO_CNT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8020e,
        0,
        1,
        soc_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MOD_FIFO_CNT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8030b,
        0,
        1,
        soc_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MOD_FIFO_CNT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x770b0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MOD_FIFO_CNT_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208011f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d0f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080120,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011000,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d10,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080121,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011100,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MOD_MAP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d11,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8090c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8190c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8290c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8390c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8490c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8590c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8690c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8790c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8890c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8990c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_16r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9090c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_17r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9190c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_18r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9290c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_19r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9390c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9490c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_21r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9590c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_22r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9690c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_23r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9790c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9890c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_25r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9990c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_26r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9a90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9b90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9c90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9d90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9e90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9f90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_32r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa090c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa190c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_34r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa290c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_35r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa390c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_36r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa490c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_37r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa590c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_38r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa690c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_39r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa790c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_40r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa890c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_41r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa990c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_42r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaa90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_43r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xab90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_44r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xac90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_45r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xad90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_46r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xae90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_47r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaf90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_48r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb090c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_49r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb190c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_50r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb290c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_51r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb390c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_52r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb490c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_53r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb590c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_54r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb690c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_55r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb790c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_56r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb890c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_57r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb990c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_58r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xba90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_59r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbb90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_60r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbc90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_61r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbd90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_62r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbe90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MORDRPC_CHID_63r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbf90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CASMODRPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_MOTP_CHECKSUM_STATUSr */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2021400,
        SOC_REG_FLAG_RO,
        3,
        soc_MOTP_CHECKSUM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MOTP_CHECKSUM_STATUS_BCM53400_A0r */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2021400,
        SOC_REG_FLAG_RO,
        3,
        soc_MOTP_CHECKSUM_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSACTIONPROFILESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60c1,
        0,
        4,
        soc_MPLSACTIONPROFILESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSCONTROLWORDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ae2,
        0,
        1,
        soc_MPLSCONTROLWORDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSEXPMAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60ae,
        0,
        1,
        soc_MPLSEXPMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSEXPMAPTABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a91,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MPLSEXPMAPTABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELHASIPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61b2,
        0,
        1,
        soc_MPLSLABELHASIPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELRANGE0HIGHr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6087,
        0,
        1,
        soc_MPLSLABELRANGE0HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELRANGE0LOWr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6084,
        0,
        1,
        soc_MPLSLABELRANGE0LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELRANGE1HIGHr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6087,
        0,
        1,
        soc_MPLSLABELRANGE1HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELRANGE1LOWr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6084,
        0,
        1,
        soc_MPLSLABELRANGE1LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELRANGE2HIGHr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6087,
        0,
        1,
        soc_MPLSLABELRANGE2HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELRANGE2LOWr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6084,
        0,
        1,
        soc_MPLSLABELRANGE2LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUEBOSACTIONINDEXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x619a,
        0,
        1,
        soc_MPLSLABELVALUEBOSACTIONINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a2,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a3,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a4,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS3r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a5,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS4r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a6,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS5r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a7,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS6r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a8,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS7r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61a9,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS8r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61aa,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS9r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61ab,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS10r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61ac,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS11r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61ad,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS12r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61ae,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS13r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61af,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS14r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61b0,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUECONFIGS15r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61b1,
        0,
        4,
        soc_MPLSLABELVALUECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUENOBOSACTIONINDEXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x619b,
        0,
        1,
        soc_MPLSLABELVALUENOBOSACTIONINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSLABELVALUEOVERPWEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6197,
        0,
        1,
        soc_MPLSLABELVALUEOVERPWEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSPROFILEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a8d,
        0,
        1,
        soc_MPLSPROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSRANGECONFIGS0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x619c,
        0,
        5,
        soc_MPLSRANGECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x011f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSRANGECONFIGS1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x619d,
        0,
        5,
        soc_MPLSRANGECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x011f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MPLSRANGECONFIGS2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x619e,
        0,
        5,
        soc_MPLSRANGECONFIGS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x011f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_CAM_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x17020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MPLS_CAM_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MPLS_ENABLEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x200001a,
        0,
        2,
        soc_MPLS_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608012a,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d20,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d21,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d22,
        0,
        2,
        soc_MPLS_ENTRY_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d23,
        0,
        16,
        soc_MPLS_ENTRY_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012500,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012600,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012700,
        0,
        2,
        soc_MPLS_ENTRY_DBGCTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012800,
        0,
        16,
        soc_MPLS_ENTRY_DBGCTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012100,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x13120000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_MPLS_ENTRY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012200,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x13130000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_MPLS_ENTRY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012300,
        0,
        2,
        soc_MPLS_ENTRY_DBGCTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x13140000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_DBGCTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012400,
        0,
        16,
        soc_MPLS_ENTRY_DBGCTRL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_3_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x13150000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_MPLS_ENTRY_DBGCTRL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608014a,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080178,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080005,
        0,
        3,
        soc_MPLS_ENTRY_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12000600,
        0,
        3,
        soc_MPLS_ENTRY_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_HASH_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080005,
        0,
        3,
        soc_MPLS_ENTRY_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080640,
        0,
        3,
        soc_MPLS_ENTRY_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12004000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_MPLS_ENTRY_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080124,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080139,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012900,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080161,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d24,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080125,
        0,
        4,
        soc_EGR_VLAN_XLATE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080162,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080163,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608013a,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012a00,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d25,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d25,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608013b,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012b00,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d26,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d26,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080164,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080165,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012c00,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d27,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d27,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12012d00,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d28,
        0,
        3,
        soc_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x4080d28,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MPLS_ETHERTYPEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208001e,
        0,
        2,
        soc_MPLS_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x88478848, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MPLS_EXTENDED_LABEL_LOOKUP_ENABLEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002d00,
        0,
        1,
        soc_MPLS_EXTENDED_LABEL_LOOKUP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MPLS_IP_NIBBLE_PEEKING_CTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208001f,
        0,
        1,
        soc_MPLS_IP_NIBBLE_PEEKING_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608012b,
        0,
        4,
        soc_MPLS_MEMORY_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d1e,
        0,
        6,
        soc_MPLS_MEMORY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d1f,
        0,
        12,
        soc_MPLS_MEMORY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16011e00,
        0,
        6,
        soc_MPLS_MEMORY_DBGCTRL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_0_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010800,
        0,
        6,
        soc_MPLS_MEMORY_DBGCTRL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x17000000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_MPLS_MEMORY_DBGCTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16011f00,
        0,
        13,
        soc_MPLS_MEMORY_DBGCTRL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010900,
        0,
        12,
        soc_MPLS_MEMORY_DBGCTRL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x17010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_MPLS_MEMORY_DBGCTRL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608014b,
        0,
        4,
        soc_MPLS_MEMORY_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_MEMORY_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080179,
        0,
        7,
        soc_MPLS_MEMORY_DBGCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MPLS_SER_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x17080000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        24,
        soc_MPLS_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080122,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080137,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508015f,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080120,
        0,
        2,
        soc_MPLS_STATION_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080135,
        0,
        2,
        soc_MPLS_STATION_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508015d,
        0,
        2,
        soc_MPLS_STATION_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080123,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080138,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080160,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080121,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080136,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508015e,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608011f,
        0,
        1,
        soc_L3_DEFIP_CAM_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080134,
        0,
        1,
        soc_L3_DEFIP_CAM_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MPLS_STATION_CAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508015c,
        0,
        1,
        soc_L3_DEFIP_CAM_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MRPSACONFIG2r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x511,
        0,
        2,
        soc_MRPSACONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MRPSALASTIDXr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x589,
        0,
        2,
        soc_MRPSALASTIDXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MRPSBCONFIG2r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x512,
        0,
        2,
        soc_MRPSBCONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MRPSBLASTIDXr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x58a,
        0,
        2,
        soc_MRPSBLASTIDXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MRPSCONFIG1r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x510,
        0,
        6,
        soc_MRPSCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MRPSCONFIG3r */
        soc_block_list[49],
        soc_genreg,
        1,
        0x513,
        0,
        14,
        soc_MRPSCONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf3ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_1B_ERR_CNTr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_2B_ERR_CNTr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_ERR_1B_INITIATEr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_MRPS_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_MRPS_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_ERR_2B_INITIATEr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_MRPS_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_MRPS_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_INTERRUPT_REGISTERr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_ERROR_INITIATION_DATAr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_GLBL_CFGr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x100,
        0,
        9,
        soc_MRPS_GLBL_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0000030f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ef, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[94],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_GLOBAL_MEM_OPTIONSr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_GTIMER_CONFIGURATIONr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_GTIMER_TRIGGERr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_IDR_INTERFACE_DEBUG_COUNTERSr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO,
        4,
        soc_MRPS_IDR_INTERFACE_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INCOMING_COLOR_MAPr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x113,
        0,
        4,
        soc_MRPS_INCOMING_COLOR_MAPr_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INDIRECT_COMMANDr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        12,
        soc_MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INGRESS_OUT_INTERFACE_DEBUG_COUNTERSr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_MRPS_INGRESS_OUT_INTERFACE_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INIT_SEQ_ONr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_RO,
        2,
        soc_MRPS_INIT_SEQ_ONr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INTERRUPT_MASK_REGISTERr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_MRPS_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INTERRUPT_REGISTERr */
        soc_block_list[94],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_MRPS_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_INTERRUPT_REGISTER_TESTr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_MRPS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDA_CBL_STAT_CTRr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MRPS_MCDA_CBL_STAT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MRPS_MCDA_CFGr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x301,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_MRPS_MCDA_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00003ff8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDA_CFG_BCM88670_A0r */
        soc_block_list[94],
        soc_genreg,
        1,
        0x103,
        0,
        8,
        soc_MRPS_MCDA_CFG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDA_EBL_STAT_CTRr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MRPS_MCDA_EBL_STAT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDA_LAST_CMD_INDEXr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_MRPS_MCDA_LAST_CMD_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDA_REFRESH_CFGr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x104,
        0,
        2,
        soc_MRPS_MCDA_REFRESH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x03ffe000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDA_STAT_CFGr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_MRPS_MCDA_STAT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0fffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDA_WRAP_INDEXr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_MRPS_MCDA_WRAP_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDB_CBL_STAT_CTRr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MRPS_MCDB_CBL_STAT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_MRPS_MCDB_CFGr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x303,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_MRPS_MCDB_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00003ff8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDB_CFG_BCM88670_A0r */
        soc_block_list[94],
        soc_genreg,
        1,
        0x105,
        0,
        8,
        soc_MRPS_MCDB_CFG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDB_EBL_STAT_CTRr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_MRPS_MCDB_EBL_STAT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDB_LAST_CMD_INDEXr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_MRPS_MCDB_LAST_CMD_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDB_REFRESH_CFGr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_MRPS_MCDB_REFRESH_CFGr_fields,
        SOC_RESET_VAL_DEC(0x03ffe000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDB_STAT_CFGr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_MRPS_MCDB_STAT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0fffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_MCDB_WRAP_INDEXr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x102,
        0,
        2,
        soc_MRPS_MCDB_WRAP_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_0085r */
        soc_block_list[94],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_0090r */
        soc_block_list[94],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_0091r */
        soc_block_list[94],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_0092r */
        soc_block_list[94],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_0093r */
        soc_block_list[94],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00ADr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00AEr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00B1r */
        soc_block_list[94],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00B2r */
        soc_block_list[94],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00B4r */
        soc_block_list[94],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00B5r */
        soc_block_list[94],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00B7r */
        soc_block_list[94],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00B8r */
        soc_block_list[94],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00BAr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00BBr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00BDr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_REG_00BEr */
        soc_block_list[94],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_SBUS_BROADCAST_IDr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_MRPS_SBUS_LAST_IN_CHAINr */
        soc_block_list[94],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_00r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1640,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_01r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1644,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_02r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1648,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_03r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x164c,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_04r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1650,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_05r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1654,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_06r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1658,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_07r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x165c,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_08r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1660,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_09r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1664,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_10r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1668,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_11r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x166c,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_12r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1670,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_13r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1674,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_14r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1678,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CDRAM_15r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x167c,
        0,
        7,
        soc_MSPI_CDRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_00_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1640,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_00_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1640,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_00_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1640,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_00_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1640,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_00_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1640,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_01_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1644,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_01_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1644,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_01_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1644,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_01_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1644,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_01_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1644,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_02_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1648,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_02_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1648,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_02_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1648,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_02_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1648,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_02_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1648,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_03_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x164c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_03_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x164c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_03_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x164c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_03_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x164c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_03_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x164c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_04_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1650,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_04_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1650,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_04_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1650,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_04_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1650,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_04_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1650,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_05_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1654,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_05_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1654,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_05_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1654,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_05_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1654,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_05_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1654,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_06_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1658,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_06_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1658,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_06_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1658,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_06_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1658,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_06_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1658,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_07_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x165c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_07_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x165c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_07_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x165c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_07_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x165c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_07_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x165c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_08_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1660,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_08_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1660,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_08_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1660,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_08_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1660,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_08_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1660,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_09_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1664,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_09_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1664,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_09_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1664,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_09_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1664,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_09_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1664,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_10_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1668,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_10_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1668,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_10_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1668,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_10_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1668,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_10_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1668,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_11_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x166c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_11_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x166c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_11_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x166c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_11_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x166c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_11_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x166c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_12_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1670,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_12_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1670,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_12_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1670,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_12_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1670,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_12_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1670,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_13_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1674,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_13_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1674,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_13_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1674,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_13_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1674,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_13_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1674,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_14_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1678,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_14_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1678,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_14_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1678,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_14_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1678,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_14_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1678,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_15_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x167c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_15_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x167c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CDRAM_15_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x167c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_15_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x167c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CDRAM_15_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x167c,
        0,
        7,
        soc_MSPI_CDRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_CPTQPr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1524,
        SOC_REG_FLAG_RO,
        2,
        soc_MSPI_CPTQPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_CPTQP_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1524,
        SOC_REG_FLAG_RO,
        2,
        soc_MSPI_CPTQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_CPTQP_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1524,
        SOC_REG_FLAG_RO,
        2,
        soc_MSPI_CPTQP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_CPTQP_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1524,
        SOC_REG_FLAG_RO,
        2,
        soc_MSPI_CPTQP_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_CPTQP_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1524,
        SOC_REG_FLAG_RO,
        2,
        soc_MSPI_CPTQP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_CPTQP_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1524,
        SOC_REG_FLAG_RO,
        2,
        soc_MSPI_CPTQP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_ENDQPr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1514,
        0,
        2,
        soc_MSPI_ENDQPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_ENDQP_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1514,
        0,
        2,
        soc_MSPI_ENDQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_ENDQP_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1514,
        0,
        2,
        soc_MSPI_ENDQP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_ENDQP_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1514,
        0,
        2,
        soc_MSPI_ENDQP_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_ENDQP_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1514,
        0,
        2,
        soc_MSPI_ENDQP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_ENDQP_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1514,
        0,
        2,
        soc_MSPI_ENDQP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_NEWQPr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1510,
        0,
        2,
        soc_MSPI_NEWQPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_NEWQP_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1510,
        0,
        2,
        soc_MSPI_NEWQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_NEWQP_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1510,
        0,
        2,
        soc_MSPI_NEWQP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_NEWQP_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1510,
        0,
        2,
        soc_MSPI_NEWQP_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_NEWQP_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1510,
        0,
        2,
        soc_MSPI_NEWQP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_NEWQP_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1510,
        0,
        2,
        soc_MSPI_NEWQP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_00r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c0,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_01r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c4,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_02r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c8,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_03r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15cc,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_04r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d0,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_05r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d4,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_06r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d8,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_07r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15dc,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_08r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e0,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_09r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e4,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_10r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e8,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_11r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ec,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_12r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f0,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_13r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f4,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_14r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f8,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_15r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15fc,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_16r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1600,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_17r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1604,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_18r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1608,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_19r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x160c,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_20r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1610,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_21r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1614,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_22r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1618,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_23r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x161c,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_24r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1620,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_25r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1624,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_26r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1628,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_27r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x162c,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_28r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1630,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_29r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1634,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_30r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1638,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_RXRAM_31r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x163c,
        0,
        2,
        soc_MSPI_RXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_00_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_00_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_00_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_00_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_00_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_01_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_01_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_01_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_01_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_01_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_02_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_02_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_02_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_02_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_02_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15c8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_03_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15cc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_03_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15cc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_03_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15cc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_03_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15cc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_03_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15cc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_04_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_04_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_04_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_04_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_04_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_05_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_05_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_05_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_05_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_05_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_06_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_06_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_06_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_06_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_06_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15d8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_07_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15dc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_07_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15dc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_07_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15dc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_07_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15dc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_07_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15dc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_08_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_08_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_08_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_08_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_08_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_09_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_09_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_09_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_09_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_09_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_10_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_10_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_10_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_10_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_10_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15e8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_11_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ec,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_11_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ec,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_11_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ec,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_11_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ec,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_11_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ec,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_12_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_12_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_12_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_12_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_12_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_13_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_13_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_13_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_13_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_13_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_14_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_14_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_14_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_14_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_14_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15f8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_15_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15fc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_15_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15fc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_15_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15fc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_15_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15fc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_15_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15fc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_16_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1600,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_16_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1600,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_16_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1600,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_16_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1600,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_16_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1600,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_17_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1604,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_17_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1604,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_17_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1604,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_17_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1604,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_17_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1604,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_18_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1608,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_18_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1608,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_18_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1608,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_18_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1608,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_18_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1608,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_19_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x160c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_19_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x160c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_19_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x160c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_19_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x160c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_19_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x160c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_20_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1610,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_20_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1610,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_20_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1610,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_20_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1610,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_20_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1610,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_21_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1614,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_21_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1614,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_21_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1614,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_21_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1614,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_21_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1614,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_22_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1618,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_22_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1618,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_22_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1618,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_22_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1618,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_22_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1618,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_23_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x161c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_23_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x161c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_23_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x161c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_23_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x161c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_23_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x161c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_24_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1620,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_24_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1620,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_24_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1620,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_24_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1620,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_24_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1620,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_25_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1624,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_25_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1624,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_25_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1624,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_25_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1624,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_25_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1624,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_26_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1628,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_26_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1628,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_26_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1628,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_26_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1628,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_26_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1628,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_27_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x162c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_27_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x162c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_27_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x162c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_27_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x162c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_27_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x162c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_28_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1630,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_28_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1630,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_28_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1630,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_28_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1630,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_28_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1630,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_29_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1634,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_29_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1634,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_29_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1634,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_29_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1634,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_29_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1634,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_30_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1638,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_30_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1638,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_30_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1638,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_30_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1638,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_30_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1638,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_31_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x163c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_31_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x163c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_RXRAM_31_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x163c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_31_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x163c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_RXRAM_31_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x163c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_SPCR2r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1518,
        0,
        8,
        soc_MSPI_SPCR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_SPCR0_LSBr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1500,
        0,
        2,
        soc_MSPI_SPCR0_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_SPCR0_LSB_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1500,
        0,
        2,
        soc_MSPI_SPCR0_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_SPCR0_LSB_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1500,
        0,
        2,
        soc_MSPI_SPCR0_LSB_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_SPCR0_LSB_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1500,
        0,
        2,
        soc_MSPI_SPCR0_LSB_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_SPCR0_LSB_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1500,
        0,
        2,
        soc_MSPI_SPCR0_LSB_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_SPCR0_LSB_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1500,
        0,
        2,
        soc_MSPI_SPCR0_LSB_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_SPCR0_MSBr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1504,
        0,
        6,
        soc_MSPI_SPCR0_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_SPCR0_MSB_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1504,
        0,
        6,
        soc_MSPI_SPCR0_MSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000bf, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_SPCR0_MSB_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1504,
        0,
        6,
        soc_MSPI_SPCR0_MSB_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000bf, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_SPCR0_MSB_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1504,
        0,
        6,
        soc_MSPI_SPCR0_MSB_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000bf, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_SPCR0_MSB_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1504,
        0,
        6,
        soc_MSPI_SPCR0_MSB_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_SPCR0_MSB_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1504,
        0,
        6,
        soc_MSPI_SPCR0_MSB_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000083, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_SPCR1_LSBr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1508,
        0,
        2,
        soc_MSPI_SPCR1_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_SPCR1_LSB_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1508,
        0,
        2,
        soc_MSPI_SPCR1_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_SPCR1_LSB_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1508,
        0,
        2,
        soc_MSPI_SPCR1_LSB_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_SPCR1_LSB_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1508,
        0,
        2,
        soc_MSPI_SPCR1_LSB_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_SPCR1_LSB_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1508,
        0,
        2,
        soc_MSPI_SPCR1_LSB_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_SPCR1_LSB_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1508,
        0,
        2,
        soc_MSPI_SPCR1_LSB_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_SPCR1_MSBr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x150c,
        0,
        2,
        soc_MSPI_SPCR1_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_SPCR1_MSB_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x150c,
        0,
        2,
        soc_MSPI_SPCR1_MSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_SPCR1_MSB_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x150c,
        0,
        2,
        soc_MSPI_SPCR1_MSB_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_SPCR1_MSB_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x150c,
        0,
        2,
        soc_MSPI_SPCR1_MSB_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_SPCR1_MSB_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x150c,
        0,
        2,
        soc_MSPI_SPCR1_MSB_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_SPCR1_MSB_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x150c,
        0,
        2,
        soc_MSPI_SPCR1_MSB_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_SPCR2_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1518,
        0,
        8,
        soc_MSPI_SPCR2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_SPCR2_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1518,
        0,
        8,
        soc_MSPI_SPCR2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_SPCR2_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1518,
        0,
        8,
        soc_MSPI_SPCR2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_SPCR2_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1518,
        0,
        8,
        soc_MSPI_SPCR2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_SPCR2_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1518,
        0,
        8,
        soc_MSPI_SPCR2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_STATUSr */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1520,
        SOC_REG_FLAG_RO,
        3,
        soc_MSPI_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_STATUS_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1520,
        SOC_REG_FLAG_RO,
        3,
        soc_MSPI_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1520,
        SOC_REG_FLAG_RO,
        3,
        soc_MSPI_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1520,
        SOC_REG_FLAG_RO,
        3,
        soc_MSPI_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1520,
        SOC_REG_FLAG_RO,
        3,
        soc_MSPI_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_STATUS_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1520,
        SOC_REG_FLAG_RO,
        3,
        soc_MSPI_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_00r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1540,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_01r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1544,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_02r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1548,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_03r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x154c,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_04r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1550,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_05r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1554,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_06r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1558,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_07r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x155c,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_08r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1560,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_09r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1564,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_10r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1568,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_11r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x156c,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_12r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1570,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_13r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1574,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_14r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1578,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_15r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x157c,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_16r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1580,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_17r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1584,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_18r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1588,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_19r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x158c,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_20r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1590,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_21r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1594,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_22r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1598,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_23r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x159c,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_24r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a0,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_25r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a4,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_26r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a8,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_27r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ac,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_28r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b0,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_29r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b4,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_30r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b8,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_MSPI_TXRAM_31r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15bc,
        0,
        2,
        soc_MSPI_TXRAM_00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_00_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1540,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_00_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1540,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_00_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1540,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_00_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1540,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_00_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1540,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_01_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1544,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_01_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1544,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_01_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1544,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_01_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1544,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_01_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1544,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_02_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1548,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_02_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1548,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_02_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1548,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_02_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1548,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_02_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1548,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_03_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x154c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_03_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x154c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_03_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x154c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_03_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x154c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_03_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x154c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_04_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1550,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_04_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1550,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_04_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1550,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_04_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1550,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_04_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1550,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_05_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1554,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_05_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1554,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_05_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1554,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_05_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1554,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_05_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1554,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_06_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1558,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_06_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1558,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_06_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1558,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_06_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1558,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_06_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1558,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_07_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x155c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_07_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x155c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_07_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x155c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_07_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x155c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_07_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x155c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_08_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1560,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_08_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1560,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_08_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1560,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_08_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1560,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_08_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1560,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_09_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1564,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_09_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1564,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_09_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1564,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_09_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1564,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_09_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1564,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_10_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1568,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_10_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1568,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_10_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1568,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_10_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1568,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_10_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1568,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_11_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x156c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_11_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x156c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_11_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x156c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_11_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x156c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_11_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x156c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_12_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1570,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_12_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1570,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_12_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1570,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_12_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1570,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_12_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1570,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_13_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1574,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_13_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1574,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_13_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1574,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_13_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1574,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_13_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1574,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_14_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1578,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_14_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1578,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_14_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1578,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_14_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1578,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_14_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1578,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_15_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x157c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_15_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x157c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_15_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x157c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_15_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x157c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_15_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x157c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_16_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1580,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_16_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1580,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_16_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1580,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_16_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1580,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_16_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1580,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_17_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1584,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_17_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1584,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_17_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1584,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_17_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1584,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_17_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1584,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_18_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1588,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_18_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1588,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_18_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1588,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_18_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1588,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_18_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1588,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_19_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x158c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_19_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x158c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_19_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x158c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_19_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x158c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_19_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x158c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_20_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1590,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_20_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1590,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_20_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1590,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_20_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1590,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_20_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1590,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_21_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1594,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_21_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1594,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_21_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1594,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_21_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1594,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_21_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1594,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_22_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1598,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_22_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1598,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_22_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1598,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_22_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1598,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_22_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x1598,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_23_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x159c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_23_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x159c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_23_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x159c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_23_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x159c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_23_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x159c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_24_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_24_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_24_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_24_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_24_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_25_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_25_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_25_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_25_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_25_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_26_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_26_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_26_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_26_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_26_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15a8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_27_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ac,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_27_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ac,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_27_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ac,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_27_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ac,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_27_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15ac,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_28_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_28_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_28_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_28_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_28_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_29_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_29_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_29_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_29_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_29_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_30_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_30_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_30_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_30_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_30_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15b8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_31_BCM53400_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15bc,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_31_BCM56440_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15bc,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_MSPI_TXRAM_31_BCM88030_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15bc,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_31_BCM88202_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15bc,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_MSPI_TXRAM_31_BCM88670_A0r */
        soc_block_list[0],
        soc_cpureg,
        1,
        0x15bc,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MSW_INTERRUPTMASKREGISTERr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4810,
        0,
        12,
        soc_MSW_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f3f0001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MSW_INTERRUPTREGISTERr */
        soc_block_list[44],
        soc_genreg,
        1,
        0x4800,
        0,
        12,
        soc_MSW_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f3f0001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MTP_COSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1f080036,
        0,
        2,
        soc_MTP_COSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MTP_COS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7e014000,
        0,
        2,
        soc_MTP_COS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTP_COS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92007200,
        0,
        2,
        soc_MTP_COS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRI_BUCKET_OVERFLOW_INFOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080016,
        SOC_REG_FLAG_RO,
        1,
        soc_MTRI_BUCKET_OVERFLOW_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRI_BUCKET_OVERFLOW_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080015,
        0,
        1,
        soc_MTRI_BUCKET_OVERFLOW_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRI_BUCKET_OVERFLOW_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080017,
        0,
        1,
        soc_MTRI_BUCKET_OVERFLOW_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MTRI_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080002,
        0,
        2,
        soc_MTRI_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MTRI_IFGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000003,
        0,
        1,
        soc_EFP_METER_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MTRI_IFG_BCM56440_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000003,
        0,
        1,
        soc_EFP_METER_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        56,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MTRI_IFG_BCM56450_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x24000300,
        0,
        1,
        soc_MTRI_IFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        77,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MTRI_IFG_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000003,
        0,
        1,
        soc_EFP_METER_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MTRI_IFG_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x24000300,
        0,
        1,
        soc_MTRI_IFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        59,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MTRI_IFG_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000003,
        0,
        1,
        soc_EFP_METER_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTRI_IFG_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x24000300,
        0,
        1,
        soc_MTRI_IFG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTRI_MEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26000100,
        0,
        4,
        soc_MTRI_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRI_PORT_DISCr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080018,
        0,
        1,
        soc_MTRI_PORT_DISCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRI_PORT_WARNr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080019,
        0,
        1,
        soc_MTRI_PORT_DISCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTRI_REFRESH_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26002000,
        0,
        1,
        soc_MTRI_REFRESH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_0_L1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a052000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_0_L2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a054000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_0_PORTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a056000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_0_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_1_L0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a051000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_1_L1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a053000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_1_L2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a055000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_1_PORTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a057000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_0_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_L0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a050000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_L1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a051000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MTROMEMDEBUG_CONFIG_L2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a052000,
        0,
        2,
        soc_MTROMEMDEBUG_CONFIG_L2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_BUCKET_OVERFLOW_INFOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0801c1,
        SOC_REG_FLAG_RO,
        7,
        soc_MTRO_BUCKET_OVERFLOW_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_BUCKET_OVERFLOW_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0801c0,
        0,
        6,
        soc_MTRO_BUCKET_OVERFLOW_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_BUCKET_OVERFLOW_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0801c2,
        0,
        6,
        soc_MTRO_BUCKET_OVERFLOW_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_MTRO_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080028,
        0,
        1,
        soc_MTRO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MTRO_CONFIG_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa08009e,
        0,
        1,
        soc_MTRO_CONFIG_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_MTRO_CONFIG_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa08009e,
        0,
        2,
        soc_MTRO_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MTRO_CONFIG_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0802e0,
        0,
        2,
        soc_MTRO_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_MTRO_CONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080040,
        0,
        1,
        soc_MTRO_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MTRO_CONFIG_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0807e0,
        0,
        8,
        soc_MTRO_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_CONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080043,
        0,
        1,
        soc_MTRO_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_PG_METEREDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0801c4,
        0,
        1,
        soc_MTRO_PG_METEREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_PORT_METEREDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0801c3,
        0,
        1,
        soc_MTRI_PORT_DISCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTRO_REFRESH_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a000000,
        0,
        2,
        soc_MTRO_REFRESH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MTRO_REFRESH_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a010000,
        SOC_REG_FLAG_RO,
        4,
        soc_MTRO_REFRESH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MTRO_REFRESH_STATUS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a010000,
        SOC_REG_FLAG_RO,
        4,
        soc_MTRO_REFRESH_STATUS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_SHAPE_MAXMASKr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa0001c5,
        0,
        1,
        soc_MTRO_SHAPE_MAXMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_MTRO_SHAPE_MINMASKr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa0001c6,
        0,
        1,
        soc_MTRO_SHAPE_MINMASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPABUBBLECNTr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x584,
        0,
        2,
        soc_MTRPABUBBLECNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPACBLCNTr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x582,
        0,
        2,
        soc_MTRPACBLCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPAEBLCNTr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x583,
        0,
        2,
        soc_MTRPAEBLCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPASTATSCFGr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x581,
        0,
        4,
        soc_MTRPASTATSCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPBBUBBLECNTr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x588,
        0,
        2,
        soc_MTRPBBUBBLECNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPBCBLCNTr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x586,
        0,
        2,
        soc_MTRPBCBLCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPBEBLCNTr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x587,
        0,
        2,
        soc_MTRPBEBLCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MTRPBSTATSCFGr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x585,
        0,
        4,
        soc_MTRPBSTATSCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5984,
        0,
        4,
        soc_MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEBr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5985,
        0,
        4,
        soc_MULTICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MULTICASTPACKETHEADERSHIMLAYERTRANSLATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5879,
        0,
        5,
        soc_MULTICASTPACKETHEADERSHIMLAYERTRANSLATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3666,
        0,
        4,
        soc_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MULTICAST_LINK_UPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3664,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MULTICAST_LINK_UPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_MULTIPASS_LOOPBACK_BITMAP_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08006a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ING_PORT_THROTTLE_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_MULTIPASS_LOOPBACK_BITMAP_64_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080059,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_MULTI_MEM_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2098200,
        SOC_REG_FLAG_RO,
        12,
        soc_MULTI_MEM_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_MVR_PTR_MEM_DEBUGr */
        soc_block_list[28],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_AGING_CTR_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYARPIP1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60fa,
        0,
        1,
        soc_MYARPIP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYARPIP2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60fb,
        0,
        1,
        soc_MYARPIP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYBMACUCLSBBITMAP_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60d6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MYBMACUCLSBBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYBMACUCLSBBITMAP_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60d8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MYBMACUCLSBBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYBMACUCLSBBITMAP_2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60da,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MYBMACUCLSBBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYBMACUCLSBBITMAP_3r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60dc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MYBMACUCLSBBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYBMACUCMSBCONFIGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60d4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MYBMACUCMSBCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MYMACMSBCONFIGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6185,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MYMACMSBCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0a,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONFIG_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010a00,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010500,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x53030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d08,
        0,
        2,
        soc_MPLS_STATION_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010800,
        0,
        2,
        soc_MY_STATION_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010300,
        0,
        2,
        soc_MY_STATION_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x53010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MY_STATION_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0b,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_DBG_DATA_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010b00,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010600,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x53040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d09,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010900,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010400,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x53020000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d07,
        0,
        2,
        soc_MY_STATION_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_CAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010700,
        0,
        2,
        soc_MY_STATION_CAM_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_MY_STATION_CAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010200,
        0,
        3,
        soc_MY_STATION_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_DATA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d20,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_DATA_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16012000,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_MY_STATION_DATA_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x530d0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_DATA_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d21,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_MY_STATION_DATA_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d22,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d29,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16012e00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d2a,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16012f00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_MY_TRILL_NICKNAMEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x89,
        0,
        1,
        soc_MY_TRILL_NICKNAMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

