

================================================================
== Vivado HLS Report for 'Conv1DMac_new406'
================================================================
* Date:           Sat May 13 19:59:21 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.551|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     642|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     580|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     349|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     349|    1465|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+-----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT |
    +---------------------------------+----------------------------+---------+-------+---+-----+
    |computeS2_mux_325yd2_x_x_x_U106  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_U107  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_U108  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_U109  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    +---------------------------------+----------------------------+---------+-------+---+-----+
    |Total                            |                            |        0|      0|  0|  580|
    +---------------------------------+----------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights9_m_weights_V_U    |Conv1DMac_new406_Lf8  |        1|  0|   0|  4096|    4|     1|        16384|
    |weights9_m_weights_V_1_U  |Conv1DMac_new406_Mgi  |        1|  0|   0|  4096|    4|     1|        16384|
    |weights9_m_weights_V_2_U  |Conv1DMac_new406_Ngs  |        1|  0|   0|  4096|    4|     1|        16384|
    |weights9_m_weights_V_3_U  |Conv1DMac_new406_OgC  |        1|  0|   0|  4096|    4|     1|        16384|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0| 16384|   16|     4|        65536|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_529_p2                |     *    |      0|  0|  41|           8|           4|
    |p_Val2_2_fu_618_p2                |     *    |      0|  0|  41|           8|           4|
    |p_Val2_3_fu_707_p2                |     *    |      0|  0|  41|           8|           4|
    |p_Val2_s_135_fu_440_p2            |     *    |      0|  0|  41|           8|           4|
    |indvar_flatten_next3_fu_281_p2    |     +    |      0|  0|  27|           1|          20|
    |indvar_flatten_op_fu_413_p2       |     +    |      0|  0|  21|          14|           1|
    |macRegisters_0_V_fu_808_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_1_V_fu_817_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_2_V_fu_826_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_3_V_fu_835_p2        |     +    |      0|  0|  15|           8|           8|
    |nm_1_fu_335_p2                    |     +    |      0|  0|  15|           1|           6|
    |p_Val2_22_1_fu_1005_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_2_fu_1080_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_3_fu_1155_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_930_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_407_p2                    |     +    |      0|  0|  15|           8|           1|
    |tmp1_fu_520_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp2_fu_609_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp3_fu_698_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp4_fu_787_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_39_fu_395_p2                  |     +    |      0|  0|  19|          12|          12|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_599_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_688_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_777_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_510_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_91_mid_fu_329_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten3_fu_275_p2       |   icmp   |      0|  0|  18|          20|          21|
    |exitcond_flatten_fu_287_p2        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_227_1_fu_593_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_2_fu_682_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_3_fu_771_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_289_fu_323_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |tmp_46_fu_504_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_62_fu_401_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_268_fu_341_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_43_fu_480_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_49_fu_569_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_54_fu_658_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_59_fu_747_p2                  |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_419_p3     |  select  |      0|  0|  14|           1|           1|
    |nm_mid2_fu_383_p3                 |  select  |      0|  0|   6|           1|           6|
    |nm_mid_fu_293_p3                  |  select  |      0|  0|   6|           1|           1|
    |nm_t_mid2_fu_375_p3               |  select  |      0|  0|   5|           1|           5|
    |nm_t_mid_fu_309_p3                |  select  |      0|  0|   5|           1|           1|
    |sf_mid2_fu_347_p3                 |  select  |      0|  0|   8|           1|           1|
    |tmp_90_mid2_fu_367_p3             |  select  |      0|  0|  12|           1|          12|
    |tmp_90_mid_fu_301_p3              |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_317_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 642|         256|         245|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten3_reg_199    |   9|          2|   20|         40|
    |indvar_flatten_reg_210     |   9|          2|   14|         28|
    |macRegisters_0_V_1_fu_118  |   9|          2|    8|         16|
    |macRegisters_1_V_1_fu_122  |   9|          2|    8|         16|
    |macRegisters_2_V_1_fu_126  |   9|          2|    8|         16|
    |macRegisters_3_V_1_fu_130  |   9|          2|    8|         16|
    |nm_reg_221                 |   9|          2|    6|         12|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_232                 |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   87|        176|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1202        |   1|   0|    1|          0|
    |indvar_flatten3_reg_199           |  20|   0|   20|          0|
    |indvar_flatten_reg_210            |  14|   0|   14|          0|
    |macRegisters_0_V_1_fu_118         |   8|   0|    8|          0|
    |macRegisters_1_V_1_fu_122         |   8|   0|    8|          0|
    |macRegisters_2_V_1_fu_126         |   8|   0|    8|          0|
    |macRegisters_3_V_1_fu_130         |   8|   0|    8|          0|
    |nm_reg_221                        |   6|   0|    6|          0|
    |nm_t_mid2_reg_1211                |   5|   0|    5|          0|
    |sf_reg_232                        |   8|   0|    8|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp1_reg_1288                     |   6|   0|    6|          0|
    |tmp2_reg_1293                     |   6|   0|    6|          0|
    |tmp3_reg_1298                     |   6|   0|    6|          0|
    |tmp4_reg_1303                     |   6|   0|    6|          0|
    |tmp_39_reg_1224                   |  12|   0|   12|          0|
    |tmp_62_reg_1229                   |   1|   0|    1|          0|
    |tmp_V_reg_1263                    |   8|   0|    8|          0|
    |weights9_m_weights_V_11_reg_1283  |   4|   0|    4|          0|
    |weights9_m_weights_V_5_reg_1268   |   4|   0|    4|          0|
    |weights9_m_weights_V_7_reg_1273   |   4|   0|    4|          0|
    |weights9_m_weights_V_9_reg_1278   |   4|   0|    4|          0|
    |exitcond_flatten3_reg_1202        |  64|  32|    1|          0|
    |nm_t_mid2_reg_1211                |  64|  32|    5|          0|
    |tmp_62_reg_1229                   |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 349|  96|  164|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new406 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten3)
	3  / (!exitcond_flatten3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i20 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next3, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.98ns)   --->   "%exitcond_flatten3 = icmp eq i20 %indvar_flatten3, -524288"   --->   Operation 25 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.85ns)   --->   "%indvar_flatten_next3 = add i20 1, %indvar_flatten3"   --->   Operation 26 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_90_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_s" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_90_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_91_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_289 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_289' <Predicate = (!exitcond_flatten3)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_91_mid = and i1 %tmp_289, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_91_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_268 = or i1 %tmp_91_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_268' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_268, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_308 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_308' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_90_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_308, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_90_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_90_mid2 = select i1 %tmp_91_mid, i12 %tmp_90_mid1, i12 %tmp_90_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_90_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_91_mid, i5 %tmp_308, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_91_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_39 = add i12 %tmp_90_mid2, %sf_cast1" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_39' <Predicate = (!exitcond_flatten3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_62 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_62' <Predicate = (!exitcond_flatten3)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten3)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_40 = zext i12 %tmp_39 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_40' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_4 = getelementptr [4096 x i4]* @weights9_m_weights_V, i64 0, i64 %tmp_40" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights9_m_weights_V_4' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_5 = load i4* %weights9_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights9_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_6 = getelementptr [4096 x i4]* @weights9_m_weights_V_1, i64 0, i64 %tmp_40" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights9_m_weights_V_6' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_7 = load i4* %weights9_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights9_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_8 = getelementptr [4096 x i4]* @weights9_m_weights_V_2, i64 0, i64 %tmp_40" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights9_m_weights_V_8' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_9 = load i4* %weights9_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights9_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_10 = getelementptr [4096 x i4]* @weights9_m_weights_V_3, i64 0, i64 %tmp_40" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights9_m_weights_V_10' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_11 = load i4* %weights9_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights9_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten3)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_5 = load i4* %weights9_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights9_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_7 = load i4* %weights9_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 61 'load' 'weights9_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_9 = load i4* %weights9_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 62 'load' 'weights9_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_4 : Operation 63 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_11 = load i4* %weights9_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 63 'load' 'weights9_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>

State 5 <SV = 4> <Delay = 6.36>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i12" [S2/conv1d.h:823]   --->   Operation 64 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i4 %weights9_m_weights_V_5 to i12" [S2/conv1d.h:823]   --->   Operation 65 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.61ns)   --->   "%p_Val2_s_135 = mul i12 %p_08_cast_cast, %p_0132_cast_cast" [S2/conv1d.h:823]   --->   Operation 66 'mul' 'p_Val2_s_135' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s_135, i32 11)" [S2/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_309' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_310 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_s_135, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 68 'partselect' 'tmp_310' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%p_Val2_cast_cast = sext i5 %tmp_310 to i6" [S2/conv1d.h:823]   --->   Operation 69 'sext' 'p_Val2_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s_135, i32 6)" [S2/conv1d.h:823]   --->   Operation 70 'bitselect' 'tmp_311' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_312 = trunc i12 %p_Val2_s_135 to i1" [S2/conv1d.h:823]   --->   Operation 71 'trunc' 'tmp_312' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_43 = or i1 %tmp_312, %tmp_309" [S2/conv1d.h:823]   --->   Operation 72 'or' 'tmp_43' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_44 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_s_135, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 73 'partselect' 'tmp_44' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_45 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_44, i1 %tmp_43)" [S2/conv1d.h:823]   --->   Operation 74 'bitconcatenate' 'tmp_45' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_46 = icmp ne i6 %tmp_45, 0" [S2/conv1d.h:823]   --->   Operation 75 'icmp' 'tmp_46' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%qb_assign_2 = and i1 %tmp_46, %tmp_311" [S2/conv1d.h:823]   --->   Operation 76 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_138_cast_cast = zext i1 %qb_assign_2 to i6" [S2/conv1d.h:836]   --->   Operation 77 'zext' 'tmp_138_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp1 = add i6 %p_Val2_cast_cast, %tmp_138_cast_cast" [S2/conv1d.h:836]   --->   Operation 78 'add' 'tmp1' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i4 %weights9_m_weights_V_7 to i12" [S2/conv1d.h:823]   --->   Operation 79 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i12 %p_08_cast_cast, %p_0132_1_cast_cast" [S2/conv1d.h:823]   --->   Operation 80 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_1, i32 11)" [S2/conv1d.h:823]   --->   Operation 81 'bitselect' 'tmp_313' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_314 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_1, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 82 'partselect' 'tmp_314' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%p_Val2_81_1_cast_c = sext i5 %tmp_314 to i6" [S2/conv1d.h:823]   --->   Operation 83 'sext' 'p_Val2_81_1_cast_c' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 84 'bitselect' 'tmp_315' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_316 = trunc i12 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 85 'trunc' 'tmp_316' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_49 = or i1 %tmp_316, %tmp_313" [S2/conv1d.h:823]   --->   Operation 86 'or' 'tmp_49' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_50 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_51 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_50, i1 %tmp_49)" [S2/conv1d.h:823]   --->   Operation 88 'bitconcatenate' 'tmp_51' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_1 = icmp ne i6 %tmp_51, 0" [S2/conv1d.h:823]   --->   Operation 89 'icmp' 'tmp_227_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%qb_assign_2_1 = and i1 %tmp_227_1, %tmp_315" [S2/conv1d.h:823]   --->   Operation 90 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_228_1_cast_cast = zext i1 %qb_assign_2_1 to i6" [S2/conv1d.h:836]   --->   Operation 91 'zext' 'tmp_228_1_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp2 = add i6 %p_Val2_81_1_cast_c, %tmp_228_1_cast_cast" [S2/conv1d.h:836]   --->   Operation 92 'add' 'tmp2' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i4 %weights9_m_weights_V_9 to i12" [S2/conv1d.h:823]   --->   Operation 93 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i12 %p_08_cast_cast, %p_0132_2_cast_cast" [S2/conv1d.h:823]   --->   Operation 94 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_2, i32 11)" [S2/conv1d.h:823]   --->   Operation 95 'bitselect' 'tmp_317' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_318 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_2, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 96 'partselect' 'tmp_318' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_Val2_81_2_cast_c = sext i5 %tmp_318 to i6" [S2/conv1d.h:823]   --->   Operation 97 'sext' 'p_Val2_81_2_cast_c' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_319' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_320 = trunc i12 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 99 'trunc' 'tmp_320' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_54 = or i1 %tmp_320, %tmp_317" [S2/conv1d.h:823]   --->   Operation 100 'or' 'tmp_54' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 101 'partselect' 'tmp_55' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_56 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_55, i1 %tmp_54)" [S2/conv1d.h:823]   --->   Operation 102 'bitconcatenate' 'tmp_56' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_2 = icmp ne i6 %tmp_56, 0" [S2/conv1d.h:823]   --->   Operation 103 'icmp' 'tmp_227_2' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%qb_assign_2_2 = and i1 %tmp_227_2, %tmp_319" [S2/conv1d.h:823]   --->   Operation 104 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_228_2_cast_cast = zext i1 %qb_assign_2_2 to i6" [S2/conv1d.h:836]   --->   Operation 105 'zext' 'tmp_228_2_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp3 = add i6 %p_Val2_81_2_cast_c, %tmp_228_2_cast_cast" [S2/conv1d.h:836]   --->   Operation 106 'add' 'tmp3' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i4 %weights9_m_weights_V_11 to i12" [S2/conv1d.h:823]   --->   Operation 107 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i12 %p_08_cast_cast, %p_0132_3_cast_cast" [S2/conv1d.h:823]   --->   Operation 108 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_3, i32 11)" [S2/conv1d.h:823]   --->   Operation 109 'bitselect' 'tmp_321' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_322 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_3, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 110 'partselect' 'tmp_322' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%p_Val2_81_3_cast_c = sext i5 %tmp_322 to i6" [S2/conv1d.h:823]   --->   Operation 111 'sext' 'p_Val2_81_3_cast_c' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 112 'bitselect' 'tmp_323' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_324 = trunc i12 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 113 'trunc' 'tmp_324' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_59 = or i1 %tmp_324, %tmp_321" [S2/conv1d.h:823]   --->   Operation 114 'or' 'tmp_59' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_60 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 115 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_60, i1 %tmp_59)" [S2/conv1d.h:823]   --->   Operation 116 'bitconcatenate' 'tmp_61' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_3 = icmp ne i6 %tmp_61, 0" [S2/conv1d.h:823]   --->   Operation 117 'icmp' 'tmp_227_3' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%qb_assign_2_3 = and i1 %tmp_227_3, %tmp_323" [S2/conv1d.h:823]   --->   Operation 118 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_228_3_cast_cast = zext i1 %qb_assign_2_3 to i6" [S2/conv1d.h:836]   --->   Operation 119 'zext' 'tmp_228_3_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp4 = add i6 %p_Val2_81_3_cast_c, %tmp_228_3_cast_cast" [S2/conv1d.h:836]   --->   Operation 120 'add' 'tmp4' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.55>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1_s = load i8* %macRegisters_0_V_1" [S2/conv1d.h:836]   --->   Operation 121 'load' 'macRegisters_0_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1_s = load i8* %macRegisters_1_V_1" [S2/conv1d.h:836]   --->   Operation 122 'load' 'macRegisters_1_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1_s = load i8* %macRegisters_2_V_1" [S2/conv1d.h:836]   --->   Operation 123 'load' 'macRegisters_2_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1_s = load i8* %macRegisters_3_V_1" [S2/conv1d.h:836]   --->   Operation 124 'load' 'macRegisters_3_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 125 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 126 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str54) nounwind" [S2/conv1d.h:793]   --->   Operation 127 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str54)" [S2/conv1d.h:793]   --->   Operation 128 'specregionbegin' 'tmp_38' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 129 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1 to i8" [S2/conv1d.h:836]   --->   Operation 130 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.69ns)   --->   "%macRegisters_0_V = add i8 %tmp1_cast, %macRegisters_0_V_1_s" [S2/conv1d.h:836]   --->   Operation 131 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i6 %tmp2 to i8" [S2/conv1d.h:836]   --->   Operation 132 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.69ns)   --->   "%macRegisters_1_V = add i8 %tmp2_cast, %macRegisters_1_V_1_s" [S2/conv1d.h:836]   --->   Operation 133 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i6 %tmp3 to i8" [S2/conv1d.h:836]   --->   Operation 134 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.69ns)   --->   "%macRegisters_2_V = add i8 %tmp3_cast, %macRegisters_2_V_1_s" [S2/conv1d.h:836]   --->   Operation 135 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i6 %tmp4 to i8" [S2/conv1d.h:836]   --->   Operation 136 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.69ns)   --->   "%macRegisters_3_V = add i8 %tmp4_cast, %macRegisters_3_V_1_s" [S2/conv1d.h:836]   --->   Operation 137 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_1" [S2/conv1d.h:844]   --->   Operation 138 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_6 : Operation 139 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_1" [S2/conv1d.h:844]   --->   Operation 139 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_6 : Operation 140 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_1" [S2/conv1d.h:844]   --->   Operation 140 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_6 : Operation 141 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_1" [S2/conv1d.h:844]   --->   Operation 141 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 142 'br' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 7, i8 7, i8 0, i8 0, i8 0, i8 0, i8 0, i8 11, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 7, i8 0, i8 0, i8 0, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 143 'mux' 'tmp_63' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %macRegisters_0_V, %tmp_63" [S2/conv1d.h:859]   --->   Operation 144 'add' 'p_Val2_s' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_1)   --->   "%tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 0, i8 0, i8 7, i8 12, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 7, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 145 'mux' 'tmp_64' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_1 = add i8 %macRegisters_1_V, %tmp_64" [S2/conv1d.h:859]   --->   Operation 146 'add' 'p_Val2_22_1' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_2)   --->   "%tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 6, i8 0, i8 4, i8 6, i8 0, i8 0, i8 0, i8 0, i8 0, i8 6, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 10, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 147 'mux' 'tmp_65' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_2 = add i8 %macRegisters_2_V, %tmp_65" [S2/conv1d.h:859]   --->   Operation 148 'add' 'p_Val2_22_2' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_3)   --->   "%tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 5, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 0, i8 5, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 149 'mux' 'tmp_66' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_3 = add i8 %macRegisters_3_V, %tmp_66" [S2/conv1d.h:859]   --->   Operation 150 'add' 'p_Val2_22_3' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_79 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_22_3, i8 %p_Val2_22_2, i8 %p_Val2_22_1, i8 %p_Val2_s)" [S2/conv1d.h:870]   --->   Operation 151 'bitconcatenate' 'tmp_V_79' <Predicate = (tmp_62)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_79)" [S2/conv1d.h:876]   --->   Operation 152 'write' <Predicate = (tmp_62)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 153 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 153 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_6 : Operation 154 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 154 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_6 : Operation 155 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 155 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_6 : Operation 156 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 156 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 157 'br' <Predicate = (tmp_62)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str54, i32 %tmp_38)" [S2/conv1d.h:878]   --->   Operation 158 'specregionend' 'empty' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 159 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights9_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights9_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights9_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights9_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_1      (alloca         ) [ 01111110]
macRegisters_1_V_1      (alloca         ) [ 01111110]
macRegisters_2_V_1      (alloca         ) [ 01111110]
macRegisters_3_V_1      (alloca         ) [ 01111110]
StgValue_12             (specinterface  ) [ 00000000]
StgValue_13             (specinterface  ) [ 00000000]
StgValue_14             (store          ) [ 00000000]
StgValue_15             (store          ) [ 00000000]
StgValue_16             (store          ) [ 00000000]
StgValue_17             (store          ) [ 00000000]
StgValue_18             (br             ) [ 01111110]
indvar_flatten3         (phi            ) [ 00100000]
indvar_flatten          (phi            ) [ 00100000]
nm                      (phi            ) [ 00100000]
sf                      (phi            ) [ 00100000]
tmp                     (trunc          ) [ 00000000]
tmp_s                   (bitconcatenate ) [ 00000000]
exitcond_flatten3       (icmp           ) [ 00111110]
indvar_flatten_next3    (add            ) [ 01111110]
StgValue_27             (br             ) [ 00000000]
exitcond_flatten        (icmp           ) [ 00000000]
nm_mid                  (select         ) [ 00000000]
tmp_90_mid              (select         ) [ 00000000]
nm_t_mid                (select         ) [ 00000000]
not_exitcond_flatten    (xor            ) [ 00000000]
tmp_289                 (icmp           ) [ 00000000]
tmp_91_mid              (and            ) [ 00000000]
nm_1                    (add            ) [ 00000000]
tmp_268                 (or             ) [ 00000000]
sf_mid2                 (select         ) [ 00000000]
tmp_308                 (trunc          ) [ 00000000]
tmp_90_mid1             (bitconcatenate ) [ 00000000]
tmp_90_mid2             (select         ) [ 00000000]
nm_t_mid2               (select         ) [ 00111110]
nm_mid2                 (select         ) [ 01111110]
sf_cast1                (zext           ) [ 00000000]
tmp_39                  (add            ) [ 00110000]
tmp_62                  (icmp           ) [ 00111110]
StgValue_46             (br             ) [ 00000000]
sf_1                    (add            ) [ 01111110]
indvar_flatten_op       (add            ) [ 00000000]
indvar_flatten_next     (select         ) [ 01111110]
tmp_40                  (zext           ) [ 00000000]
weights9_m_weights_V_4  (getelementptr  ) [ 00101000]
weights9_m_weights_V_6  (getelementptr  ) [ 00101000]
weights9_m_weights_V_8  (getelementptr  ) [ 00101000]
weights9_m_weights_V_10 (getelementptr  ) [ 00101000]
tmp_V                   (read           ) [ 00100100]
weights9_m_weights_V_5  (load           ) [ 00100100]
weights9_m_weights_V_7  (load           ) [ 00100100]
weights9_m_weights_V_9  (load           ) [ 00100100]
weights9_m_weights_V_11 (load           ) [ 00100100]
p_08_cast_cast          (sext           ) [ 00000000]
p_0132_cast_cast        (sext           ) [ 00000000]
p_Val2_s_135            (mul            ) [ 00000000]
tmp_309                 (bitselect      ) [ 00000000]
tmp_310                 (partselect     ) [ 00000000]
p_Val2_cast_cast        (sext           ) [ 00000000]
tmp_311                 (bitselect      ) [ 00000000]
tmp_312                 (trunc          ) [ 00000000]
tmp_43                  (or             ) [ 00000000]
tmp_44                  (partselect     ) [ 00000000]
tmp_45                  (bitconcatenate ) [ 00000000]
tmp_46                  (icmp           ) [ 00000000]
qb_assign_2             (and            ) [ 00000000]
tmp_138_cast_cast       (zext           ) [ 00000000]
tmp1                    (add            ) [ 00100010]
p_0132_1_cast_cast      (sext           ) [ 00000000]
p_Val2_1                (mul            ) [ 00000000]
tmp_313                 (bitselect      ) [ 00000000]
tmp_314                 (partselect     ) [ 00000000]
p_Val2_81_1_cast_c      (sext           ) [ 00000000]
tmp_315                 (bitselect      ) [ 00000000]
tmp_316                 (trunc          ) [ 00000000]
tmp_49                  (or             ) [ 00000000]
tmp_50                  (partselect     ) [ 00000000]
tmp_51                  (bitconcatenate ) [ 00000000]
tmp_227_1               (icmp           ) [ 00000000]
qb_assign_2_1           (and            ) [ 00000000]
tmp_228_1_cast_cast     (zext           ) [ 00000000]
tmp2                    (add            ) [ 00100010]
p_0132_2_cast_cast      (sext           ) [ 00000000]
p_Val2_2                (mul            ) [ 00000000]
tmp_317                 (bitselect      ) [ 00000000]
tmp_318                 (partselect     ) [ 00000000]
p_Val2_81_2_cast_c      (sext           ) [ 00000000]
tmp_319                 (bitselect      ) [ 00000000]
tmp_320                 (trunc          ) [ 00000000]
tmp_54                  (or             ) [ 00000000]
tmp_55                  (partselect     ) [ 00000000]
tmp_56                  (bitconcatenate ) [ 00000000]
tmp_227_2               (icmp           ) [ 00000000]
qb_assign_2_2           (and            ) [ 00000000]
tmp_228_2_cast_cast     (zext           ) [ 00000000]
tmp3                    (add            ) [ 00100010]
p_0132_3_cast_cast      (sext           ) [ 00000000]
p_Val2_3                (mul            ) [ 00000000]
tmp_321                 (bitselect      ) [ 00000000]
tmp_322                 (partselect     ) [ 00000000]
p_Val2_81_3_cast_c      (sext           ) [ 00000000]
tmp_323                 (bitselect      ) [ 00000000]
tmp_324                 (trunc          ) [ 00000000]
tmp_59                  (or             ) [ 00000000]
tmp_60                  (partselect     ) [ 00000000]
tmp_61                  (bitconcatenate ) [ 00000000]
tmp_227_3               (icmp           ) [ 00000000]
qb_assign_2_3           (and            ) [ 00000000]
tmp_228_3_cast_cast     (zext           ) [ 00000000]
tmp4                    (add            ) [ 00100010]
macRegisters_0_V_1_s    (load           ) [ 00000000]
macRegisters_1_V_1_s    (load           ) [ 00000000]
macRegisters_2_V_1_s    (load           ) [ 00000000]
macRegisters_3_V_1_s    (load           ) [ 00000000]
StgValue_125            (specloopname   ) [ 00000000]
StgValue_126            (specloopname   ) [ 00000000]
StgValue_127            (specloopname   ) [ 00000000]
tmp_38                  (specregionbegin) [ 00000000]
StgValue_129            (specpipeline   ) [ 00000000]
tmp1_cast               (sext           ) [ 00000000]
macRegisters_0_V        (add            ) [ 00000000]
tmp2_cast               (sext           ) [ 00000000]
macRegisters_1_V        (add            ) [ 00000000]
tmp3_cast               (sext           ) [ 00000000]
macRegisters_2_V        (add            ) [ 00000000]
tmp4_cast               (sext           ) [ 00000000]
macRegisters_3_V        (add            ) [ 00000000]
StgValue_138            (store          ) [ 00000000]
StgValue_139            (store          ) [ 00000000]
StgValue_140            (store          ) [ 00000000]
StgValue_141            (store          ) [ 00000000]
StgValue_142            (br             ) [ 00000000]
tmp_63                  (mux            ) [ 00000000]
p_Val2_s                (add            ) [ 00000000]
tmp_64                  (mux            ) [ 00000000]
p_Val2_22_1             (add            ) [ 00000000]
tmp_65                  (mux            ) [ 00000000]
p_Val2_22_2             (add            ) [ 00000000]
tmp_66                  (mux            ) [ 00000000]
p_Val2_22_3             (add            ) [ 00000000]
tmp_V_79                (bitconcatenate ) [ 00000000]
StgValue_152            (write          ) [ 00000000]
StgValue_153            (store          ) [ 00000000]
StgValue_154            (store          ) [ 00000000]
StgValue_155            (store          ) [ 00000000]
StgValue_156            (store          ) [ 00000000]
StgValue_157            (br             ) [ 00000000]
empty                   (specregionend  ) [ 00000000]
StgValue_159            (br             ) [ 01111110]
StgValue_160            (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights9_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights9_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights9_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights9_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="macRegisters_0_V_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="macRegisters_1_V_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="macRegisters_2_V_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="macRegisters_3_V_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_V_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_152_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="weights9_m_weights_V_4_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weights9_m_weights_V_6_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="12" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="weights9_m_weights_V_8_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="12" slack="0"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="weights9_m_weights_V_10_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="12" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar_flatten3_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="20" slack="1"/>
<pin id="201" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten3_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="20" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="indvar_flatten_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="1"/>
<pin id="212" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="nm_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="1"/>
<pin id="223" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="nm_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="sf_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="sf_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_153/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_154/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_155/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_156/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond_flatten3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="20" slack="0"/>
<pin id="277" dir="0" index="1" bw="20" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_next3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="20" slack="0"/>
<pin id="284" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond_flatten_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="14" slack="0"/>
<pin id="289" dir="0" index="1" bw="14" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="nm_mid_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_90_mid_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="0"/>
<pin id="304" dir="0" index="2" bw="12" slack="0"/>
<pin id="305" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="nm_t_mid_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="not_exitcond_flatten_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_289_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_289/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_91_mid_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_91_mid/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="nm_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="6" slack="0"/>
<pin id="338" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_268_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_268/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sf_mid2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_308_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_308/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_90_mid1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90_mid1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_90_mid2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="0" index="2" bw="12" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="nm_t_mid2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="nm_mid2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sf_cast1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_39_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_62_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sf_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvar_flatten_op_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="indvar_flatten_next_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="14" slack="0"/>
<pin id="422" dir="0" index="2" bw="14" slack="0"/>
<pin id="423" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_40_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_08_cast_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_0132_cast_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Val2_s_135_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_135/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_309_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="12" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_309/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_310_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_310/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Val2_cast_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast_cast/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_311_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="12" slack="0"/>
<pin id="471" dir="0" index="2" bw="4" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_311/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_312_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_312/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_43_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_44_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="0" index="3" bw="4" slack="0"/>
<pin id="491" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_45_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_46_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="6" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="qb_assign_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_138_cast_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_cast_cast/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_0132_1_cast_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="1"/>
<pin id="528" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_Val2_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_313_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="12" slack="0"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_313/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_314_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="12" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="0" index="3" bw="5" slack="0"/>
<pin id="548" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_314/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Val2_81_1_cast_c_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_1_cast_c/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_315_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="12" slack="0"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_315/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_316_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_316/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_49_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_50_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="0" index="1" bw="12" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="0" index="3" bw="4" slack="0"/>
<pin id="580" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_51_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_227_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="0" index="1" bw="6" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_1/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="qb_assign_2_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_228_1_cast_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_1_cast_cast/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_0132_2_cast_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_Val2_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="4" slack="0"/>
<pin id="621" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_317_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="12" slack="0"/>
<pin id="627" dir="0" index="2" bw="5" slack="0"/>
<pin id="628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_317/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_318_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="0" index="1" bw="12" slack="0"/>
<pin id="635" dir="0" index="2" bw="4" slack="0"/>
<pin id="636" dir="0" index="3" bw="5" slack="0"/>
<pin id="637" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_318/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Val2_81_2_cast_c_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="0"/>
<pin id="644" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_2_cast_c/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_319_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="12" slack="0"/>
<pin id="649" dir="0" index="2" bw="4" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_319/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_320_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="0"/>
<pin id="656" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_320/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_54_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_55_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="12" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="4" slack="0"/>
<pin id="669" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_56_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="5" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_227_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_2/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="qb_assign_2_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_228_2_cast_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_0132_3_cast_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="p_Val2_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="4" slack="0"/>
<pin id="710" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_321_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="12" slack="0"/>
<pin id="716" dir="0" index="2" bw="5" slack="0"/>
<pin id="717" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_321/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_322_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="12" slack="0"/>
<pin id="724" dir="0" index="2" bw="4" slack="0"/>
<pin id="725" dir="0" index="3" bw="5" slack="0"/>
<pin id="726" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_322/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_Val2_81_3_cast_c_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_3_cast_c/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_323_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="12" slack="0"/>
<pin id="738" dir="0" index="2" bw="4" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_323/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_324_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_324/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_59_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_60_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="12" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="0" index="3" bw="4" slack="0"/>
<pin id="758" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_61_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="0"/>
<pin id="765" dir="0" index="1" bw="5" slack="0"/>
<pin id="766" dir="0" index="2" bw="1" slack="0"/>
<pin id="767" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_227_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="0"/>
<pin id="773" dir="0" index="1" bw="6" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_3/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="qb_assign_2_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_228_3_cast_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_3_cast_cast/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="macRegisters_0_V_1_s_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="5"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_1_s/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="macRegisters_1_V_1_s_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="5"/>
<pin id="798" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_1_s/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="macRegisters_2_V_1_s_load_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="5"/>
<pin id="801" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_1_s/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="macRegisters_3_V_1_s_load_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="5"/>
<pin id="804" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_1_s/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp1_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="macRegisters_0_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="6" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp2_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="1"/>
<pin id="816" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="macRegisters_1_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="0"/>
<pin id="820" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp3_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="1"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="macRegisters_2_V_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="6" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp4_cast_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="1"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="macRegisters_3_V_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="StgValue_138_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="5"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="StgValue_139_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="5"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="StgValue_140_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="5"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="StgValue_141_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="5"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_63_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="4" slack="0"/>
<pin id="864" dir="0" index="2" bw="4" slack="0"/>
<pin id="865" dir="0" index="3" bw="1" slack="0"/>
<pin id="866" dir="0" index="4" bw="1" slack="0"/>
<pin id="867" dir="0" index="5" bw="1" slack="0"/>
<pin id="868" dir="0" index="6" bw="1" slack="0"/>
<pin id="869" dir="0" index="7" bw="1" slack="0"/>
<pin id="870" dir="0" index="8" bw="5" slack="0"/>
<pin id="871" dir="0" index="9" bw="1" slack="0"/>
<pin id="872" dir="0" index="10" bw="1" slack="0"/>
<pin id="873" dir="0" index="11" bw="1" slack="0"/>
<pin id="874" dir="0" index="12" bw="1" slack="0"/>
<pin id="875" dir="0" index="13" bw="1" slack="0"/>
<pin id="876" dir="0" index="14" bw="1" slack="0"/>
<pin id="877" dir="0" index="15" bw="4" slack="0"/>
<pin id="878" dir="0" index="16" bw="1" slack="0"/>
<pin id="879" dir="0" index="17" bw="4" slack="0"/>
<pin id="880" dir="0" index="18" bw="1" slack="0"/>
<pin id="881" dir="0" index="19" bw="1" slack="0"/>
<pin id="882" dir="0" index="20" bw="1" slack="0"/>
<pin id="883" dir="0" index="21" bw="5" slack="0"/>
<pin id="884" dir="0" index="22" bw="1" slack="0"/>
<pin id="885" dir="0" index="23" bw="1" slack="0"/>
<pin id="886" dir="0" index="24" bw="1" slack="0"/>
<pin id="887" dir="0" index="25" bw="1" slack="0"/>
<pin id="888" dir="0" index="26" bw="1" slack="0"/>
<pin id="889" dir="0" index="27" bw="4" slack="0"/>
<pin id="890" dir="0" index="28" bw="1" slack="0"/>
<pin id="891" dir="0" index="29" bw="1" slack="0"/>
<pin id="892" dir="0" index="30" bw="1" slack="0"/>
<pin id="893" dir="0" index="31" bw="1" slack="0"/>
<pin id="894" dir="0" index="32" bw="1" slack="0"/>
<pin id="895" dir="0" index="33" bw="5" slack="4"/>
<pin id="896" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_Val2_s_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_64_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="0" index="2" bw="1" slack="0"/>
<pin id="940" dir="0" index="3" bw="1" slack="0"/>
<pin id="941" dir="0" index="4" bw="1" slack="0"/>
<pin id="942" dir="0" index="5" bw="1" slack="0"/>
<pin id="943" dir="0" index="6" bw="1" slack="0"/>
<pin id="944" dir="0" index="7" bw="1" slack="0"/>
<pin id="945" dir="0" index="8" bw="4" slack="0"/>
<pin id="946" dir="0" index="9" bw="1" slack="0"/>
<pin id="947" dir="0" index="10" bw="1" slack="0"/>
<pin id="948" dir="0" index="11" bw="1" slack="0"/>
<pin id="949" dir="0" index="12" bw="1" slack="0"/>
<pin id="950" dir="0" index="13" bw="1" slack="0"/>
<pin id="951" dir="0" index="14" bw="1" slack="0"/>
<pin id="952" dir="0" index="15" bw="1" slack="0"/>
<pin id="953" dir="0" index="16" bw="1" slack="0"/>
<pin id="954" dir="0" index="17" bw="1" slack="0"/>
<pin id="955" dir="0" index="18" bw="1" slack="0"/>
<pin id="956" dir="0" index="19" bw="4" slack="0"/>
<pin id="957" dir="0" index="20" bw="1" slack="0"/>
<pin id="958" dir="0" index="21" bw="1" slack="0"/>
<pin id="959" dir="0" index="22" bw="1" slack="0"/>
<pin id="960" dir="0" index="23" bw="1" slack="0"/>
<pin id="961" dir="0" index="24" bw="4" slack="0"/>
<pin id="962" dir="0" index="25" bw="5" slack="0"/>
<pin id="963" dir="0" index="26" bw="1" slack="0"/>
<pin id="964" dir="0" index="27" bw="1" slack="0"/>
<pin id="965" dir="0" index="28" bw="1" slack="0"/>
<pin id="966" dir="0" index="29" bw="1" slack="0"/>
<pin id="967" dir="0" index="30" bw="1" slack="0"/>
<pin id="968" dir="0" index="31" bw="4" slack="0"/>
<pin id="969" dir="0" index="32" bw="1" slack="0"/>
<pin id="970" dir="0" index="33" bw="5" slack="4"/>
<pin id="971" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="p_Val2_22_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="0" index="1" bw="8" slack="0"/>
<pin id="1008" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_1/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_65_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="0" index="2" bw="1" slack="0"/>
<pin id="1015" dir="0" index="3" bw="1" slack="0"/>
<pin id="1016" dir="0" index="4" bw="1" slack="0"/>
<pin id="1017" dir="0" index="5" bw="1" slack="0"/>
<pin id="1018" dir="0" index="6" bw="1" slack="0"/>
<pin id="1019" dir="0" index="7" bw="4" slack="0"/>
<pin id="1020" dir="0" index="8" bw="1" slack="0"/>
<pin id="1021" dir="0" index="9" bw="4" slack="0"/>
<pin id="1022" dir="0" index="10" bw="4" slack="0"/>
<pin id="1023" dir="0" index="11" bw="1" slack="0"/>
<pin id="1024" dir="0" index="12" bw="1" slack="0"/>
<pin id="1025" dir="0" index="13" bw="1" slack="0"/>
<pin id="1026" dir="0" index="14" bw="1" slack="0"/>
<pin id="1027" dir="0" index="15" bw="1" slack="0"/>
<pin id="1028" dir="0" index="16" bw="4" slack="0"/>
<pin id="1029" dir="0" index="17" bw="4" slack="0"/>
<pin id="1030" dir="0" index="18" bw="1" slack="0"/>
<pin id="1031" dir="0" index="19" bw="1" slack="0"/>
<pin id="1032" dir="0" index="20" bw="1" slack="0"/>
<pin id="1033" dir="0" index="21" bw="1" slack="0"/>
<pin id="1034" dir="0" index="22" bw="1" slack="0"/>
<pin id="1035" dir="0" index="23" bw="1" slack="0"/>
<pin id="1036" dir="0" index="24" bw="5" slack="0"/>
<pin id="1037" dir="0" index="25" bw="1" slack="0"/>
<pin id="1038" dir="0" index="26" bw="1" slack="0"/>
<pin id="1039" dir="0" index="27" bw="1" slack="0"/>
<pin id="1040" dir="0" index="28" bw="1" slack="0"/>
<pin id="1041" dir="0" index="29" bw="1" slack="0"/>
<pin id="1042" dir="0" index="30" bw="1" slack="0"/>
<pin id="1043" dir="0" index="31" bw="1" slack="0"/>
<pin id="1044" dir="0" index="32" bw="1" slack="0"/>
<pin id="1045" dir="0" index="33" bw="5" slack="4"/>
<pin id="1046" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="p_Val2_22_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="0"/>
<pin id="1082" dir="0" index="1" bw="8" slack="0"/>
<pin id="1083" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_2/6 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_66_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="0" index="3" bw="1" slack="0"/>
<pin id="1091" dir="0" index="4" bw="1" slack="0"/>
<pin id="1092" dir="0" index="5" bw="4" slack="0"/>
<pin id="1093" dir="0" index="6" bw="1" slack="0"/>
<pin id="1094" dir="0" index="7" bw="1" slack="0"/>
<pin id="1095" dir="0" index="8" bw="1" slack="0"/>
<pin id="1096" dir="0" index="9" bw="1" slack="0"/>
<pin id="1097" dir="0" index="10" bw="1" slack="0"/>
<pin id="1098" dir="0" index="11" bw="1" slack="0"/>
<pin id="1099" dir="0" index="12" bw="4" slack="0"/>
<pin id="1100" dir="0" index="13" bw="1" slack="0"/>
<pin id="1101" dir="0" index="14" bw="1" slack="0"/>
<pin id="1102" dir="0" index="15" bw="1" slack="0"/>
<pin id="1103" dir="0" index="16" bw="5" slack="0"/>
<pin id="1104" dir="0" index="17" bw="1" slack="0"/>
<pin id="1105" dir="0" index="18" bw="1" slack="0"/>
<pin id="1106" dir="0" index="19" bw="1" slack="0"/>
<pin id="1107" dir="0" index="20" bw="4" slack="0"/>
<pin id="1108" dir="0" index="21" bw="1" slack="0"/>
<pin id="1109" dir="0" index="22" bw="1" slack="0"/>
<pin id="1110" dir="0" index="23" bw="1" slack="0"/>
<pin id="1111" dir="0" index="24" bw="1" slack="0"/>
<pin id="1112" dir="0" index="25" bw="4" slack="0"/>
<pin id="1113" dir="0" index="26" bw="1" slack="0"/>
<pin id="1114" dir="0" index="27" bw="1" slack="0"/>
<pin id="1115" dir="0" index="28" bw="1" slack="0"/>
<pin id="1116" dir="0" index="29" bw="1" slack="0"/>
<pin id="1117" dir="0" index="30" bw="1" slack="0"/>
<pin id="1118" dir="0" index="31" bw="1" slack="0"/>
<pin id="1119" dir="0" index="32" bw="1" slack="0"/>
<pin id="1120" dir="0" index="33" bw="5" slack="4"/>
<pin id="1121" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_66/6 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="p_Val2_22_3_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="0" index="1" bw="8" slack="0"/>
<pin id="1158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_3/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_V_79_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="0" index="1" bw="8" slack="0"/>
<pin id="1164" dir="0" index="2" bw="8" slack="0"/>
<pin id="1165" dir="0" index="3" bw="8" slack="0"/>
<pin id="1166" dir="0" index="4" bw="8" slack="0"/>
<pin id="1167" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_79/6 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="macRegisters_0_V_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="0"/>
<pin id="1176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_1 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="macRegisters_1_V_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="0"/>
<pin id="1183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_1 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="macRegisters_2_V_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_1 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="macRegisters_3_V_1_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="0"/>
<pin id="1197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_1 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="exitcond_flatten3_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="indvar_flatten_next3_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="20" slack="0"/>
<pin id="1208" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="nm_t_mid2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="5" slack="4"/>
<pin id="1213" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="nm_mid2_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="6" slack="0"/>
<pin id="1221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_39_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="12" slack="1"/>
<pin id="1226" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_62_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="4"/>
<pin id="1231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="sf_1_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="0"/>
<pin id="1235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="indvar_flatten_next_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="14" slack="0"/>
<pin id="1240" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1243" class="1005" name="weights9_m_weights_V_4_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="12" slack="1"/>
<pin id="1245" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="weights9_m_weights_V_6_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="12" slack="1"/>
<pin id="1250" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="weights9_m_weights_V_8_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="12" slack="1"/>
<pin id="1255" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="weights9_m_weights_V_10_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="12" slack="1"/>
<pin id="1260" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp_V_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="1"/>
<pin id="1265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1268" class="1005" name="weights9_m_weights_V_5_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="4" slack="1"/>
<pin id="1270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_5 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="weights9_m_weights_V_7_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="4" slack="1"/>
<pin id="1275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_7 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="weights9_m_weights_V_9_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="4" slack="1"/>
<pin id="1280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_9 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="weights9_m_weights_V_11_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="4" slack="1"/>
<pin id="1285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_11 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="6" slack="1"/>
<pin id="1290" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp2_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="6" slack="1"/>
<pin id="1295" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp3_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="6" slack="1"/>
<pin id="1300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp4_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="6" slack="1"/>
<pin id="1305" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="114" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="225" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="203" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="203" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="214" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="225" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="287" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="267" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="287" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="263" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="287" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="236" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="317" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="293" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="329" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="287" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="236" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="335" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="329" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="301" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="329" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="355" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="309" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="329" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="335" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="293" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="347" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="367" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="347" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="347" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="214" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="287" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="440" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="70" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="66" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="467"><net_src comp="454" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="64" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="440" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="440" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="446" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="68" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="440" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="12" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="74" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="486" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="480" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="32" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="468" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="464" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="533"><net_src comp="434" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="549"><net_src comp="68" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="529" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="66" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="64" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="529" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="72" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="529" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="535" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="529" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="12" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="74" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="76" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="575" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="569" pin="2"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="32" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="557" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="553" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="622"><net_src comp="434" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="64" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="638"><net_src comp="68" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="618" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="70" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="66" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="632" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="64" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="618" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="72" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="618" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="624" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="68" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="618" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="12" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="74" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="679"><net_src comp="76" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="664" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="658" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="32" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="646" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="642" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="711"><net_src comp="434" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="64" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="66" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="727"><net_src comp="68" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="707" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="70" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="66" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="734"><net_src comp="721" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="64" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="707" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="72" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="707" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="743" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="713" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="759"><net_src comp="68" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="707" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="12" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="762"><net_src comp="74" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="768"><net_src comp="76" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="753" pin="4"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="747" pin="2"/><net_sink comp="763" pin=2"/></net>

<net id="775"><net_src comp="763" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="32" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="735" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="731" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="793" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="796" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="799" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="802" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="826" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="817" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="808" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="897"><net_src comp="92" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="898"><net_src comp="94" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="899"><net_src comp="94" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="900"><net_src comp="26" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="901"><net_src comp="26" pin="0"/><net_sink comp="861" pin=4"/></net>

<net id="902"><net_src comp="26" pin="0"/><net_sink comp="861" pin=5"/></net>

<net id="903"><net_src comp="26" pin="0"/><net_sink comp="861" pin=6"/></net>

<net id="904"><net_src comp="26" pin="0"/><net_sink comp="861" pin=7"/></net>

<net id="905"><net_src comp="96" pin="0"/><net_sink comp="861" pin=8"/></net>

<net id="906"><net_src comp="26" pin="0"/><net_sink comp="861" pin=9"/></net>

<net id="907"><net_src comp="26" pin="0"/><net_sink comp="861" pin=10"/></net>

<net id="908"><net_src comp="26" pin="0"/><net_sink comp="861" pin=11"/></net>

<net id="909"><net_src comp="26" pin="0"/><net_sink comp="861" pin=12"/></net>

<net id="910"><net_src comp="26" pin="0"/><net_sink comp="861" pin=13"/></net>

<net id="911"><net_src comp="26" pin="0"/><net_sink comp="861" pin=14"/></net>

<net id="912"><net_src comp="94" pin="0"/><net_sink comp="861" pin=15"/></net>

<net id="913"><net_src comp="26" pin="0"/><net_sink comp="861" pin=16"/></net>

<net id="914"><net_src comp="94" pin="0"/><net_sink comp="861" pin=17"/></net>

<net id="915"><net_src comp="26" pin="0"/><net_sink comp="861" pin=18"/></net>

<net id="916"><net_src comp="26" pin="0"/><net_sink comp="861" pin=19"/></net>

<net id="917"><net_src comp="26" pin="0"/><net_sink comp="861" pin=20"/></net>

<net id="918"><net_src comp="98" pin="0"/><net_sink comp="861" pin=21"/></net>

<net id="919"><net_src comp="26" pin="0"/><net_sink comp="861" pin=22"/></net>

<net id="920"><net_src comp="26" pin="0"/><net_sink comp="861" pin=23"/></net>

<net id="921"><net_src comp="26" pin="0"/><net_sink comp="861" pin=24"/></net>

<net id="922"><net_src comp="26" pin="0"/><net_sink comp="861" pin=25"/></net>

<net id="923"><net_src comp="26" pin="0"/><net_sink comp="861" pin=26"/></net>

<net id="924"><net_src comp="100" pin="0"/><net_sink comp="861" pin=27"/></net>

<net id="925"><net_src comp="26" pin="0"/><net_sink comp="861" pin=28"/></net>

<net id="926"><net_src comp="26" pin="0"/><net_sink comp="861" pin=29"/></net>

<net id="927"><net_src comp="26" pin="0"/><net_sink comp="861" pin=30"/></net>

<net id="928"><net_src comp="26" pin="0"/><net_sink comp="861" pin=31"/></net>

<net id="929"><net_src comp="26" pin="0"/><net_sink comp="861" pin=32"/></net>

<net id="934"><net_src comp="808" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="861" pin="34"/><net_sink comp="930" pin=1"/></net>

<net id="972"><net_src comp="92" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="973"><net_src comp="26" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="974"><net_src comp="26" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="975"><net_src comp="26" pin="0"/><net_sink comp="936" pin=3"/></net>

<net id="976"><net_src comp="26" pin="0"/><net_sink comp="936" pin=4"/></net>

<net id="977"><net_src comp="26" pin="0"/><net_sink comp="936" pin=5"/></net>

<net id="978"><net_src comp="26" pin="0"/><net_sink comp="936" pin=6"/></net>

<net id="979"><net_src comp="26" pin="0"/><net_sink comp="936" pin=7"/></net>

<net id="980"><net_src comp="94" pin="0"/><net_sink comp="936" pin=8"/></net>

<net id="981"><net_src comp="26" pin="0"/><net_sink comp="936" pin=9"/></net>

<net id="982"><net_src comp="26" pin="0"/><net_sink comp="936" pin=10"/></net>

<net id="983"><net_src comp="26" pin="0"/><net_sink comp="936" pin=11"/></net>

<net id="984"><net_src comp="26" pin="0"/><net_sink comp="936" pin=12"/></net>

<net id="985"><net_src comp="26" pin="0"/><net_sink comp="936" pin=13"/></net>

<net id="986"><net_src comp="26" pin="0"/><net_sink comp="936" pin=14"/></net>

<net id="987"><net_src comp="26" pin="0"/><net_sink comp="936" pin=15"/></net>

<net id="988"><net_src comp="26" pin="0"/><net_sink comp="936" pin=16"/></net>

<net id="989"><net_src comp="26" pin="0"/><net_sink comp="936" pin=17"/></net>

<net id="990"><net_src comp="26" pin="0"/><net_sink comp="936" pin=18"/></net>

<net id="991"><net_src comp="94" pin="0"/><net_sink comp="936" pin=19"/></net>

<net id="992"><net_src comp="26" pin="0"/><net_sink comp="936" pin=20"/></net>

<net id="993"><net_src comp="26" pin="0"/><net_sink comp="936" pin=21"/></net>

<net id="994"><net_src comp="26" pin="0"/><net_sink comp="936" pin=22"/></net>

<net id="995"><net_src comp="26" pin="0"/><net_sink comp="936" pin=23"/></net>

<net id="996"><net_src comp="94" pin="0"/><net_sink comp="936" pin=24"/></net>

<net id="997"><net_src comp="102" pin="0"/><net_sink comp="936" pin=25"/></net>

<net id="998"><net_src comp="26" pin="0"/><net_sink comp="936" pin=26"/></net>

<net id="999"><net_src comp="26" pin="0"/><net_sink comp="936" pin=27"/></net>

<net id="1000"><net_src comp="104" pin="0"/><net_sink comp="936" pin=28"/></net>

<net id="1001"><net_src comp="26" pin="0"/><net_sink comp="936" pin=29"/></net>

<net id="1002"><net_src comp="26" pin="0"/><net_sink comp="936" pin=30"/></net>

<net id="1003"><net_src comp="94" pin="0"/><net_sink comp="936" pin=31"/></net>

<net id="1004"><net_src comp="26" pin="0"/><net_sink comp="936" pin=32"/></net>

<net id="1009"><net_src comp="817" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="936" pin="34"/><net_sink comp="1005" pin=1"/></net>

<net id="1047"><net_src comp="92" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1048"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1049"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1050"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1051"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=4"/></net>

<net id="1052"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=5"/></net>

<net id="1053"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=6"/></net>

<net id="1054"><net_src comp="106" pin="0"/><net_sink comp="1011" pin=7"/></net>

<net id="1055"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=8"/></net>

<net id="1056"><net_src comp="108" pin="0"/><net_sink comp="1011" pin=9"/></net>

<net id="1057"><net_src comp="106" pin="0"/><net_sink comp="1011" pin=10"/></net>

<net id="1058"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=11"/></net>

<net id="1059"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=12"/></net>

<net id="1060"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=13"/></net>

<net id="1061"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=14"/></net>

<net id="1062"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=15"/></net>

<net id="1063"><net_src comp="106" pin="0"/><net_sink comp="1011" pin=16"/></net>

<net id="1064"><net_src comp="100" pin="0"/><net_sink comp="1011" pin=17"/></net>

<net id="1065"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=18"/></net>

<net id="1066"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=19"/></net>

<net id="1067"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=20"/></net>

<net id="1068"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=21"/></net>

<net id="1069"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=22"/></net>

<net id="1070"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=23"/></net>

<net id="1071"><net_src comp="110" pin="0"/><net_sink comp="1011" pin=24"/></net>

<net id="1072"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=25"/></net>

<net id="1073"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=26"/></net>

<net id="1074"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=27"/></net>

<net id="1075"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=28"/></net>

<net id="1076"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=29"/></net>

<net id="1077"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=30"/></net>

<net id="1078"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=31"/></net>

<net id="1079"><net_src comp="26" pin="0"/><net_sink comp="1011" pin=32"/></net>

<net id="1084"><net_src comp="826" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1011" pin="34"/><net_sink comp="1080" pin=1"/></net>

<net id="1122"><net_src comp="92" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1123"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1124"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1125"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=3"/></net>

<net id="1126"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=4"/></net>

<net id="1127"><net_src comp="106" pin="0"/><net_sink comp="1086" pin=5"/></net>

<net id="1128"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=6"/></net>

<net id="1129"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=7"/></net>

<net id="1130"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=8"/></net>

<net id="1131"><net_src comp="104" pin="0"/><net_sink comp="1086" pin=9"/></net>

<net id="1132"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=10"/></net>

<net id="1133"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=11"/></net>

<net id="1134"><net_src comp="100" pin="0"/><net_sink comp="1086" pin=12"/></net>

<net id="1135"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=13"/></net>

<net id="1136"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=14"/></net>

<net id="1137"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=15"/></net>

<net id="1138"><net_src comp="102" pin="0"/><net_sink comp="1086" pin=16"/></net>

<net id="1139"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=17"/></net>

<net id="1140"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=18"/></net>

<net id="1141"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=19"/></net>

<net id="1142"><net_src comp="100" pin="0"/><net_sink comp="1086" pin=20"/></net>

<net id="1143"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=21"/></net>

<net id="1144"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=22"/></net>

<net id="1145"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=23"/></net>

<net id="1146"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=24"/></net>

<net id="1147"><net_src comp="94" pin="0"/><net_sink comp="1086" pin=25"/></net>

<net id="1148"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=26"/></net>

<net id="1149"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=27"/></net>

<net id="1150"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=28"/></net>

<net id="1151"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=29"/></net>

<net id="1152"><net_src comp="104" pin="0"/><net_sink comp="1086" pin=30"/></net>

<net id="1153"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=31"/></net>

<net id="1154"><net_src comp="26" pin="0"/><net_sink comp="1086" pin=32"/></net>

<net id="1159"><net_src comp="835" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1086" pin="34"/><net_sink comp="1155" pin=1"/></net>

<net id="1168"><net_src comp="112" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1170"><net_src comp="1080" pin="2"/><net_sink comp="1161" pin=2"/></net>

<net id="1171"><net_src comp="1005" pin="2"/><net_sink comp="1161" pin=3"/></net>

<net id="1172"><net_src comp="930" pin="2"/><net_sink comp="1161" pin=4"/></net>

<net id="1173"><net_src comp="1161" pin="5"/><net_sink comp="140" pin=2"/></net>

<net id="1177"><net_src comp="118" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1180"><net_src comp="1174" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1184"><net_src comp="122" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1187"><net_src comp="1181" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1191"><net_src comp="126" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1198"><net_src comp="130" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1201"><net_src comp="1195" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1205"><net_src comp="275" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1209"><net_src comp="281" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1214"><net_src comp="375" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="861" pin=33"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="936" pin=33"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="1011" pin=33"/></net>

<net id="1218"><net_src comp="1211" pin="1"/><net_sink comp="1086" pin=33"/></net>

<net id="1222"><net_src comp="383" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1227"><net_src comp="395" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1232"><net_src comp="401" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="407" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1241"><net_src comp="419" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1246"><net_src comp="147" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1251"><net_src comp="160" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1256"><net_src comp="173" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1261"><net_src comp="186" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1266"><net_src comp="134" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1271"><net_src comp="154" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1276"><net_src comp="167" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1281"><net_src comp="180" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1286"><net_src comp="193" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1291"><net_src comp="520" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1296"><net_src comp="609" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1301"><net_src comp="698" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1306"><net_src comp="787" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="832" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: weights9_m_weights_V | {}
	Port: weights9_m_weights_V_1 | {}
	Port: weights9_m_weights_V_2 | {}
	Port: weights9_m_weights_V_3 | {}
 - Input state : 
	Port: Conv1DMac_new406 : in_V_V | {4 }
	Port: Conv1DMac_new406 : weights9_m_weights_V | {3 4 }
	Port: Conv1DMac_new406 : weights9_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new406 : weights9_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new406 : weights9_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_90_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_289 : 1
		tmp_91_mid : 2
		nm_1 : 3
		tmp_268 : 2
		sf_mid2 : 2
		tmp_308 : 4
		tmp_90_mid1 : 5
		tmp_90_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_39 : 4
		tmp_62 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights9_m_weights_V_4 : 1
		weights9_m_weights_V_5 : 2
		weights9_m_weights_V_6 : 1
		weights9_m_weights_V_7 : 2
		weights9_m_weights_V_8 : 1
		weights9_m_weights_V_9 : 2
		weights9_m_weights_V_10 : 1
		weights9_m_weights_V_11 : 2
	State 4
	State 5
		p_Val2_s_135 : 1
		tmp_309 : 2
		tmp_310 : 2
		p_Val2_cast_cast : 3
		tmp_311 : 2
		tmp_312 : 2
		tmp_43 : 3
		tmp_44 : 2
		tmp_45 : 3
		tmp_46 : 4
		qb_assign_2 : 5
		tmp_138_cast_cast : 5
		tmp1 : 6
		p_Val2_1 : 1
		tmp_313 : 2
		tmp_314 : 2
		p_Val2_81_1_cast_c : 3
		tmp_315 : 2
		tmp_316 : 2
		tmp_49 : 3
		tmp_50 : 2
		tmp_51 : 3
		tmp_227_1 : 4
		qb_assign_2_1 : 5
		tmp_228_1_cast_cast : 5
		tmp2 : 6
		p_Val2_2 : 1
		tmp_317 : 2
		tmp_318 : 2
		p_Val2_81_2_cast_c : 3
		tmp_319 : 2
		tmp_320 : 2
		tmp_54 : 3
		tmp_55 : 2
		tmp_56 : 3
		tmp_227_2 : 4
		qb_assign_2_2 : 5
		tmp_228_2_cast_cast : 5
		tmp3 : 6
		p_Val2_3 : 1
		tmp_321 : 2
		tmp_322 : 2
		p_Val2_81_3_cast_c : 3
		tmp_323 : 2
		tmp_324 : 2
		tmp_59 : 3
		tmp_60 : 2
		tmp_61 : 3
		tmp_227_3 : 4
		qb_assign_2_3 : 5
		tmp_228_3_cast_cast : 5
		tmp4 : 6
	State 6
		macRegisters_0_V : 1
		macRegisters_1_V : 1
		macRegisters_2_V : 1
		macRegisters_3_V : 1
		StgValue_138 : 2
		StgValue_139 : 2
		StgValue_140 : 2
		StgValue_141 : 2
		p_Val2_s : 2
		p_Val2_22_1 : 2
		p_Val2_22_2 : 2
		p_Val2_22_3 : 2
		tmp_V_79 : 3
		StgValue_152 : 4
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_63_fu_861        |    0    |    0    |   145   |
|    mux   |        tmp_64_fu_936        |    0    |    0    |   145   |
|          |        tmp_65_fu_1011       |    0    |    0    |   145   |
|          |        tmp_66_fu_1086       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next3_fu_281 |    0    |    0    |    27   |
|          |         nm_1_fu_335         |    0    |    0    |    15   |
|          |        tmp_39_fu_395        |    0    |    0    |    19   |
|          |         sf_1_fu_407         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_413  |    0    |    0    |    21   |
|          |         tmp1_fu_520         |    0    |    0    |    15   |
|          |         tmp2_fu_609         |    0    |    0    |    15   |
|          |         tmp3_fu_698         |    0    |    0    |    15   |
|    add   |         tmp4_fu_787         |    0    |    0    |    15   |
|          |   macRegisters_0_V_fu_808   |    0    |    0    |    15   |
|          |   macRegisters_1_V_fu_817   |    0    |    0    |    15   |
|          |   macRegisters_2_V_fu_826   |    0    |    0    |    15   |
|          |   macRegisters_3_V_fu_835   |    0    |    0    |    15   |
|          |       p_Val2_s_fu_930       |    0    |    0    |    15   |
|          |     p_Val2_22_1_fu_1005     |    0    |    0    |    15   |
|          |     p_Val2_22_2_fu_1080     |    0    |    0    |    15   |
|          |     p_Val2_22_3_fu_1155     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_135_fu_440     |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_529       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_618       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_707       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten3_fu_275  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_287   |    0    |    0    |    13   |
|          |        tmp_289_fu_323       |    0    |    0    |    11   |
|   icmp   |        tmp_62_fu_401        |    0    |    0    |    11   |
|          |        tmp_46_fu_504        |    0    |    0    |    11   |
|          |       tmp_227_1_fu_593      |    0    |    0    |    11   |
|          |       tmp_227_2_fu_682      |    0    |    0    |    11   |
|          |       tmp_227_3_fu_771      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_293        |    0    |    0    |    6    |
|          |      tmp_90_mid_fu_301      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_309       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_347       |    0    |    0    |    8    |
|          |      tmp_90_mid2_fu_367     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_375      |    0    |    0    |    5    |
|          |        nm_mid2_fu_383       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_419 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_91_mid_fu_329      |    0    |    0    |    2    |
|          |      qb_assign_2_fu_510     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_599    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_688    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_777    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_268_fu_341       |    0    |    0    |    2    |
|          |        tmp_43_fu_480        |    0    |    0    |    2    |
|    or    |        tmp_49_fu_569        |    0    |    0    |    2    |
|          |        tmp_54_fu_658        |    0    |    0    |    2    |
|          |        tmp_59_fu_747        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_317 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_134      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_152_write_fu_140  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_263         |    0    |    0    |    0    |
|          |        tmp_308_fu_355       |    0    |    0    |    0    |
|   trunc  |        tmp_312_fu_476       |    0    |    0    |    0    |
|          |        tmp_316_fu_565       |    0    |    0    |    0    |
|          |        tmp_320_fu_654       |    0    |    0    |    0    |
|          |        tmp_324_fu_743       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_267        |    0    |    0    |    0    |
|          |      tmp_90_mid1_fu_359     |    0    |    0    |    0    |
|          |        tmp_45_fu_496        |    0    |    0    |    0    |
|bitconcatenate|        tmp_51_fu_585        |    0    |    0    |    0    |
|          |        tmp_56_fu_674        |    0    |    0    |    0    |
|          |        tmp_61_fu_763        |    0    |    0    |    0    |
|          |       tmp_V_79_fu_1161      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_391       |    0    |    0    |    0    |
|          |        tmp_40_fu_427        |    0    |    0    |    0    |
|   zext   |   tmp_138_cast_cast_fu_516  |    0    |    0    |    0    |
|          |  tmp_228_1_cast_cast_fu_605 |    0    |    0    |    0    |
|          |  tmp_228_2_cast_cast_fu_694 |    0    |    0    |    0    |
|          |  tmp_228_3_cast_cast_fu_783 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast_cast_fu_434    |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_437   |    0    |    0    |    0    |
|          |   p_Val2_cast_cast_fu_464   |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_526  |    0    |    0    |    0    |
|          |  p_Val2_81_1_cast_c_fu_553  |    0    |    0    |    0    |
|          |  p_0132_2_cast_cast_fu_615  |    0    |    0    |    0    |
|   sext   |  p_Val2_81_2_cast_c_fu_642  |    0    |    0    |    0    |
|          |  p_0132_3_cast_cast_fu_704  |    0    |    0    |    0    |
|          |  p_Val2_81_3_cast_c_fu_731  |    0    |    0    |    0    |
|          |       tmp1_cast_fu_805      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_814      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_823      |    0    |    0    |    0    |
|          |       tmp4_cast_fu_832      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_309_fu_446       |    0    |    0    |    0    |
|          |        tmp_311_fu_468       |    0    |    0    |    0    |
|          |        tmp_313_fu_535       |    0    |    0    |    0    |
| bitselect|        tmp_315_fu_557       |    0    |    0    |    0    |
|          |        tmp_317_fu_624       |    0    |    0    |    0    |
|          |        tmp_319_fu_646       |    0    |    0    |    0    |
|          |        tmp_321_fu_713       |    0    |    0    |    0    |
|          |        tmp_323_fu_735       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_310_fu_454       |    0    |    0    |    0    |
|          |        tmp_44_fu_486        |    0    |    0    |    0    |
|          |        tmp_314_fu_543       |    0    |    0    |    0    |
|partselect|        tmp_50_fu_575        |    0    |    0    |    0    |
|          |        tmp_318_fu_632       |    0    |    0    |    0    |
|          |        tmp_55_fu_664        |    0    |    0    |    0    |
|          |        tmp_322_fu_721       |    0    |    0    |    0    |
|          |        tmp_60_fu_753        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1208  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten3_reg_1202   |    1   |
|     indvar_flatten3_reg_199    |   20   |
|  indvar_flatten_next3_reg_1206 |   20   |
|  indvar_flatten_next_reg_1238  |   14   |
|     indvar_flatten_reg_210     |   14   |
|   macRegisters_0_V_1_reg_1174  |    8   |
|   macRegisters_1_V_1_reg_1181  |    8   |
|   macRegisters_2_V_1_reg_1188  |    8   |
|   macRegisters_3_V_1_reg_1195  |    8   |
|        nm_mid2_reg_1219        |    6   |
|           nm_reg_221           |    6   |
|       nm_t_mid2_reg_1211       |    5   |
|          sf_1_reg_1233         |    8   |
|           sf_reg_232           |    8   |
|          tmp1_reg_1288         |    6   |
|          tmp2_reg_1293         |    6   |
|          tmp3_reg_1298         |    6   |
|          tmp4_reg_1303         |    6   |
|         tmp_39_reg_1224        |   12   |
|         tmp_62_reg_1229        |    1   |
|         tmp_V_reg_1263         |    8   |
|weights9_m_weights_V_10_reg_1258|   12   |
|weights9_m_weights_V_11_reg_1283|    4   |
| weights9_m_weights_V_4_reg_1243|   12   |
| weights9_m_weights_V_5_reg_1268|    4   |
| weights9_m_weights_V_6_reg_1248|   12   |
| weights9_m_weights_V_7_reg_1273|    4   |
| weights9_m_weights_V_8_reg_1253|   12   |
| weights9_m_weights_V_9_reg_1278|    4   |
+--------------------------------+--------+
|              Total             |   243  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_167 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_180 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_193 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1208  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   243  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   243  |  1244  |
+-----------+--------+--------+--------+--------+
