<HTML>
<head>
<title>ARITH 14 - Preliminary program</title>
</head>
<body bgcolor="white" link="green" vlink="darkgreen">
<font face="arial,helvetica" size="+2">
<center>
<img src="images/log14c.gif">
<p>
<h1>ARITH 14</h1>
<h1>14th IEEE Symposium on Computer Arithmetic</h1>
<h2>Adelaide, Australia </h2>
<h2>April 14 - 16, 1999</h2>
</center>

<H2>PRELIMINARY PROGRAM:</H2>
Tuesday April 13 at 6pm: Reception at the town hall hosted by the 
Lord Mayor of Adelaide.<P>
<TABLE BORDER=1 CELLPADDING=4 COLS=4 WIDTH="100%">
<TR>
<TH WIDTH="11%">&nbsp;</TH>
<TH WIDTH="27%">Wednesday, April 14</TH>
<TH WIDTH="25%">Thursday, April 15</TH>
<TH WIDTH="24%">Friday, April 16</TH>
</TR>
<TR>
<TD WIDTH="15">9:00-10:40</TD>
<TD ROWSPAN="1">Opening Remarks<br>Invited Talk<br>Processor Enhancements</TD>
<TD ROWSPAN="1">Divide and <br> Square Root</TD></TD></TD>
<TD ROWSPAN="1">Rounding and<br> Multiplication</TD>
</TR>
<TR>
<TD WIDTH="15">10:40-11:00</TD>
<TD ROWSPAN="1"><i>Coffee Break</i></TD>
<TD ROWSPAN="1"><i>Coffee Break</i></TD>
<TD ROWSPAN="1"><i>Coffee Break</i></TD>
</TR>
<TR>
<TD WIDTH="15">11:00-12:15</TD>
<TD ROWSPAN="1">Addition</TD>
<TD ROWSPAN="1">Number Systems</TD>
<TD ROWSPAN="1">Floating Point</TD>
</TR>
<TR>
<TD WIDTH="15">12:15-14:00</TD>
<TD ROWSPAN="1"><i>Lunch</i></TD>
<TD ROWSPAN="1"><i>Lunch</i></TD>
<TD ROWSPAN="1">Closing Remarks </TD>
</TR>
<TR>
<TD WIDTH="15">14:00-15:15</TD>
<TD ROWSPAN="1">Division</TD>
<TD ROWSPAN="1">Residue Systems</TD>
<TD ROWSPAN="1"><i>Excursion </i></TD>
</TR>
<TR>
<TD WIDTH="15">15:15-15:45</TD>
<TD ROWSPAN="1"><i>Coffee Break</i></TD>
<TD ROWSPAN="1"><i>Coffee Break</i></TD>
<TD ROWSPAN="1">&nbsp </TD>
</TR>
<TR>
<TD WIDTH="15">15:45-17:00</TD>
<TD ROWSPAN="1">Cryptography and Graphics</TD>
<TD ROWSPAN="1">Cordic Algorithms</TD>
<TD ROWSPAN="1">&nbsp </TD>
</TR>
<TR>
<TD WIDTH="15">17:15-18:00</TD>
<TD ROWSPAN="1">Panel Session</TD>
<TD ROWSPAN="1">&nbsp;</TD>
<TD ROWSPAN="1">&nbsp </TD>
</TR>
<TR>
<TD WIDTH="15">18:30-</TD>
<TD ROWSPAN="1">&nbsp;</TD>
<TD ROWSPAN="1"><i>Conference Banquet</i></TD>
<TD ROWSPAN="1">&nbsp </TD>
</TR>
</TABLE>

<BR><BR>
<font face="arial,helvetica" size="+1">
<H2>SESSIONS:</H2>

<H2> <font color="red">Wednesday, April 14</font> </H2>
<H3> 9:00-9:05 <font color="blue">Opening Remarks</font>, 
Jean-Michel Muller and Neil Burgess </H3> 

<H3> 9:05-9:50 <font color="blue">Invited Talk</font>, 
Chair: Israel Koren</H3> 
<i> Computer Arithmetic - A Programmer's Perspective
</i><br> Richard P. Brent - Computing Laboratory, Oxford
University, UK <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/brentr.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/brentr.pdf">
(PDF version)</A><br>
<br>

<H3> 9:50-10:40 <font color="blue">Processor Enhancements</font>, 
Chair: Peter Kornerup</H3>

<i> New Algorithms for Improved Transcendental Functions on IA-64
</i><br> S. Story and P.T.P Tang - Intel Corporation <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-118.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-118.pdf">
(PDF version)</A><br>
<br>

<i> A Low-power, High-speed Implementation of a PowerPC
            Microprocessor Vector Extension 
</i><br> M. Schmookler, M. Putrino, A. Mather, J. Tyler, H.V.  Nguyen, 
C. Roth, M. Sharma, M. Pham and J. Lent - IBM Corporation, Austin, 
TX <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-145.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-145.pdf">
(PDF version)</A><br>
<br>

<H3>11:00-12:15 <font color="blue">Addition</font>, 
Chair: Neil Weste </H3>

<i> Intermediate Variable Encodings that Enable Multiplexor-based
Implementations of Two Operand Addition
</i><br> D. Phatak and I. Koren - SUNY, Binghamton and UMass,
Amherst <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-149.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-149.pdf">
(PDF version)</A><br>
<br>

<i> A Family of Adders
</i><br> S. Knowles - Element 14, UK <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-168.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-168.pdf">
(PDF version)</A><br>
<br>

<i> Reduced Latency IEEE Floating-Point Standard Adder Architectures
</i><br> A. Beaumont-Smith, N. Burgess, S. Lefrere and C. Lim - The 
University of Adelaide, Australia <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-163.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-163.pdf">
(PDF version)</A><br>
<br>

<H3>14:00-15:15 <font color="blue">Division</font>, 
Chair:  Renato Stefanelli </H3>

<i> On the Design of High-Radix Online Division for Long Precision
</i><br> A. Tenca and M. Ercegovac - Oregon State University and UCLA 
 <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-143.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-143.pdf">
(PDF version)</A><br>
<br>

<i> Boosting Very High Radix Division with
            Prescaling and Selection by Rounding
</i><br> P. Montuschi and T. Lang - Politecnico di Torino and UC
Irvine <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-150.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-150.pdf">
(PDF version)</A><br>
<br>

<i> Low-Power Division: Comparison Between Implementations of
            Radix 4, 8 and 16
</i><br> A. Nannarelli and T. Lang - UC, Irvine <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-158.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-158.pdf">
(PDF version)</A><br>
<br>

<H3>15:45-17:00 <font color="blue">Cryptography and Graphics</font>, 
Chair: Milos Ercegovac</H3>

<i> Montgomery Modular Exponentiation on Reconfigurable Hardware
</i><br> T. Blum and C. Paar - Worcester Polytechnic Institute, MA <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-133.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-133.pdf">
(PDF version)</A><br>
<br>

<i> Moduli for Testing Implementations of the RSA Cryptosystem
</i><br> C. Walter - UMIST Manchester, UK <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-130.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-130.pdf">
(PDF version)</A><br>
<br>

<i> Digit-Recurrence Algorithm for Computing Euclidean Norm of a
            3D Vector
</i><br> N. Takagi and S. Kuwahara - Nagoya University, Japan <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-142.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-142.pdf">
(PDF version)</A><br>
<br>

<H3>17:15-18:00 <font color="blue">Panel Session</font> 
<!--, Chair: ????--></H3>

<i> Title and panel to be determined </i><br>

<HR>
<H2><font color="red">Thursday, April 15</font></H2> 

<H3>9:00-10:40 <font color="blue">Divide and Square Root</font>, 
Chair: Atsuki Inoue </H3>

<i> Correctness Proofs for Newton-Raphson Based Floating-Point Divide 
and Square Root Algorithms
</i><br> M. Cornea-Hasegan, R. Golliver and P. Markstein - Intel
and Hewlett-Packard
Corporation <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-121.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-121.pdf">
(PDF version)</A><br>
<br>

<i> Floating Point Division and Square Root Algorithms and 
Implementation in the AMDK7 Microprocessor 
</i><br> S. Oberman - Advanced Micro Devices, CA <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-139.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-139.pdf">
(PDF version)</A><br>
<br>

<i> Series Approximation Methods for Divide and Square Root in
            the Power3 Processor
</i><br> R. Agarwal,  F. Gustavson and M. Schmookler - IBM Corporation, 
Austin, TX <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-144.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-144.pdf">
(PDF version)</A><br>
<br>

<i> High-Speed Inverse Square Roots
</i><br> M. Schulte and K. Wires - Lehigh University, PA <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-109.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-109.pdf">
(PDF version)</A><br>
<br>

<H3>11:00-12:15 <font color="blue">Number Systems</font>, 
Chair: Colin Walter </H3>

<i> Arithmetic with Signed Analog Digits
</i><br> A. Saed, M. Ahmadi and G. Jullien - Nortel Semiconductors and
University of Windsor, Canada <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-140.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-140.pdf">
(PDF version)</A><br>
<br>

<i> A 32Bit Logarithmic Arithmetic Unit and its Performance
            Compared to Floating-Point
</i><br> J. Coleman and E. Chester - University of Newcastle, UK <br>
<!--
<A HREF="http://euler.ecs.umass.edu/paper/final/paper-160.ps">
(PostScript version)</A>
<A HREF="http://euler.ecs.umass.edu/paper/final/paper-160.pdf">
(PDF version)</A><br>
-->
<br>

<i> Necessary and Sufficient Conditions for Parallel, Constant Time
            Conversion and Addition
</i><br> P. Kornerup - Odense University, Denmark <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-103.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-103.pdf">
(PDF version)</A><br>
<br>


<H3>14:00-15:15 <font color="blue">Residue Number Systems</font>, 
Chair: Graham Jullien </H3>

<i> Efficient VLSI Implementation of Modulo (2^n±1) Addition and
            Multiplication
</i><br> R. Zimmermann - ETH Zurich, Switzerland <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-127.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-127.pdf">
(PDF version)</A><br>
<br>

<i> A Reverse Converter for the 4-Moduli Superset {2^n-1, 2^n,
            2^n+1, 2^(n+1)+1}
</i><br> M. Bhardwaj, T. Srikanthan and C. Clarke - Siemens Components,
Singapore. <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-137.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-137.pdf">
(PDF version)</A><br>
<br>

<i> VLSI Costs of Arithmetic Parallelism: A Residue Reverse
            Conversion Perspective 
</i><br> M. Bhardwaj, T. Srikanthan and C. Clarke - Siemens Components,
Singapore. <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-138.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-138.pdf">
(PDF version)</A><br>
<br>


<H3>15:45-17:00 <font color="blue">CORDIC Algorithms</font>, 
Chair: Jeong Lee </H3>

<i> Interval Sine and Cosine Functions Computation Based on
            Variable Precision CORDIC Algorithm 
</i><br> J. Hormigo, J. Villalba and E. Zapata - University of Malaga, 
Spain <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-128.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-128.pdf">
(PDF version)</A><br>
<br>

<i> Complex Logarithmic Number System Arithmetic Using High-Radix
            Redundant CORDIC Algorithms
</i><br> D. Lewis - University of Toronto, Canada <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-135.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-135.pdf">
(PDF version)</A><br>
<br>

<i> Very High Radix CORDIC Vectoring with Scalings and Selection by 
Rounding
</i><br> E. Antelo T. Lang and J. Bruguera - University of Santiago de 
Compostela, Spain and UC Irvine <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-154.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-154.pdf">
(PDF version)</A><br>
<br>

<HR>
<H2><font color="red">Friday, April 16</font></H2>

<H3>9:00-10:40 <font color="blue">Multiplication and Rounding</font>, 
Chair: William McAllister </H3>

<i> Area x Delay (AT) Efficient Multipliers Based on an
            Intermediate Hybrid Signed Digit Representation
</i><br> J. Lue and D. Phatak  - Summit Systems and SUNY, Binghamton, NY
<br>
<!--
<A HREF="http://euler.ecs.umass.edu/paper/final/paper-159.ps">
(PostScript version)</A>
<A HREF="http://euler.ecs.umass.edu/paper/final/paper-159.pdf">
(PDF version)</A><br>
-->
<br>

<i> A Comparison of Three Rounding Algorithms for IEEE
            Floating-Point Multiplication
</i><br> G. Even and P. Seidel - Tel-Aviv University, Israel and Univ. 
Saarbruecken, Germany <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-100.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-100.pdf">
(PDF version)</A><br>
<br>

<i> On Infinitely Precise Rounding for Division, Square Root,
            Reciprocal and Square Root Reciprocal
</i><br> C. Iordache and D. Matula - Southern Methodist University, Dallas,
TX <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-164.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-164.pdf">
(PDF version)</A><br>
<br>

<i> Number-Theoretic Test Generation for Directed Rounding
</i><br> M. Parks - Sun Microsystem, CA <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-131.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-131.pdf">
(PDF version)</A><br>
<br>


<H3>11:00-12:15 <font color="blue">Floating Point</font>, 
Chair: Stuart Oberman </H3>

<i> Multiplications of Floating Point Expansions
</i><br> M. Daumas - Ecole Normale Superieure de Lyon, France <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-102.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-102.pdf">
(PDF version)</A><br>
<br>

<i> The S/390 G5 Floating Point Unit Supporting Hex and Binary
            Architectures
</i><br> E. Schwarz, R. Smith and C. Krygowski - IBM Corporation,
Poughkeepsie, NY <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-112.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-112.pdf">
(PDF version)</A><br>
<br>

<i> Floating Point Unit in Standard Cell Design with 116 bit Wide
            Dataflow
</i><br> G. Gerwig and M. Kroener - IBM Corporation, Poughkeepsie, NY <br>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-132.ps">
(PostScript version)</A>
<A HREF="../../../euler.ecs.umass.edu/paper/final/paper-132.pdf">
(PDF version)</A><br>
<br>

<H3>12:15-12:30 <font color="blue">Closing Remarks</font> </H3>

<HR>
<a href = "index.html">Back to ARITH-14 main page</a>
<BR>
Last modified: Jan. 27, 1999&nbsp;
<ADDRESS>
</ADDRESS>

</BODY>
</HTML>
