<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/source/twi.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_bf64bf1d31205111dab559ea5953d43c.html">source</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>twi.c</h1>  </div>
</div>
<div class="contents">
<a href="twi_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/** \addtogroup twi_module Working with TWI</span>
<a name="l00031"></a>00031 <span class="comment"> *  \ingroup peripherals_module</span>
<a name="l00032"></a>00032 <span class="comment"> * The TWI driver provides the interface to configure and use the TWI</span>
<a name="l00033"></a>00033 <span class="comment"> * peripheral.</span>
<a name="l00034"></a>00034 <span class="comment"> *</span>
<a name="l00035"></a>00035 <span class="comment"> * \section Usage</span>
<a name="l00036"></a>00036 <span class="comment"> * &lt;ul&gt;</span>
<a name="l00037"></a>00037 <span class="comment"> * &lt;li&gt; Configures a TWI peripheral to operate in master mode, at the given</span>
<a name="l00038"></a>00038 <span class="comment"> * frequency (in Hz) using TWI_Configure(). &lt;/li&gt;</span>
<a name="l00039"></a>00039 <span class="comment"> * &lt;li&gt; Sends a STOP condition on the TWI using TWI_Stop().&lt;/li&gt;</span>
<a name="l00040"></a>00040 <span class="comment"> * &lt;li&gt; Starts a read operation on the TWI bus with the specified slave using</span>
<a name="l00041"></a>00041 <span class="comment"> * TWI_StartRead(). Data must then be read using TWI_ReadByte() whenever</span>
<a name="l00042"></a>00042 <span class="comment"> * a byte is available (poll using TWI_ByteReceived()).&lt;/li&gt;</span>
<a name="l00043"></a>00043 <span class="comment"> * &lt;li&gt; Starts a write operation on the TWI to access the selected slave using</span>
<a name="l00044"></a>00044 <span class="comment"> * TWI_StartWrite(). A byte of data must be provided to start the write;</span>
<a name="l00045"></a>00045 <span class="comment"> * other bytes are written next.&lt;/li&gt;</span>
<a name="l00046"></a>00046 <span class="comment"> * &lt;li&gt; Sends a byte of data to one of the TWI slaves on the bus using</span>
<a name="l00047"></a>00047 <span class="comment"> * TWI_WriteByte().</span>
<a name="l00048"></a>00048 <span class="comment"> * This function must be called once before TWI_StartWrite() with the first</span>
<a name="l00049"></a>00049 <span class="comment"> * byte of data</span>
<a name="l00050"></a>00050 <span class="comment"> * to send, then it shall be called repeatedly after that to send the</span>
<a name="l00051"></a>00051 <span class="comment"> * remaining bytes.&lt;/li&gt;</span>
<a name="l00052"></a>00052 <span class="comment"> * &lt;li&gt; Check if a byte has been received and can be read on the given TWI</span>
<a name="l00053"></a>00053 <span class="comment"> * peripheral using TWI_ByteReceived().&lt;</span>
<a name="l00054"></a>00054 <span class="comment"> * Check if a byte has been sent using TWI_ByteSent().&lt;/li&gt;</span>
<a name="l00055"></a>00055 <span class="comment"> * &lt;li&gt; Check if the current transmission is complete (the STOP has been sent)</span>
<a name="l00056"></a>00056 <span class="comment"> * using TWI_TransferComplete().&lt;/li&gt;</span>
<a name="l00057"></a>00057 <span class="comment"> * &lt;li&gt; Enables &amp; disable the selected interrupts sources on a TWI peripheral</span>
<a name="l00058"></a>00058 <span class="comment"> * using TWI_EnableIt() and TWI_DisableIt().&lt;/li&gt;</span>
<a name="l00059"></a>00059 <span class="comment"> * &lt;li&gt; Get current status register of the given TWI peripheral using</span>
<a name="l00060"></a>00060 <span class="comment"> * TWI_GetStatus(). Get current status register of the given TWI peripheral, but</span>
<a name="l00061"></a>00061 <span class="comment"> * masking interrupt sources which are not currently enabled using</span>
<a name="l00062"></a>00062 <span class="comment"> * TWI_GetMaskedStatus().&lt;/li&gt;</span>
<a name="l00063"></a>00063 <span class="comment"> * &lt;/ul&gt;</span>
<a name="l00064"></a>00064 <span class="comment"> * For more accurate information, please look at the TWI section of the</span>
<a name="l00065"></a>00065 <span class="comment"> * Datasheet.</span>
<a name="l00066"></a>00066 <span class="comment"> *</span>
<a name="l00067"></a>00067 <span class="comment"> * Related files :\n</span>
<a name="l00068"></a>00068 <span class="comment"> * \ref twi.c\n</span>
<a name="l00069"></a>00069 <span class="comment"> * \ref twi.h.\n</span>
<a name="l00070"></a>00070 <span class="comment"> */</span><span class="comment"></span>
<a name="l00071"></a>00071 <span class="comment">/*@{*/</span><span class="comment"></span>
<a name="l00072"></a>00072 <span class="comment">/*@}*/</span>
<a name="l00073"></a>00073 <span class="comment"></span>
<a name="l00074"></a>00074 <span class="comment">/**</span>
<a name="l00075"></a>00075 <span class="comment"> * \file</span>
<a name="l00076"></a>00076 <span class="comment"> *</span>
<a name="l00077"></a>00077 <span class="comment"> * Implementation of Two Wire Interface (TWI).</span>
<a name="l00078"></a>00078 <span class="comment"> *</span>
<a name="l00079"></a>00079 <span class="comment"> */</span>
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00082"></a>00082 <span class="comment"> *        Headers</span>
<a name="l00083"></a>00083 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="preprocessor">#include &quot;chip.h&quot;</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="preprocessor">#include &lt;assert.h&gt;</span>
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="preprocessor">#define TWIHS_IT    (TWIHS_IER_TXCOMP | TWIHS_IER_TXCOMP | TWIHS_IER_RXRDY \</span>
<a name="l00090"></a>00090 <span class="preprocessor">                      | TWIHS_IER_TXRDY | TWIHS_IER_SVACC | TWIHS_IER_GACC | \</span>
<a name="l00091"></a>00091 <span class="preprocessor">                      TWIHS_IER_OVRE | TWIHS_IER_UNRE | TWIHS_IER_NACK | \</span>
<a name="l00092"></a>00092 <span class="preprocessor">                      TWIHS_IER_ARBLST | TWIHS_IER_SCL_WS | TWIHS_IER_EOSACC | \</span>
<a name="l00093"></a>00093 <span class="preprocessor">                      TWIHS_IER_MCACK | TWIHS_IER_TOUT | TWIHS_IER_PECERR |\</span>
<a name="l00094"></a>00094 <span class="preprocessor">                      TWIHS_IER_SMBDAM | TWIHS_IER_SMBHHM)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="comment"></span>
<a name="l00097"></a>00097 <span class="comment">/** variable for control thether or not to set both START and STOP</span>
<a name="l00098"></a>00098 <span class="comment">  * In single data byte master read, the START and STOP must both be set */</span>
<a name="l00099"></a><a class="code" href="twi_8c.html#ac1356cef48d5b91f1567e04e7c410099">00099</a> uint32_t <a class="code" href="twi_8c.html#ac1356cef48d5b91f1567e04e7c410099">twi_send_stop</a> = 0;
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00102"></a>00102 <span class="comment"> *        Exported functions</span>
<a name="l00103"></a>00103 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00104"></a>00104 <span class="comment"></span>
<a name="l00105"></a>00105 <span class="comment">/**</span>
<a name="l00106"></a>00106 <span class="comment"> * \brief Configures a TWI peripheral to operate in master mode, at the given</span>
<a name="l00107"></a>00107 <span class="comment"> * frequency (in Hz). The duty cycle of the TWI clock is set to 50%.</span>
<a name="l00108"></a>00108 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00109"></a>00109 <span class="comment"> * \param twck  Desired TWI clock frequency.</span>
<a name="l00110"></a>00110 <span class="comment"> * \param mck  Master clock frequency.</span>
<a name="l00111"></a>00111 <span class="comment"> */</span>
<a name="l00112"></a><a class="code" href="twi_8c.html#a3777e57c07461a0fa56534213dd33215">00112</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#ac90d2f32c99191c21f02626a9584b6bb" title="Configures a TWI peripheral to operate in master mode, at the given frequency (in Hz)...">TWI_ConfigureMaster</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi, uint32_t dwTwCk, uint32_t dwMCk)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     uint32_t dwCkDiv = 0;
<a name="l00115"></a>00115     uint32_t dwClDiv;
<a name="l00116"></a>00116     uint32_t dwOk = 0;
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <a class="code" href="trace_8h.html#a67a8f9bc74358aa21745a76e23768dae">TRACE_DEBUG</a>(<span class="stringliteral">&quot;TWI_ConfigureMaster()\n\r&quot;</span>);
<a name="l00119"></a>00119     assert(pTwi);
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <span class="comment">/* Reset the TWI */</span>
<a name="l00122"></a>00122     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_SWRST;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     <span class="comment">/* Configure clock */</span>
<a name="l00125"></a>00125     <span class="keywordflow">while</span> (!dwOk) {
<a name="l00126"></a>00126         dwClDiv = ((dwMCk / (2 * dwTwCk)) - 4) / (1 &lt;&lt; dwCkDiv);
<a name="l00127"></a>00127 
<a name="l00128"></a>00128         <span class="keywordflow">if</span> (dwClDiv &lt;= 255)
<a name="l00129"></a>00129             dwOk = 1;
<a name="l00130"></a>00130         <span class="keywordflow">else</span>
<a name="l00131"></a>00131             dwCkDiv++;
<a name="l00132"></a>00132     }
<a name="l00133"></a>00133 
<a name="l00134"></a>00134     assert(dwCkDiv &lt; 8);
<a name="l00135"></a>00135     <a class="code" href="trace_8h.html#a67a8f9bc74358aa21745a76e23768dae">TRACE_DEBUG</a>(<span class="stringliteral">&quot;Using CKDIV = %u and CLDIV/CHDIV = %u\n\r&quot;</span>, dwCkDiv, dwClDiv);
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     pTwi-&gt;<a class="code" href="struct_twihs.html#a16235d4eac6a96a31735362dc2aeec55" title="(Twihs Offset: 0x10) Clock Waveform Generator Register">TWIHS_CWGR</a> = (dwCkDiv &lt;&lt; 16) | (dwClDiv &lt;&lt; 8) | dwClDiv;
<a name="l00138"></a>00138 
<a name="l00139"></a>00139     <span class="comment">/* TWI Slave Mode Disabled. */</span>
<a name="l00140"></a>00140     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_SVDIS;
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="comment">/* Set master mode */</span>
<a name="l00143"></a>00143     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_MSEN;
<a name="l00144"></a>00144 }
<a name="l00145"></a>00145 <span class="comment"></span>
<a name="l00146"></a>00146 <span class="comment">/**</span>
<a name="l00147"></a>00147 <span class="comment"> * \brief Configures a TWI peripheral to operate in slave mode.</span>
<a name="l00148"></a>00148 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00149"></a>00149 <span class="comment"> * \param slaveAddress Slave address.</span>
<a name="l00150"></a>00150 <span class="comment"> */</span>
<a name="l00151"></a><a class="code" href="twi_8c.html#adf540599d435de6b06ddc35427a17fed">00151</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#adf540599d435de6b06ddc35427a17fed" title="Configures a TWI peripheral to operate in slave mode.">TWI_ConfigureSlave</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi, uint8_t slaveAddress)
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="comment">/* TWI software reset */</span>
<a name="l00154"></a>00154     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_SWRST;
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <span class="comment">/* Configure slave address. */</span>
<a name="l00157"></a>00157     pTwi-&gt;<a class="code" href="struct_twihs.html#a438a8b79eae150ff7a791e693ee6e808" title="(Twihs Offset: 0x08) Slave Mode Register">TWIHS_SMR</a> = TWIHS_SMR_SADR(slaveAddress);
<a name="l00158"></a>00158 
<a name="l00159"></a>00159     <span class="comment">/* TWI Master Mode Disabled*/</span>
<a name="l00160"></a>00160     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_MSDIS;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <span class="comment">/* SVEN: TWI Slave Mode Enabled */</span>
<a name="l00163"></a>00163     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_SVEN;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     assert((pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> &amp; <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga1c13894f7cfc54e66888c489488330bb" title="(TWIHS_CR) TWIHS Slave Mode Disabled">TWIHS_CR_SVDIS</a>) != <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga1c13894f7cfc54e66888c489488330bb" title="(TWIHS_CR) TWIHS Slave Mode Disabled">TWIHS_CR_SVDIS</a>);
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 <span class="comment"></span>
<a name="l00168"></a>00168 <span class="comment">/**</span>
<a name="l00169"></a>00169 <span class="comment"> * \brief Sends a STOP condition on the TWI.</span>
<a name="l00170"></a>00170 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00171"></a>00171 <span class="comment"> */</span>
<a name="l00172"></a><a class="code" href="twi_8c.html#ab6f6a89c7dbb1075f904386273252977">00172</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#ab6f6a89c7dbb1075f904386273252977" title="Sends a STOP condition on the TWI.">TWI_Stop</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174     assert(pTwi != NULL);
<a name="l00175"></a>00175 
<a name="l00176"></a>00176     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_STOP;
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 <span class="comment"></span>
<a name="l00179"></a>00179 <span class="comment">/**</span>
<a name="l00180"></a>00180 <span class="comment"> * \brief Starts a read operation on the TWI bus with the specified slave, it</span>
<a name="l00181"></a>00181 <span class="comment"> * returns immediately. Data must then be read using TWI_ReadByte() whenever a</span>
<a name="l00182"></a>00182 <span class="comment"> * byte is available (poll using TWI_ByteReceived()).</span>
<a name="l00183"></a>00183 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00184"></a>00184 <span class="comment"> * \param address  Slave address on the bus.</span>
<a name="l00185"></a>00185 <span class="comment"> * \param iaddress  Optional internal address bytes.</span>
<a name="l00186"></a>00186 <span class="comment"> * \param isize  Number of internal address bytes.</span>
<a name="l00187"></a>00187 <span class="comment"> */</span>
<a name="l00188"></a><a class="code" href="twi_8c.html#a806d1ace472ce5f4e2fe2de6f5a425ff">00188</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#a806d1ace472ce5f4e2fe2de6f5a425ff" title="Starts a read operation on the TWI bus with the specified slave, it returns immediately. Data must then be read using TWI_ReadByte() whenever a byte is available (poll using TWI_ByteReceived()).">TWI_StartRead</a>(
<a name="l00189"></a>00189     <a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi,
<a name="l00190"></a>00190     uint8_t address,
<a name="l00191"></a>00191     uint32_t iaddress,
<a name="l00192"></a>00192     uint8_t isize)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     assert(pTwi != NULL);
<a name="l00195"></a>00195     assert((address &amp; 0x80) == 0);
<a name="l00196"></a>00196     assert((iaddress &amp; 0xFF000000) == 0);
<a name="l00197"></a>00197     assert(isize &lt; 4);
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     <span class="comment">/* Set slave address and number of internal address bytes. */</span>
<a name="l00200"></a>00200     pTwi-&gt;<a class="code" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974" title="(Twihs Offset: 0x04) Master Mode Register">TWIHS_MMR</a> = 0;
<a name="l00201"></a>00201     pTwi-&gt;<a class="code" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974" title="(Twihs Offset: 0x04) Master Mode Register">TWIHS_MMR</a> = (isize &lt;&lt; 8) | <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga8fbf18a067f85b5e1ee50e246d0dd39c" title="(TWIHS_MMR) Master Read Direction">TWIHS_MMR_MREAD</a> | (address &lt;&lt; 16);
<a name="l00202"></a>00202 
<a name="l00203"></a>00203     <span class="comment">/* Set internal address bytes */</span>
<a name="l00204"></a>00204     pTwi-&gt;<a class="code" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a" title="(Twihs Offset: 0x0C) Internal Address Register">TWIHS_IADR</a> = 0;
<a name="l00205"></a>00205     pTwi-&gt;<a class="code" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a" title="(Twihs Offset: 0x0C) Internal Address Register">TWIHS_IADR</a> = iaddress;
<a name="l00206"></a>00206 
<a name="l00207"></a>00207     <span class="comment">/* Send START condition */</span>
<a name="l00208"></a>00208     <span class="keywordflow">if</span> (0 == <a class="code" href="twi_8c.html#ac1356cef48d5b91f1567e04e7c410099">twi_send_stop</a>)
<a name="l00209"></a>00209         pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = TWIHS_CR_START;
<a name="l00210"></a>00210     <span class="keywordflow">else</span> {
<a name="l00211"></a>00211         <a class="code" href="twi_8c.html#ac1356cef48d5b91f1567e04e7c410099">twi_send_stop</a> = 0;
<a name="l00212"></a>00212         pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> = <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4ba1ba1a68e970b54398d26dc0ae8a48" title="(TWIHS_CR) Send a START Condition">TWIHS_CR_START</a> | TWIHS_CR_STOP;
<a name="l00213"></a>00213     }
<a name="l00214"></a>00214 }
<a name="l00215"></a>00215 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">/**</span>
<a name="l00217"></a>00217 <span class="comment"> * \brief Reads a byte from the TWI bus. The read operation must have been started</span>
<a name="l00218"></a>00218 <span class="comment"> * using TWI_StartRead() and a byte must be available (check with TWI_ByteReceived()).</span>
<a name="l00219"></a>00219 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00220"></a>00220 <span class="comment"> * \return byte read.</span>
<a name="l00221"></a>00221 <span class="comment"> */</span>
<a name="l00222"></a><a class="code" href="twi_8c.html#a8b4e96e6ce1126921517147b048fde51">00222</a> uint8_t <a class="code" href="twi_8h.html#a8b4e96e6ce1126921517147b048fde51" title="Reads a byte from the TWI bus. The read operation must have been started using TWI_StartRead() and a ...">TWI_ReadByte</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     assert(pTwi != NULL);
<a name="l00225"></a>00225 
<a name="l00226"></a>00226     <span class="keywordflow">return</span> pTwi-&gt;<a class="code" href="struct_twihs.html#a9e3afd574c07c841823b0a2313437360" title="(Twihs Offset: 0x30) Receive Holding Register">TWIHS_RHR</a>;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="comment"></span>
<a name="l00229"></a>00229 <span class="comment">/**</span>
<a name="l00230"></a>00230 <span class="comment"> * \brief Sends a byte of data to one of the TWI slaves on the bus.</span>
<a name="l00231"></a>00231 <span class="comment"> * \note This function must be called once before TWI_StartWrite() with</span>
<a name="l00232"></a>00232 <span class="comment"> * the first byte of data  to send, then it shall be called repeatedly</span>
<a name="l00233"></a>00233 <span class="comment"> * after that to send the remaining bytes.</span>
<a name="l00234"></a>00234 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00235"></a>00235 <span class="comment"> * \param byte  Byte to send.</span>
<a name="l00236"></a>00236 <span class="comment"> */</span>
<a name="l00237"></a><a class="code" href="twi_8c.html#ad728b448499f0b4d4633dfe0cc4a5ee7">00237</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#ad728b448499f0b4d4633dfe0cc4a5ee7" title="Sends a byte of data to one of the TWI slaves on the bus.">TWI_WriteByte</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi, uint8_t byte)
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239     assert(pTwi != NULL);
<a name="l00240"></a>00240 
<a name="l00241"></a>00241     pTwi-&gt;<a class="code" href="struct_twihs.html#a08ddcbb2199973a689073a4a70ab17a4" title="(Twihs Offset: 0x34) Transmit Holding Register">TWIHS_THR</a> = byte;
<a name="l00242"></a>00242 }
<a name="l00243"></a>00243 <span class="comment"></span>
<a name="l00244"></a>00244 <span class="comment">/**</span>
<a name="l00245"></a>00245 <span class="comment"> * \brief Starts a write operation on the TWI to access the selected slave, then</span>
<a name="l00246"></a>00246 <span class="comment"> *  returns immediately. A byte of data must be provided to start the write;</span>
<a name="l00247"></a>00247 <span class="comment"> * other bytes are written next.</span>
<a name="l00248"></a>00248 <span class="comment"> * after that to send the remaining bytes.</span>
<a name="l00249"></a>00249 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00250"></a>00250 <span class="comment"> * \param address  Address of slave to acccess on the bus.</span>
<a name="l00251"></a>00251 <span class="comment"> * \param iaddress  Optional slave internal address.</span>
<a name="l00252"></a>00252 <span class="comment"> * \param isize  Number of internal address bytes.</span>
<a name="l00253"></a>00253 <span class="comment"> * \param byte  First byte to send.</span>
<a name="l00254"></a>00254 <span class="comment"> */</span>
<a name="l00255"></a><a class="code" href="twi_8c.html#a933fafb0a0d430f7feb10d01138b0466">00255</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#a933fafb0a0d430f7feb10d01138b0466" title="Starts a write operation on the TWI to access the selected slave, then returns immediately. A byte of data must be provided to start the write; other bytes are written next. after that to send the remaining bytes.">TWI_StartWrite</a>(
<a name="l00256"></a>00256     <a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi,
<a name="l00257"></a>00257     uint8_t address,
<a name="l00258"></a>00258     uint32_t iaddress,
<a name="l00259"></a>00259     uint8_t isize,
<a name="l00260"></a>00260     uint8_t byte)
<a name="l00261"></a>00261 {
<a name="l00262"></a>00262     assert(pTwi != NULL);
<a name="l00263"></a>00263     assert((address &amp; 0x80) == 0);
<a name="l00264"></a>00264     assert((iaddress &amp; 0xFF000000) == 0);
<a name="l00265"></a>00265     assert(isize &lt; 4);
<a name="l00266"></a>00266 
<a name="l00267"></a>00267     <span class="comment">/* Set slave address and number of internal address bytes. */</span>
<a name="l00268"></a>00268     pTwi-&gt;<a class="code" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974" title="(Twihs Offset: 0x04) Master Mode Register">TWIHS_MMR</a> = 0;
<a name="l00269"></a>00269     pTwi-&gt;<a class="code" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974" title="(Twihs Offset: 0x04) Master Mode Register">TWIHS_MMR</a> = (isize &lt;&lt; 8) | (address &lt;&lt; 16);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <span class="comment">/* Set internal address bytes. */</span>
<a name="l00272"></a>00272     pTwi-&gt;<a class="code" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a" title="(Twihs Offset: 0x0C) Internal Address Register">TWIHS_IADR</a> = 0;
<a name="l00273"></a>00273     pTwi-&gt;<a class="code" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a" title="(Twihs Offset: 0x0C) Internal Address Register">TWIHS_IADR</a> = iaddress;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275     <span class="comment">/* Write first byte to send.*/</span>
<a name="l00276"></a>00276     <a class="code" href="twi_8h.html#ad728b448499f0b4d4633dfe0cc4a5ee7" title="Sends a byte of data to one of the TWI slaves on the bus.">TWI_WriteByte</a>(pTwi, byte);
<a name="l00277"></a>00277 }
<a name="l00278"></a>00278 <span class="comment"></span>
<a name="l00279"></a>00279 <span class="comment">/**</span>
<a name="l00280"></a>00280 <span class="comment"> * \brief Check if a byte have been received from TWI.</span>
<a name="l00281"></a>00281 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00282"></a>00282 <span class="comment"> * \return 1 if a byte has been received and can be read on the given TWI</span>
<a name="l00283"></a>00283 <span class="comment"> * peripheral; otherwise, returns 0. This function resets the status register.</span>
<a name="l00284"></a>00284 <span class="comment"> */</span>
<a name="l00285"></a><a class="code" href="twi_8c.html#a2bb399b4984df2fdaabf741326636de2">00285</a> uint8_t <a class="code" href="twi_8h.html#a2bb399b4984df2fdaabf741326636de2" title="Check if a byte have been received from TWI.">TWI_ByteReceived</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00286"></a>00286 {
<a name="l00287"></a>00287     <span class="keywordflow">return</span> ((pTwi-&gt;<a class="code" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a" title="(Twihs Offset: 0x20) Status Register">TWIHS_SR</a> &amp; <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga0af9878bc9db95db94b0bf024cc00138" title="(TWIHS_SR) Receive Holding Register Ready (cleared by reading TWIHS_RHR)">TWIHS_SR_RXRDY</a>) == <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga0af9878bc9db95db94b0bf024cc00138" title="(TWIHS_SR) Receive Holding Register Ready (cleared by reading TWIHS_RHR)">TWIHS_SR_RXRDY</a>);
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 <span class="comment"></span>
<a name="l00290"></a>00290 <span class="comment">/**</span>
<a name="l00291"></a>00291 <span class="comment"> * \brief Check if a byte have been sent to TWI.</span>
<a name="l00292"></a>00292 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00293"></a>00293 <span class="comment"> * \return 1 if a byte has been sent  so another one can be stored for</span>
<a name="l00294"></a>00294 <span class="comment"> * transmission; otherwise returns 0. This function clears the status register.</span>
<a name="l00295"></a>00295 <span class="comment"> */</span>
<a name="l00296"></a><a class="code" href="twi_8c.html#a908535df2873ebeaa63f6fda73ea6708">00296</a> uint8_t <a class="code" href="twi_8h.html#a908535df2873ebeaa63f6fda73ea6708" title="Check if a byte have been sent to TWI.">TWI_ByteSent</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00297"></a>00297 {
<a name="l00298"></a>00298     <span class="keywordflow">return</span> ((pTwi-&gt;<a class="code" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a" title="(Twihs Offset: 0x20) Status Register">TWIHS_SR</a> &amp; <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5bdee198f4a1c34b583374f4d643d46c" title="(TWIHS_SR) Transmit Holding Register Ready (cleared by writing TWIHS_THR)">TWIHS_SR_TXRDY</a>) == <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5bdee198f4a1c34b583374f4d643d46c" title="(TWIHS_SR) Transmit Holding Register Ready (cleared by writing TWIHS_THR)">TWIHS_SR_TXRDY</a>);
<a name="l00299"></a>00299 }
<a name="l00300"></a>00300 <span class="comment"></span>
<a name="l00301"></a>00301 <span class="comment">/**</span>
<a name="l00302"></a>00302 <span class="comment"> * \brief Check if current transmission is completed.</span>
<a name="l00303"></a>00303 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00304"></a>00304 <span class="comment"> * \return  1 if the current transmission is complete (the STOP has been sent);</span>
<a name="l00305"></a>00305 <span class="comment"> * otherwise returns 0.</span>
<a name="l00306"></a>00306 <span class="comment"> */</span>
<a name="l00307"></a><a class="code" href="twi_8c.html#a8d8a0d10a7d128428c350f7337191fbd">00307</a> uint8_t <a class="code" href="twi_8h.html#a8d8a0d10a7d128428c350f7337191fbd" title="Check if current transmission is completed.">TWI_TransferComplete</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00308"></a>00308 {
<a name="l00309"></a>00309     <span class="keywordflow">return</span> ((pTwi-&gt;<a class="code" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a" title="(Twihs Offset: 0x20) Status Register">TWIHS_SR</a> &amp; <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad1a38e3c4d41f5b30cd53f9e59a00a45" title="(TWIHS_SR) Transmission Completed (cleared by writing TWIHS_THR)">TWIHS_SR_TXCOMP</a>) == <a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad1a38e3c4d41f5b30cd53f9e59a00a45" title="(TWIHS_SR) Transmission Completed (cleared by writing TWIHS_THR)">TWIHS_SR_TXCOMP</a>);
<a name="l00310"></a>00310 }
<a name="l00311"></a>00311 <span class="comment"></span>
<a name="l00312"></a>00312 <span class="comment">/**</span>
<a name="l00313"></a>00313 <span class="comment"> * \brief Enables the selected interrupts sources on a TWI peripheral.</span>
<a name="l00314"></a>00314 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00315"></a>00315 <span class="comment"> * \param sources  Bitwise OR of selected interrupt sources.</span>
<a name="l00316"></a>00316 <span class="comment"> */</span>
<a name="l00317"></a><a class="code" href="twi_8c.html#ab3bf1b5df694229af5fae34ca569ab7b">00317</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#ab3bf1b5df694229af5fae34ca569ab7b" title="Enables the selected interrupts sources on a TWI peripheral.">TWI_EnableIt</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi, uint32_t sources)
<a name="l00318"></a>00318 {
<a name="l00319"></a>00319     assert(pTwi != NULL);
<a name="l00320"></a>00320     assert((sources &amp; TWIHS_IT));
<a name="l00321"></a>00321 
<a name="l00322"></a>00322     pTwi-&gt;<a class="code" href="struct_twihs.html#a78d6370595e52dec29e80e6b2d0ee22b" title="(Twihs Offset: 0x24) Interrupt Enable Register">TWIHS_IER</a> = sources;
<a name="l00323"></a>00323 }
<a name="l00324"></a>00324 <span class="comment"></span>
<a name="l00325"></a>00325 <span class="comment">/**</span>
<a name="l00326"></a>00326 <span class="comment"> * \brief Disables the selected interrupts sources on a TWI peripheral.</span>
<a name="l00327"></a>00327 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00328"></a>00328 <span class="comment"> * \param sources  Bitwise OR of selected interrupt sources.</span>
<a name="l00329"></a>00329 <span class="comment"> */</span>
<a name="l00330"></a><a class="code" href="twi_8c.html#ac976e61b9b9d4488753f960d3df80c63">00330</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#ac976e61b9b9d4488753f960d3df80c63" title="Disables the selected interrupts sources on a TWI peripheral.">TWI_DisableIt</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi, uint32_t sources)
<a name="l00331"></a>00331 {
<a name="l00332"></a>00332     assert(pTwi != NULL);
<a name="l00333"></a>00333     assert(sources &amp; TWIHS_IT);
<a name="l00334"></a>00334 
<a name="l00335"></a>00335     pTwi-&gt;<a class="code" href="struct_twihs.html#a9fdd4bc0f7f555c13fbb61cbd10d96a7" title="(Twihs Offset: 0x28) Interrupt Disable Register">TWIHS_IDR</a> = sources;
<a name="l00336"></a>00336 }
<a name="l00337"></a>00337 <span class="comment"></span>
<a name="l00338"></a>00338 <span class="comment">/**</span>
<a name="l00339"></a>00339 <span class="comment"> * \brief Get the current status register of the given TWI peripheral.</span>
<a name="l00340"></a>00340 <span class="comment"> * \note This resets the internal value of the status register, so further</span>
<a name="l00341"></a>00341 <span class="comment"> * read may yield different values.</span>
<a name="l00342"></a>00342 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00343"></a>00343 <span class="comment"> * \return  TWI status register.</span>
<a name="l00344"></a>00344 <span class="comment"> */</span>
<a name="l00345"></a><a class="code" href="twi_8c.html#a316b5d5ffbfa49a8d6517a061b92a4a6">00345</a> uint32_t <a class="code" href="twi_8h.html#a316b5d5ffbfa49a8d6517a061b92a4a6" title="Get the current status register of the given TWI peripheral.">TWI_GetStatus</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00346"></a>00346 {
<a name="l00347"></a>00347     assert(pTwi != NULL);
<a name="l00348"></a>00348 
<a name="l00349"></a>00349     <span class="keywordflow">return</span> pTwi-&gt;<a class="code" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a" title="(Twihs Offset: 0x20) Status Register">TWIHS_SR</a>;
<a name="l00350"></a>00350 }
<a name="l00351"></a>00351 <span class="comment"></span>
<a name="l00352"></a>00352 <span class="comment">/**</span>
<a name="l00353"></a>00353 <span class="comment"> * \brief Returns the current status register of the given TWI peripheral, but</span>
<a name="l00354"></a>00354 <span class="comment"> * masking interrupt sources which are not currently enabled.</span>
<a name="l00355"></a>00355 <span class="comment"> * \note This resets the internal value of the status register, so further</span>
<a name="l00356"></a>00356 <span class="comment"> * read may yield different values.</span>
<a name="l00357"></a>00357 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00358"></a>00358 <span class="comment"> */</span>
<a name="l00359"></a><a class="code" href="twi_8c.html#aee8c3520f24c54aedbad6cee6ab2eeaa">00359</a> uint32_t <a class="code" href="twi_8h.html#aee8c3520f24c54aedbad6cee6ab2eeaa" title="Returns the current status register of the given TWI peripheral, but masking interrupt sources which ...">TWI_GetMaskedStatus</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00360"></a>00360 {
<a name="l00361"></a>00361     uint32_t status;
<a name="l00362"></a>00362 
<a name="l00363"></a>00363     assert(pTwi != NULL);
<a name="l00364"></a>00364 
<a name="l00365"></a>00365     status = pTwi-&gt;<a class="code" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a" title="(Twihs Offset: 0x20) Status Register">TWIHS_SR</a>;
<a name="l00366"></a>00366     status &amp;= pTwi-&gt;<a class="code" href="struct_twihs.html#a680a560cf577e3808bf452f4acc135b4" title="(Twihs Offset: 0x2C) Interrupt Mask Register">TWIHS_IMR</a>;
<a name="l00367"></a>00367 
<a name="l00368"></a>00368     <span class="keywordflow">return</span> status;
<a name="l00369"></a>00369 }
<a name="l00370"></a>00370 <span class="comment"></span>
<a name="l00371"></a>00371 <span class="comment">/**</span>
<a name="l00372"></a>00372 <span class="comment"> * \brief  Sends a STOP condition. STOP Condition is sent just after completing</span>
<a name="l00373"></a>00373 <span class="comment"> *  the current byte transmission in master read mode.</span>
<a name="l00374"></a>00374 <span class="comment"> * \param pTwi  Pointer to an Twihs instance.</span>
<a name="l00375"></a>00375 <span class="comment"> */</span>
<a name="l00376"></a><a class="code" href="twi_8c.html#ade1813a089ae27dac920fa1b07d46b94">00376</a> <span class="keywordtype">void</span> <a class="code" href="twi_8h.html#ade1813a089ae27dac920fa1b07d46b94" title="Sends a STOP condition. STOP Condition is sent just after completing the current byte transmission in...">TWI_SendSTOPCondition</a>(<a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> *pTwi)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     assert(pTwi != NULL);
<a name="l00379"></a>00379 
<a name="l00380"></a>00380     pTwi-&gt;<a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd" title="(Twihs Offset: 0x00) Control Register">TWIHS_CR</a> |= TWIHS_CR_STOP;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
