
ArduinoToSTM32_9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f10  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800201c  0800201c  0001201c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002094  08002094  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002094  08002094  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002094  08002094  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002094  08002094  00012094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002098  08002098  00012098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800209c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000070  0800210c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  0800210c  000200e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b0f  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000017a7  00000000  00000000  00029ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005c8  00000000  00000000  0002b350  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000520  00000000  00000000  0002b918  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014654  00000000  00000000  0002be38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005cb3  00000000  00000000  0004048c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b209  00000000  00000000  0004613f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b1348  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001950  00000000  00000000  000b13c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002004 	.word	0x08002004

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002004 	.word	0x08002004

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f929 	bl	80003b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 f9da 	bl	8001520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f933 	bl	8000402 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001b4:	f000 f909 	bl	80003ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000098 	.word	0x20000098

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000098 	.word	0x20000098

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000254:	b480      	push	{r7}
 8000256:	b085      	sub	sp, #20
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026a:	68ba      	ldr	r2, [r7, #8]
 800026c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000270:	4013      	ands	r3, r2
 8000272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800027c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000286:	4a04      	ldr	r2, [pc, #16]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <NVIC_GetPriorityGrouping+0x18>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	0a1b      	lsrs	r3, r3, #8
 80002a6:	f003 0307 	and.w	r3, r3, #7
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	6039      	str	r1, [r7, #0]
 80002c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da0b      	bge.n	80002e4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	490c      	ldr	r1, [pc, #48]	; (8000304 <NVIC_SetPriority+0x4c>)
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f003 030f 	and.w	r3, r3, #15
 80002d8:	3b04      	subs	r3, #4
 80002da:	0112      	lsls	r2, r2, #4
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	440b      	add	r3, r1
 80002e0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e2:	e009      	b.n	80002f8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e4:	683b      	ldr	r3, [r7, #0]
 80002e6:	b2da      	uxtb	r2, r3
 80002e8:	4907      	ldr	r1, [pc, #28]	; (8000308 <NVIC_SetPriority+0x50>)
 80002ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ee:	0112      	lsls	r2, r2, #4
 80002f0:	b2d2      	uxtb	r2, r2
 80002f2:	440b      	add	r3, r1
 80002f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002f8:	bf00      	nop
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	e000ed00 	.word	0xe000ed00
 8000308:	e000e100 	.word	0xe000e100

0800030c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800030c:	b480      	push	{r7}
 800030e:	b089      	sub	sp, #36	; 0x24
 8000310:	af00      	add	r7, sp, #0
 8000312:	60f8      	str	r0, [r7, #12]
 8000314:	60b9      	str	r1, [r7, #8]
 8000316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	f003 0307 	and.w	r3, r3, #7
 800031e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000320:	69fb      	ldr	r3, [r7, #28]
 8000322:	f1c3 0307 	rsb	r3, r3, #7
 8000326:	2b04      	cmp	r3, #4
 8000328:	bf28      	it	cs
 800032a:	2304      	movcs	r3, #4
 800032c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800032e:	69fb      	ldr	r3, [r7, #28]
 8000330:	3304      	adds	r3, #4
 8000332:	2b06      	cmp	r3, #6
 8000334:	d902      	bls.n	800033c <NVIC_EncodePriority+0x30>
 8000336:	69fb      	ldr	r3, [r7, #28]
 8000338:	3b03      	subs	r3, #3
 800033a:	e000      	b.n	800033e <NVIC_EncodePriority+0x32>
 800033c:	2300      	movs	r3, #0
 800033e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000340:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000344:	69bb      	ldr	r3, [r7, #24]
 8000346:	fa02 f303 	lsl.w	r3, r2, r3
 800034a:	43da      	mvns	r2, r3
 800034c:	68bb      	ldr	r3, [r7, #8]
 800034e:	401a      	ands	r2, r3
 8000350:	697b      	ldr	r3, [r7, #20]
 8000352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000354:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	43d9      	mvns	r1, r3
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000364:	4313      	orrs	r3, r2
         );
}
 8000366:	4618      	mov	r0, r3
 8000368:	3724      	adds	r7, #36	; 0x24
 800036a:	46bd      	mov	sp, r7
 800036c:	bc80      	pop	{r7}
 800036e:	4770      	bx	lr

08000370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	3b01      	subs	r3, #1
 800037c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000380:	d301      	bcc.n	8000386 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000382:	2301      	movs	r3, #1
 8000384:	e00f      	b.n	80003a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000386:	4a0a      	ldr	r2, [pc, #40]	; (80003b0 <SysTick_Config+0x40>)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	3b01      	subs	r3, #1
 800038c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800038e:	210f      	movs	r1, #15
 8000390:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000394:	f7ff ff90 	bl	80002b8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000398:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <SysTick_Config+0x40>)
 800039a:	2200      	movs	r2, #0
 800039c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800039e:	4b04      	ldr	r3, [pc, #16]	; (80003b0 <SysTick_Config+0x40>)
 80003a0:	2207      	movs	r2, #7
 80003a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a4:	2300      	movs	r3, #0
}
 80003a6:	4618      	mov	r0, r3
 80003a8:	3708      	adds	r7, #8
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	e000e010 	.word	0xe000e010

080003b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003bc:	6878      	ldr	r0, [r7, #4]
 80003be:	f7ff ff49 	bl	8000254 <NVIC_SetPriorityGrouping>
}
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}

080003ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ca:	b580      	push	{r7, lr}
 80003cc:	b086      	sub	sp, #24
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	4603      	mov	r3, r0
 80003d2:	60b9      	str	r1, [r7, #8]
 80003d4:	607a      	str	r2, [r7, #4]
 80003d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003d8:	2300      	movs	r3, #0
 80003da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003dc:	f7ff ff5e 	bl	800029c <NVIC_GetPriorityGrouping>
 80003e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	68b9      	ldr	r1, [r7, #8]
 80003e6:	6978      	ldr	r0, [r7, #20]
 80003e8:	f7ff ff90 	bl	800030c <NVIC_EncodePriority>
 80003ec:	4602      	mov	r2, r0
 80003ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f2:	4611      	mov	r1, r2
 80003f4:	4618      	mov	r0, r3
 80003f6:	f7ff ff5f 	bl	80002b8 <NVIC_SetPriority>
}
 80003fa:	bf00      	nop
 80003fc:	3718      	adds	r7, #24
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}

08000402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000402:	b580      	push	{r7, lr}
 8000404:	b082      	sub	sp, #8
 8000406:	af00      	add	r7, sp, #0
 8000408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040a:	6878      	ldr	r0, [r7, #4]
 800040c:	f7ff ffb0 	bl	8000370 <SysTick_Config>
 8000410:	4603      	mov	r3, r0
}
 8000412:	4618      	mov	r0, r3
 8000414:	3708      	adds	r7, #8
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800041c:	b480      	push	{r7}
 800041e:	b08b      	sub	sp, #44	; 0x2c
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000426:	2300      	movs	r3, #0
 8000428:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800042a:	2300      	movs	r3, #0
 800042c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800042e:	2300      	movs	r3, #0
 8000430:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000432:	2300      	movs	r3, #0
 8000434:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000436:	2300      	movs	r3, #0
 8000438:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800043a:	2300      	movs	r3, #0
 800043c:	627b      	str	r3, [r7, #36]	; 0x24
 800043e:	e127      	b.n	8000690 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000440:	2201      	movs	r2, #1
 8000442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000444:	fa02 f303 	lsl.w	r3, r2, r3
 8000448:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	69fa      	ldr	r2, [r7, #28]
 8000450:	4013      	ands	r3, r2
 8000452:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000454:	69ba      	ldr	r2, [r7, #24]
 8000456:	69fb      	ldr	r3, [r7, #28]
 8000458:	429a      	cmp	r2, r3
 800045a:	f040 8116 	bne.w	800068a <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	685b      	ldr	r3, [r3, #4]
 8000462:	2b12      	cmp	r3, #18
 8000464:	d034      	beq.n	80004d0 <HAL_GPIO_Init+0xb4>
 8000466:	2b12      	cmp	r3, #18
 8000468:	d80d      	bhi.n	8000486 <HAL_GPIO_Init+0x6a>
 800046a:	2b02      	cmp	r3, #2
 800046c:	d02b      	beq.n	80004c6 <HAL_GPIO_Init+0xaa>
 800046e:	2b02      	cmp	r3, #2
 8000470:	d804      	bhi.n	800047c <HAL_GPIO_Init+0x60>
 8000472:	2b00      	cmp	r3, #0
 8000474:	d031      	beq.n	80004da <HAL_GPIO_Init+0xbe>
 8000476:	2b01      	cmp	r3, #1
 8000478:	d01c      	beq.n	80004b4 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800047a:	e048      	b.n	800050e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800047c:	2b03      	cmp	r3, #3
 800047e:	d043      	beq.n	8000508 <HAL_GPIO_Init+0xec>
 8000480:	2b11      	cmp	r3, #17
 8000482:	d01b      	beq.n	80004bc <HAL_GPIO_Init+0xa0>
          break;
 8000484:	e043      	b.n	800050e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000486:	4a87      	ldr	r2, [pc, #540]	; (80006a4 <HAL_GPIO_Init+0x288>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d026      	beq.n	80004da <HAL_GPIO_Init+0xbe>
 800048c:	4a85      	ldr	r2, [pc, #532]	; (80006a4 <HAL_GPIO_Init+0x288>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d806      	bhi.n	80004a0 <HAL_GPIO_Init+0x84>
 8000492:	4a85      	ldr	r2, [pc, #532]	; (80006a8 <HAL_GPIO_Init+0x28c>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d020      	beq.n	80004da <HAL_GPIO_Init+0xbe>
 8000498:	4a84      	ldr	r2, [pc, #528]	; (80006ac <HAL_GPIO_Init+0x290>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d01d      	beq.n	80004da <HAL_GPIO_Init+0xbe>
          break;
 800049e:	e036      	b.n	800050e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80004a0:	4a83      	ldr	r2, [pc, #524]	; (80006b0 <HAL_GPIO_Init+0x294>)
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d019      	beq.n	80004da <HAL_GPIO_Init+0xbe>
 80004a6:	4a83      	ldr	r2, [pc, #524]	; (80006b4 <HAL_GPIO_Init+0x298>)
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d016      	beq.n	80004da <HAL_GPIO_Init+0xbe>
 80004ac:	4a82      	ldr	r2, [pc, #520]	; (80006b8 <HAL_GPIO_Init+0x29c>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d013      	beq.n	80004da <HAL_GPIO_Init+0xbe>
          break;
 80004b2:	e02c      	b.n	800050e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	68db      	ldr	r3, [r3, #12]
 80004b8:	623b      	str	r3, [r7, #32]
          break;
 80004ba:	e028      	b.n	800050e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	68db      	ldr	r3, [r3, #12]
 80004c0:	3304      	adds	r3, #4
 80004c2:	623b      	str	r3, [r7, #32]
          break;
 80004c4:	e023      	b.n	800050e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	68db      	ldr	r3, [r3, #12]
 80004ca:	3308      	adds	r3, #8
 80004cc:	623b      	str	r3, [r7, #32]
          break;
 80004ce:	e01e      	b.n	800050e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	68db      	ldr	r3, [r3, #12]
 80004d4:	330c      	adds	r3, #12
 80004d6:	623b      	str	r3, [r7, #32]
          break;
 80004d8:	e019      	b.n	800050e <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	689b      	ldr	r3, [r3, #8]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d102      	bne.n	80004e8 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004e2:	2304      	movs	r3, #4
 80004e4:	623b      	str	r3, [r7, #32]
          break;
 80004e6:	e012      	b.n	800050e <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d105      	bne.n	80004fc <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004f0:	2308      	movs	r3, #8
 80004f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	69fa      	ldr	r2, [r7, #28]
 80004f8:	611a      	str	r2, [r3, #16]
          break;
 80004fa:	e008      	b.n	800050e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004fc:	2308      	movs	r3, #8
 80004fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	69fa      	ldr	r2, [r7, #28]
 8000504:	615a      	str	r2, [r3, #20]
          break;
 8000506:	e002      	b.n	800050e <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000508:	2300      	movs	r3, #0
 800050a:	623b      	str	r3, [r7, #32]
          break;
 800050c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800050e:	69bb      	ldr	r3, [r7, #24]
 8000510:	2bff      	cmp	r3, #255	; 0xff
 8000512:	d801      	bhi.n	8000518 <HAL_GPIO_Init+0xfc>
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	e001      	b.n	800051c <HAL_GPIO_Init+0x100>
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	3304      	adds	r3, #4
 800051c:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800051e:	69bb      	ldr	r3, [r7, #24]
 8000520:	2bff      	cmp	r3, #255	; 0xff
 8000522:	d802      	bhi.n	800052a <HAL_GPIO_Init+0x10e>
 8000524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	e002      	b.n	8000530 <HAL_GPIO_Init+0x114>
 800052a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800052c:	3b08      	subs	r3, #8
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	210f      	movs	r1, #15
 8000538:	693b      	ldr	r3, [r7, #16]
 800053a:	fa01 f303 	lsl.w	r3, r1, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	401a      	ands	r2, r3
 8000542:	6a39      	ldr	r1, [r7, #32]
 8000544:	693b      	ldr	r3, [r7, #16]
 8000546:	fa01 f303 	lsl.w	r3, r1, r3
 800054a:	431a      	orrs	r2, r3
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000558:	2b00      	cmp	r3, #0
 800055a:	f000 8096 	beq.w	800068a <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800055e:	4b57      	ldr	r3, [pc, #348]	; (80006bc <HAL_GPIO_Init+0x2a0>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	4a56      	ldr	r2, [pc, #344]	; (80006bc <HAL_GPIO_Init+0x2a0>)
 8000564:	f043 0301 	orr.w	r3, r3, #1
 8000568:	6193      	str	r3, [r2, #24]
 800056a:	4b54      	ldr	r3, [pc, #336]	; (80006bc <HAL_GPIO_Init+0x2a0>)
 800056c:	699b      	ldr	r3, [r3, #24]
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000576:	4a52      	ldr	r2, [pc, #328]	; (80006c0 <HAL_GPIO_Init+0x2a4>)
 8000578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800057a:	089b      	lsrs	r3, r3, #2
 800057c:	3302      	adds	r3, #2
 800057e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000582:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000586:	f003 0303 	and.w	r3, r3, #3
 800058a:	009b      	lsls	r3, r3, #2
 800058c:	220f      	movs	r2, #15
 800058e:	fa02 f303 	lsl.w	r3, r2, r3
 8000592:	43db      	mvns	r3, r3
 8000594:	697a      	ldr	r2, [r7, #20]
 8000596:	4013      	ands	r3, r2
 8000598:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a49      	ldr	r2, [pc, #292]	; (80006c4 <HAL_GPIO_Init+0x2a8>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d013      	beq.n	80005ca <HAL_GPIO_Init+0x1ae>
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4a48      	ldr	r2, [pc, #288]	; (80006c8 <HAL_GPIO_Init+0x2ac>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d00d      	beq.n	80005c6 <HAL_GPIO_Init+0x1aa>
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4a47      	ldr	r2, [pc, #284]	; (80006cc <HAL_GPIO_Init+0x2b0>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d007      	beq.n	80005c2 <HAL_GPIO_Init+0x1a6>
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4a46      	ldr	r2, [pc, #280]	; (80006d0 <HAL_GPIO_Init+0x2b4>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d101      	bne.n	80005be <HAL_GPIO_Init+0x1a2>
 80005ba:	2303      	movs	r3, #3
 80005bc:	e006      	b.n	80005cc <HAL_GPIO_Init+0x1b0>
 80005be:	2304      	movs	r3, #4
 80005c0:	e004      	b.n	80005cc <HAL_GPIO_Init+0x1b0>
 80005c2:	2302      	movs	r3, #2
 80005c4:	e002      	b.n	80005cc <HAL_GPIO_Init+0x1b0>
 80005c6:	2301      	movs	r3, #1
 80005c8:	e000      	b.n	80005cc <HAL_GPIO_Init+0x1b0>
 80005ca:	2300      	movs	r3, #0
 80005cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005ce:	f002 0203 	and.w	r2, r2, #3
 80005d2:	0092      	lsls	r2, r2, #2
 80005d4:	4093      	lsls	r3, r2
 80005d6:	697a      	ldr	r2, [r7, #20]
 80005d8:	4313      	orrs	r3, r2
 80005da:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80005dc:	4938      	ldr	r1, [pc, #224]	; (80006c0 <HAL_GPIO_Init+0x2a4>)
 80005de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005e0:	089b      	lsrs	r3, r3, #2
 80005e2:	3302      	adds	r3, #2
 80005e4:	697a      	ldr	r2, [r7, #20]
 80005e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	685b      	ldr	r3, [r3, #4]
 80005ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d006      	beq.n	8000604 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005f6:	4b37      	ldr	r3, [pc, #220]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	4936      	ldr	r1, [pc, #216]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 80005fc:	69bb      	ldr	r3, [r7, #24]
 80005fe:	4313      	orrs	r3, r2
 8000600:	600b      	str	r3, [r1, #0]
 8000602:	e006      	b.n	8000612 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000604:	4b33      	ldr	r3, [pc, #204]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	69bb      	ldr	r3, [r7, #24]
 800060a:	43db      	mvns	r3, r3
 800060c:	4931      	ldr	r1, [pc, #196]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 800060e:	4013      	ands	r3, r2
 8000610:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800061a:	2b00      	cmp	r3, #0
 800061c:	d006      	beq.n	800062c <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800061e:	4b2d      	ldr	r3, [pc, #180]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000620:	685a      	ldr	r2, [r3, #4]
 8000622:	492c      	ldr	r1, [pc, #176]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	4313      	orrs	r3, r2
 8000628:	604b      	str	r3, [r1, #4]
 800062a:	e006      	b.n	800063a <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800062c:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 800062e:	685a      	ldr	r2, [r3, #4]
 8000630:	69bb      	ldr	r3, [r7, #24]
 8000632:	43db      	mvns	r3, r3
 8000634:	4927      	ldr	r1, [pc, #156]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000636:	4013      	ands	r3, r2
 8000638:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000642:	2b00      	cmp	r3, #0
 8000644:	d006      	beq.n	8000654 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000646:	4b23      	ldr	r3, [pc, #140]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000648:	689a      	ldr	r2, [r3, #8]
 800064a:	4922      	ldr	r1, [pc, #136]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 800064c:	69bb      	ldr	r3, [r7, #24]
 800064e:	4313      	orrs	r3, r2
 8000650:	608b      	str	r3, [r1, #8]
 8000652:	e006      	b.n	8000662 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000654:	4b1f      	ldr	r3, [pc, #124]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000656:	689a      	ldr	r2, [r3, #8]
 8000658:	69bb      	ldr	r3, [r7, #24]
 800065a:	43db      	mvns	r3, r3
 800065c:	491d      	ldr	r1, [pc, #116]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 800065e:	4013      	ands	r3, r2
 8000660:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800066a:	2b00      	cmp	r3, #0
 800066c:	d006      	beq.n	800067c <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800066e:	4b19      	ldr	r3, [pc, #100]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000670:	68da      	ldr	r2, [r3, #12]
 8000672:	4918      	ldr	r1, [pc, #96]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000674:	69bb      	ldr	r3, [r7, #24]
 8000676:	4313      	orrs	r3, r2
 8000678:	60cb      	str	r3, [r1, #12]
 800067a:	e006      	b.n	800068a <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800067c:	4b15      	ldr	r3, [pc, #84]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 800067e:	68da      	ldr	r2, [r3, #12]
 8000680:	69bb      	ldr	r3, [r7, #24]
 8000682:	43db      	mvns	r3, r3
 8000684:	4913      	ldr	r1, [pc, #76]	; (80006d4 <HAL_GPIO_Init+0x2b8>)
 8000686:	4013      	ands	r3, r2
 8000688:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800068a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800068c:	3301      	adds	r3, #1
 800068e:	627b      	str	r3, [r7, #36]	; 0x24
 8000690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000692:	2b0f      	cmp	r3, #15
 8000694:	f67f aed4 	bls.w	8000440 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000698:	bf00      	nop
 800069a:	372c      	adds	r7, #44	; 0x2c
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	10210000 	.word	0x10210000
 80006a8:	10110000 	.word	0x10110000
 80006ac:	10120000 	.word	0x10120000
 80006b0:	10310000 	.word	0x10310000
 80006b4:	10320000 	.word	0x10320000
 80006b8:	10220000 	.word	0x10220000
 80006bc:	40021000 	.word	0x40021000
 80006c0:	40010000 	.word	0x40010000
 80006c4:	40010800 	.word	0x40010800
 80006c8:	40010c00 	.word	0x40010c00
 80006cc:	40011000 	.word	0x40011000
 80006d0:	40011400 	.word	0x40011400
 80006d4:	40010400 	.word	0x40010400

080006d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b086      	sub	sp, #24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80006e0:	2300      	movs	r3, #0
 80006e2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f003 0301 	and.w	r3, r3, #1
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	f000 8087 	beq.w	8000800 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80006f2:	4b92      	ldr	r3, [pc, #584]	; (800093c <HAL_RCC_OscConfig+0x264>)
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	f003 030c 	and.w	r3, r3, #12
 80006fa:	2b04      	cmp	r3, #4
 80006fc:	d00c      	beq.n	8000718 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006fe:	4b8f      	ldr	r3, [pc, #572]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	f003 030c 	and.w	r3, r3, #12
 8000706:	2b08      	cmp	r3, #8
 8000708:	d112      	bne.n	8000730 <HAL_RCC_OscConfig+0x58>
 800070a:	4b8c      	ldr	r3, [pc, #560]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000716:	d10b      	bne.n	8000730 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000718:	4b88      	ldr	r3, [pc, #544]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000720:	2b00      	cmp	r3, #0
 8000722:	d06c      	beq.n	80007fe <HAL_RCC_OscConfig+0x126>
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d168      	bne.n	80007fe <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 800072c:	2301      	movs	r3, #1
 800072e:	e22d      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	685b      	ldr	r3, [r3, #4]
 8000734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000738:	d106      	bne.n	8000748 <HAL_RCC_OscConfig+0x70>
 800073a:	4b80      	ldr	r3, [pc, #512]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4a7f      	ldr	r2, [pc, #508]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000744:	6013      	str	r3, [r2, #0]
 8000746:	e02e      	b.n	80007a6 <HAL_RCC_OscConfig+0xce>
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d10c      	bne.n	800076a <HAL_RCC_OscConfig+0x92>
 8000750:	4b7a      	ldr	r3, [pc, #488]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a79      	ldr	r2, [pc, #484]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800075a:	6013      	str	r3, [r2, #0]
 800075c:	4b77      	ldr	r3, [pc, #476]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a76      	ldr	r2, [pc, #472]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000766:	6013      	str	r3, [r2, #0]
 8000768:	e01d      	b.n	80007a6 <HAL_RCC_OscConfig+0xce>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000772:	d10c      	bne.n	800078e <HAL_RCC_OscConfig+0xb6>
 8000774:	4b71      	ldr	r3, [pc, #452]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a70      	ldr	r2, [pc, #448]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800077a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800077e:	6013      	str	r3, [r2, #0]
 8000780:	4b6e      	ldr	r3, [pc, #440]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a6d      	ldr	r2, [pc, #436]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000786:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800078a:	6013      	str	r3, [r2, #0]
 800078c:	e00b      	b.n	80007a6 <HAL_RCC_OscConfig+0xce>
 800078e:	4b6b      	ldr	r3, [pc, #428]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4a6a      	ldr	r2, [pc, #424]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000794:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000798:	6013      	str	r3, [r2, #0]
 800079a:	4b68      	ldr	r3, [pc, #416]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a67      	ldr	r2, [pc, #412]	; (800093c <HAL_RCC_OscConfig+0x264>)
 80007a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007a4:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d013      	beq.n	80007d6 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007ae:	f7ff fd25 	bl	80001fc <HAL_GetTick>
 80007b2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007b4:	e008      	b.n	80007c8 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007b6:	f7ff fd21 	bl	80001fc <HAL_GetTick>
 80007ba:	4602      	mov	r2, r0
 80007bc:	693b      	ldr	r3, [r7, #16]
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	2b64      	cmp	r3, #100	; 0x64
 80007c2:	d901      	bls.n	80007c8 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80007c4:	2303      	movs	r3, #3
 80007c6:	e1e1      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007c8:	4b5c      	ldr	r3, [pc, #368]	; (800093c <HAL_RCC_OscConfig+0x264>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d0f0      	beq.n	80007b6 <HAL_RCC_OscConfig+0xde>
 80007d4:	e014      	b.n	8000800 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007d6:	f7ff fd11 	bl	80001fc <HAL_GetTick>
 80007da:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007dc:	e008      	b.n	80007f0 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007de:	f7ff fd0d 	bl	80001fc <HAL_GetTick>
 80007e2:	4602      	mov	r2, r0
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	1ad3      	subs	r3, r2, r3
 80007e8:	2b64      	cmp	r3, #100	; 0x64
 80007ea:	d901      	bls.n	80007f0 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80007ec:	2303      	movs	r3, #3
 80007ee:	e1cd      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007f0:	4b52      	ldr	r3, [pc, #328]	; (800093c <HAL_RCC_OscConfig+0x264>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d1f0      	bne.n	80007de <HAL_RCC_OscConfig+0x106>
 80007fc:	e000      	b.n	8000800 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007fe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f003 0302 	and.w	r3, r3, #2
 8000808:	2b00      	cmp	r3, #0
 800080a:	d063      	beq.n	80008d4 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800080c:	4b4b      	ldr	r3, [pc, #300]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	f003 030c 	and.w	r3, r3, #12
 8000814:	2b00      	cmp	r3, #0
 8000816:	d00b      	beq.n	8000830 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000818:	4b48      	ldr	r3, [pc, #288]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	f003 030c 	and.w	r3, r3, #12
 8000820:	2b08      	cmp	r3, #8
 8000822:	d11c      	bne.n	800085e <HAL_RCC_OscConfig+0x186>
 8000824:	4b45      	ldr	r3, [pc, #276]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800082c:	2b00      	cmp	r3, #0
 800082e:	d116      	bne.n	800085e <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000830:	4b42      	ldr	r3, [pc, #264]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f003 0302 	and.w	r3, r3, #2
 8000838:	2b00      	cmp	r3, #0
 800083a:	d005      	beq.n	8000848 <HAL_RCC_OscConfig+0x170>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	691b      	ldr	r3, [r3, #16]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d001      	beq.n	8000848 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000844:	2301      	movs	r3, #1
 8000846:	e1a1      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000848:	4b3c      	ldr	r3, [pc, #240]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	695b      	ldr	r3, [r3, #20]
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	4939      	ldr	r1, [pc, #228]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000858:	4313      	orrs	r3, r2
 800085a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800085c:	e03a      	b.n	80008d4 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	691b      	ldr	r3, [r3, #16]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d020      	beq.n	80008a8 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000866:	4b36      	ldr	r3, [pc, #216]	; (8000940 <HAL_RCC_OscConfig+0x268>)
 8000868:	2201      	movs	r2, #1
 800086a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800086c:	f7ff fcc6 	bl	80001fc <HAL_GetTick>
 8000870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000872:	e008      	b.n	8000886 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000874:	f7ff fcc2 	bl	80001fc <HAL_GetTick>
 8000878:	4602      	mov	r2, r0
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	2b02      	cmp	r3, #2
 8000880:	d901      	bls.n	8000886 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000882:	2303      	movs	r3, #3
 8000884:	e182      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000886:	4b2d      	ldr	r3, [pc, #180]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f003 0302 	and.w	r3, r3, #2
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0f0      	beq.n	8000874 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000892:	4b2a      	ldr	r3, [pc, #168]	; (800093c <HAL_RCC_OscConfig+0x264>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	695b      	ldr	r3, [r3, #20]
 800089e:	00db      	lsls	r3, r3, #3
 80008a0:	4926      	ldr	r1, [pc, #152]	; (800093c <HAL_RCC_OscConfig+0x264>)
 80008a2:	4313      	orrs	r3, r2
 80008a4:	600b      	str	r3, [r1, #0]
 80008a6:	e015      	b.n	80008d4 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80008a8:	4b25      	ldr	r3, [pc, #148]	; (8000940 <HAL_RCC_OscConfig+0x268>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ae:	f7ff fca5 	bl	80001fc <HAL_GetTick>
 80008b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008b4:	e008      	b.n	80008c8 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008b6:	f7ff fca1 	bl	80001fc <HAL_GetTick>
 80008ba:	4602      	mov	r2, r0
 80008bc:	693b      	ldr	r3, [r7, #16]
 80008be:	1ad3      	subs	r3, r2, r3
 80008c0:	2b02      	cmp	r3, #2
 80008c2:	d901      	bls.n	80008c8 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80008c4:	2303      	movs	r3, #3
 80008c6:	e161      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008c8:	4b1c      	ldr	r3, [pc, #112]	; (800093c <HAL_RCC_OscConfig+0x264>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f003 0302 	and.w	r3, r3, #2
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d1f0      	bne.n	80008b6 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f003 0308 	and.w	r3, r3, #8
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d039      	beq.n	8000954 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d019      	beq.n	800091c <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008e8:	4b16      	ldr	r3, [pc, #88]	; (8000944 <HAL_RCC_OscConfig+0x26c>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008ee:	f7ff fc85 	bl	80001fc <HAL_GetTick>
 80008f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008f4:	e008      	b.n	8000908 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008f6:	f7ff fc81 	bl	80001fc <HAL_GetTick>
 80008fa:	4602      	mov	r2, r0
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	2b02      	cmp	r3, #2
 8000902:	d901      	bls.n	8000908 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000904:	2303      	movs	r3, #3
 8000906:	e141      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <HAL_RCC_OscConfig+0x264>)
 800090a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090c:	f003 0302 	and.w	r3, r3, #2
 8000910:	2b00      	cmp	r3, #0
 8000912:	d0f0      	beq.n	80008f6 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000914:	2001      	movs	r0, #1
 8000916:	f000 fae3 	bl	8000ee0 <RCC_Delay>
 800091a:	e01b      	b.n	8000954 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800091c:	4b09      	ldr	r3, [pc, #36]	; (8000944 <HAL_RCC_OscConfig+0x26c>)
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000922:	f7ff fc6b 	bl	80001fc <HAL_GetTick>
 8000926:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000928:	e00e      	b.n	8000948 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800092a:	f7ff fc67 	bl	80001fc <HAL_GetTick>
 800092e:	4602      	mov	r2, r0
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	1ad3      	subs	r3, r2, r3
 8000934:	2b02      	cmp	r3, #2
 8000936:	d907      	bls.n	8000948 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000938:	2303      	movs	r3, #3
 800093a:	e127      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
 800093c:	40021000 	.word	0x40021000
 8000940:	42420000 	.word	0x42420000
 8000944:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000948:	4b92      	ldr	r3, [pc, #584]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 800094a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	2b00      	cmp	r3, #0
 8000952:	d1ea      	bne.n	800092a <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f003 0304 	and.w	r3, r3, #4
 800095c:	2b00      	cmp	r3, #0
 800095e:	f000 80a6 	beq.w	8000aae <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000962:	2300      	movs	r3, #0
 8000964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000966:	4b8b      	ldr	r3, [pc, #556]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000968:	69db      	ldr	r3, [r3, #28]
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	2b00      	cmp	r3, #0
 8000970:	d10d      	bne.n	800098e <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000972:	4b88      	ldr	r3, [pc, #544]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000974:	69db      	ldr	r3, [r3, #28]
 8000976:	4a87      	ldr	r2, [pc, #540]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800097c:	61d3      	str	r3, [r2, #28]
 800097e:	4b85      	ldr	r3, [pc, #532]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000980:	69db      	ldr	r3, [r3, #28]
 8000982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800098a:	2301      	movs	r3, #1
 800098c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800098e:	4b82      	ldr	r3, [pc, #520]	; (8000b98 <HAL_RCC_OscConfig+0x4c0>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000996:	2b00      	cmp	r3, #0
 8000998:	d118      	bne.n	80009cc <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800099a:	4b7f      	ldr	r3, [pc, #508]	; (8000b98 <HAL_RCC_OscConfig+0x4c0>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a7e      	ldr	r2, [pc, #504]	; (8000b98 <HAL_RCC_OscConfig+0x4c0>)
 80009a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80009a6:	f7ff fc29 	bl	80001fc <HAL_GetTick>
 80009aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009ac:	e008      	b.n	80009c0 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009ae:	f7ff fc25 	bl	80001fc <HAL_GetTick>
 80009b2:	4602      	mov	r2, r0
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	1ad3      	subs	r3, r2, r3
 80009b8:	2b64      	cmp	r3, #100	; 0x64
 80009ba:	d901      	bls.n	80009c0 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80009bc:	2303      	movs	r3, #3
 80009be:	e0e5      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009c0:	4b75      	ldr	r3, [pc, #468]	; (8000b98 <HAL_RCC_OscConfig+0x4c0>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d0f0      	beq.n	80009ae <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d106      	bne.n	80009e2 <HAL_RCC_OscConfig+0x30a>
 80009d4:	4b6f      	ldr	r3, [pc, #444]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 80009d6:	6a1b      	ldr	r3, [r3, #32]
 80009d8:	4a6e      	ldr	r2, [pc, #440]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	6213      	str	r3, [r2, #32]
 80009e0:	e02d      	b.n	8000a3e <HAL_RCC_OscConfig+0x366>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d10c      	bne.n	8000a04 <HAL_RCC_OscConfig+0x32c>
 80009ea:	4b6a      	ldr	r3, [pc, #424]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 80009ec:	6a1b      	ldr	r3, [r3, #32]
 80009ee:	4a69      	ldr	r2, [pc, #420]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 80009f0:	f023 0301 	bic.w	r3, r3, #1
 80009f4:	6213      	str	r3, [r2, #32]
 80009f6:	4b67      	ldr	r3, [pc, #412]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 80009f8:	6a1b      	ldr	r3, [r3, #32]
 80009fa:	4a66      	ldr	r2, [pc, #408]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 80009fc:	f023 0304 	bic.w	r3, r3, #4
 8000a00:	6213      	str	r3, [r2, #32]
 8000a02:	e01c      	b.n	8000a3e <HAL_RCC_OscConfig+0x366>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	2b05      	cmp	r3, #5
 8000a0a:	d10c      	bne.n	8000a26 <HAL_RCC_OscConfig+0x34e>
 8000a0c:	4b61      	ldr	r3, [pc, #388]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a0e:	6a1b      	ldr	r3, [r3, #32]
 8000a10:	4a60      	ldr	r2, [pc, #384]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	6213      	str	r3, [r2, #32]
 8000a18:	4b5e      	ldr	r3, [pc, #376]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a1a:	6a1b      	ldr	r3, [r3, #32]
 8000a1c:	4a5d      	ldr	r2, [pc, #372]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a1e:	f043 0301 	orr.w	r3, r3, #1
 8000a22:	6213      	str	r3, [r2, #32]
 8000a24:	e00b      	b.n	8000a3e <HAL_RCC_OscConfig+0x366>
 8000a26:	4b5b      	ldr	r3, [pc, #364]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a28:	6a1b      	ldr	r3, [r3, #32]
 8000a2a:	4a5a      	ldr	r2, [pc, #360]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a2c:	f023 0301 	bic.w	r3, r3, #1
 8000a30:	6213      	str	r3, [r2, #32]
 8000a32:	4b58      	ldr	r3, [pc, #352]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a34:	6a1b      	ldr	r3, [r3, #32]
 8000a36:	4a57      	ldr	r2, [pc, #348]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a38:	f023 0304 	bic.w	r3, r3, #4
 8000a3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	68db      	ldr	r3, [r3, #12]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d015      	beq.n	8000a72 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a46:	f7ff fbd9 	bl	80001fc <HAL_GetTick>
 8000a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a4c:	e00a      	b.n	8000a64 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a4e:	f7ff fbd5 	bl	80001fc <HAL_GetTick>
 8000a52:	4602      	mov	r2, r0
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d901      	bls.n	8000a64 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000a60:	2303      	movs	r3, #3
 8000a62:	e093      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a64:	4b4b      	ldr	r3, [pc, #300]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a66:	6a1b      	ldr	r3, [r3, #32]
 8000a68:	f003 0302 	and.w	r3, r3, #2
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d0ee      	beq.n	8000a4e <HAL_RCC_OscConfig+0x376>
 8000a70:	e014      	b.n	8000a9c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a72:	f7ff fbc3 	bl	80001fc <HAL_GetTick>
 8000a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a78:	e00a      	b.n	8000a90 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a7a:	f7ff fbbf 	bl	80001fc <HAL_GetTick>
 8000a7e:	4602      	mov	r2, r0
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d901      	bls.n	8000a90 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e07d      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a90:	4b40      	ldr	r3, [pc, #256]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	f003 0302 	and.w	r3, r3, #2
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d1ee      	bne.n	8000a7a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000a9c:	7dfb      	ldrb	r3, [r7, #23]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d105      	bne.n	8000aae <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000aa2:	4b3c      	ldr	r3, [pc, #240]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000aa4:	69db      	ldr	r3, [r3, #28]
 8000aa6:	4a3b      	ldr	r2, [pc, #236]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000aa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000aac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d069      	beq.n	8000b8a <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ab6:	4b37      	ldr	r3, [pc, #220]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	f003 030c 	and.w	r3, r3, #12
 8000abe:	2b08      	cmp	r3, #8
 8000ac0:	d061      	beq.n	8000b86 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	69db      	ldr	r3, [r3, #28]
 8000ac6:	2b02      	cmp	r3, #2
 8000ac8:	d146      	bne.n	8000b58 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000aca:	4b34      	ldr	r3, [pc, #208]	; (8000b9c <HAL_RCC_OscConfig+0x4c4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ad0:	f7ff fb94 	bl	80001fc <HAL_GetTick>
 8000ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ad6:	e008      	b.n	8000aea <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ad8:	f7ff fb90 	bl	80001fc <HAL_GetTick>
 8000adc:	4602      	mov	r2, r0
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d901      	bls.n	8000aea <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	e050      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aea:	4b2a      	ldr	r3, [pc, #168]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d1f0      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6a1b      	ldr	r3, [r3, #32]
 8000afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000afe:	d108      	bne.n	8000b12 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b00:	4b24      	ldr	r3, [pc, #144]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	4921      	ldr	r1, [pc, #132]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b12:	4b20      	ldr	r3, [pc, #128]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6a19      	ldr	r1, [r3, #32]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b22:	430b      	orrs	r3, r1
 8000b24:	491b      	ldr	r1, [pc, #108]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000b26:	4313      	orrs	r3, r2
 8000b28:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b2a:	4b1c      	ldr	r3, [pc, #112]	; (8000b9c <HAL_RCC_OscConfig+0x4c4>)
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b30:	f7ff fb64 	bl	80001fc <HAL_GetTick>
 8000b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b36:	e008      	b.n	8000b4a <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b38:	f7ff fb60 	bl	80001fc <HAL_GetTick>
 8000b3c:	4602      	mov	r2, r0
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d901      	bls.n	8000b4a <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000b46:	2303      	movs	r3, #3
 8000b48:	e020      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b4a:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d0f0      	beq.n	8000b38 <HAL_RCC_OscConfig+0x460>
 8000b56:	e018      	b.n	8000b8a <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b58:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <HAL_RCC_OscConfig+0x4c4>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b5e:	f7ff fb4d 	bl	80001fc <HAL_GetTick>
 8000b62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b64:	e008      	b.n	8000b78 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b66:	f7ff fb49 	bl	80001fc <HAL_GetTick>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d901      	bls.n	8000b78 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000b74:	2303      	movs	r3, #3
 8000b76:	e009      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_RCC_OscConfig+0x4bc>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d1f0      	bne.n	8000b66 <HAL_RCC_OscConfig+0x48e>
 8000b84:	e001      	b.n	8000b8a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e000      	b.n	8000b8c <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3718      	adds	r7, #24
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40021000 	.word	0x40021000
 8000b98:	40007000 	.word	0x40007000
 8000b9c:	42420060 	.word	0x42420060

08000ba0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000bae:	4b7e      	ldr	r3, [pc, #504]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0307 	and.w	r3, r3, #7
 8000bb6:	683a      	ldr	r2, [r7, #0]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d910      	bls.n	8000bde <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bbc:	4b7a      	ldr	r3, [pc, #488]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f023 0207 	bic.w	r2, r3, #7
 8000bc4:	4978      	ldr	r1, [pc, #480]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000bcc:	4b76      	ldr	r3, [pc, #472]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 0307 	and.w	r3, r3, #7
 8000bd4:	683a      	ldr	r2, [r7, #0]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d001      	beq.n	8000bde <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e0e0      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 0302 	and.w	r3, r3, #2
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d020      	beq.n	8000c2c <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d005      	beq.n	8000c02 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000bf6:	4b6d      	ldr	r3, [pc, #436]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	4a6c      	ldr	r2, [pc, #432]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000bfc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000c00:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f003 0308 	and.w	r3, r3, #8
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d005      	beq.n	8000c1a <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c0e:	4b67      	ldr	r3, [pc, #412]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	4a66      	ldr	r2, [pc, #408]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c14:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000c18:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c1a:	4b64      	ldr	r3, [pc, #400]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	689b      	ldr	r3, [r3, #8]
 8000c26:	4961      	ldr	r1, [pc, #388]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f003 0301 	and.w	r3, r3, #1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d06a      	beq.n	8000d0e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d107      	bne.n	8000c50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c40:	4b5a      	ldr	r3, [pc, #360]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d115      	bne.n	8000c78 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	e0a7      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d107      	bne.n	8000c68 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c58:	4b54      	ldr	r3, [pc, #336]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d109      	bne.n	8000c78 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000c64:	2301      	movs	r3, #1
 8000c66:	e09b      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c68:	4b50      	ldr	r3, [pc, #320]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0302 	and.w	r3, r3, #2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d101      	bne.n	8000c78 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	e093      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c78:	4b4c      	ldr	r3, [pc, #304]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f023 0203 	bic.w	r2, r3, #3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	4949      	ldr	r1, [pc, #292]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000c86:	4313      	orrs	r3, r2
 8000c88:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c8a:	f7ff fab7 	bl	80001fc <HAL_GetTick>
 8000c8e:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d112      	bne.n	8000cbe <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c98:	e00a      	b.n	8000cb0 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c9a:	f7ff faaf 	bl	80001fc <HAL_GetTick>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	1ad3      	subs	r3, r2, r3
 8000ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d901      	bls.n	8000cb0 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000cac:	2303      	movs	r3, #3
 8000cae:	e077      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cb0:	4b3e      	ldr	r3, [pc, #248]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f003 030c 	and.w	r3, r3, #12
 8000cb8:	2b04      	cmp	r3, #4
 8000cba:	d1ee      	bne.n	8000c9a <HAL_RCC_ClockConfig+0xfa>
 8000cbc:	e027      	b.n	8000d0e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d11d      	bne.n	8000d02 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000cc6:	e00a      	b.n	8000cde <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cc8:	f7ff fa98 	bl	80001fc <HAL_GetTick>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d901      	bls.n	8000cde <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	e060      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000cde:	4b33      	ldr	r3, [pc, #204]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 030c 	and.w	r3, r3, #12
 8000ce6:	2b08      	cmp	r3, #8
 8000ce8:	d1ee      	bne.n	8000cc8 <HAL_RCC_ClockConfig+0x128>
 8000cea:	e010      	b.n	8000d0e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cec:	f7ff fa86 	bl	80001fc <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d901      	bls.n	8000d02 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e04e      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d02:	4b2a      	ldr	r3, [pc, #168]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	f003 030c 	and.w	r3, r3, #12
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d1ee      	bne.n	8000cec <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d0e:	4b26      	ldr	r3, [pc, #152]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 0307 	and.w	r3, r3, #7
 8000d16:	683a      	ldr	r2, [r7, #0]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d210      	bcs.n	8000d3e <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d1c:	4b22      	ldr	r3, [pc, #136]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f023 0207 	bic.w	r2, r3, #7
 8000d24:	4920      	ldr	r1, [pc, #128]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	; (8000da8 <HAL_RCC_ClockConfig+0x208>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f003 0307 	and.w	r3, r3, #7
 8000d34:	683a      	ldr	r2, [r7, #0]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d001      	beq.n	8000d3e <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e030      	b.n	8000da0 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0304 	and.w	r3, r3, #4
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d008      	beq.n	8000d5c <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	4915      	ldr	r1, [pc, #84]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f003 0308 	and.w	r3, r3, #8
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d009      	beq.n	8000d7c <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d68:	4b10      	ldr	r3, [pc, #64]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	691b      	ldr	r3, [r3, #16]
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	490d      	ldr	r1, [pc, #52]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d7c:	f000 f81c 	bl	8000db8 <HAL_RCC_GetSysClockFreq>
 8000d80:	4601      	mov	r1, r0
 8000d82:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <HAL_RCC_ClockConfig+0x20c>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	091b      	lsrs	r3, r3, #4
 8000d88:	f003 030f 	and.w	r3, r3, #15
 8000d8c:	4a08      	ldr	r2, [pc, #32]	; (8000db0 <HAL_RCC_ClockConfig+0x210>)
 8000d8e:	5cd3      	ldrb	r3, [r2, r3]
 8000d90:	fa21 f303 	lsr.w	r3, r1, r3
 8000d94:	4a07      	ldr	r2, [pc, #28]	; (8000db4 <HAL_RCC_ClockConfig+0x214>)
 8000d96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f7ff f9ed 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40022000 	.word	0x40022000
 8000dac:	40021000 	.word	0x40021000
 8000db0:	08002048 	.word	0x08002048
 8000db4:	20000008 	.word	0x20000008

08000db8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000db8:	b490      	push	{r4, r7}
 8000dba:	b08a      	sub	sp, #40	; 0x28
 8000dbc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000dbe:	4b2a      	ldr	r3, [pc, #168]	; (8000e68 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000dc0:	1d3c      	adds	r4, r7, #4
 8000dc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000dc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000dc8:	4b28      	ldr	r3, [pc, #160]	; (8000e6c <HAL_RCC_GetSysClockFreq+0xb4>)
 8000dca:	881b      	ldrh	r3, [r3, #0]
 8000dcc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	61fb      	str	r3, [r7, #28]
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61bb      	str	r3, [r7, #24]
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000dde:	2300      	movs	r3, #0
 8000de0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000de2:	4b23      	ldr	r3, [pc, #140]	; (8000e70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	f003 030c 	and.w	r3, r3, #12
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	d002      	beq.n	8000df8 <HAL_RCC_GetSysClockFreq+0x40>
 8000df2:	2b08      	cmp	r3, #8
 8000df4:	d003      	beq.n	8000dfe <HAL_RCC_GetSysClockFreq+0x46>
 8000df6:	e02d      	b.n	8000e54 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000df8:	4b1e      	ldr	r3, [pc, #120]	; (8000e74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000dfa:	623b      	str	r3, [r7, #32]
      break;
 8000dfc:	e02d      	b.n	8000e5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	0c9b      	lsrs	r3, r3, #18
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e0a:	4413      	add	r3, r2
 8000e0c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e10:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d013      	beq.n	8000e44 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e1c:	4b14      	ldr	r3, [pc, #80]	; (8000e70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	0c5b      	lsrs	r3, r3, #17
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e2a:	4413      	add	r3, r2
 8000e2c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e30:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	4a0f      	ldr	r2, [pc, #60]	; (8000e74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e36:	fb02 f203 	mul.w	r2, r2, r3
 8000e3a:	69bb      	ldr	r3, [r7, #24]
 8000e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
 8000e42:	e004      	b.n	8000e4e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	4a0c      	ldr	r2, [pc, #48]	; (8000e78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000e48:	fb02 f303 	mul.w	r3, r2, r3
 8000e4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	623b      	str	r3, [r7, #32]
      break;
 8000e52:	e002      	b.n	8000e5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000e54:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e56:	623b      	str	r3, [r7, #32]
      break;
 8000e58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e5a:	6a3b      	ldr	r3, [r7, #32]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3728      	adds	r7, #40	; 0x28
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bc90      	pop	{r4, r7}
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	0800201c 	.word	0x0800201c
 8000e6c:	0800202c 	.word	0x0800202c
 8000e70:	40021000 	.word	0x40021000
 8000e74:	007a1200 	.word	0x007a1200
 8000e78:	003d0900 	.word	0x003d0900

08000e7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000e80:	4b02      	ldr	r3, [pc, #8]	; (8000e8c <HAL_RCC_GetHCLKFreq+0x10>)
 8000e82:	681b      	ldr	r3, [r3, #0]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr
 8000e8c:	20000008 	.word	0x20000008

08000e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000e94:	f7ff fff2 	bl	8000e7c <HAL_RCC_GetHCLKFreq>
 8000e98:	4601      	mov	r1, r0
 8000e9a:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	0a1b      	lsrs	r3, r3, #8
 8000ea0:	f003 0307 	and.w	r3, r3, #7
 8000ea4:	4a03      	ldr	r2, [pc, #12]	; (8000eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000ea6:	5cd3      	ldrb	r3, [r2, r3]
 8000ea8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8000eac:	4618      	mov	r0, r3
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	08002058 	.word	0x08002058

08000eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000ebc:	f7ff ffde 	bl	8000e7c <HAL_RCC_GetHCLKFreq>
 8000ec0:	4601      	mov	r1, r0
 8000ec2:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	0adb      	lsrs	r3, r3, #11
 8000ec8:	f003 0307 	and.w	r3, r3, #7
 8000ecc:	4a03      	ldr	r2, [pc, #12]	; (8000edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8000ece:	5cd3      	ldrb	r3, [r2, r3]
 8000ed0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	08002058 	.word	0x08002058

08000ee0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <RCC_Delay+0x34>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a0a      	ldr	r2, [pc, #40]	; (8000f18 <RCC_Delay+0x38>)
 8000eee:	fba2 2303 	umull	r2, r3, r2, r3
 8000ef2:	0a5b      	lsrs	r3, r3, #9
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	fb02 f303 	mul.w	r3, r2, r3
 8000efa:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000efc:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	1e5a      	subs	r2, r3, #1
 8000f02:	60fa      	str	r2, [r7, #12]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1f9      	bne.n	8000efc <RCC_Delay+0x1c>
}
 8000f08:	bf00      	nop
 8000f0a:	3714      	adds	r7, #20
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20000008 	.word	0x20000008
 8000f18:	10624dd3 	.word	0x10624dd3

08000f1c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d101      	bne.n	8000f2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e03f      	b.n	8000fae <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d106      	bne.n	8000f48 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f000 fb1e 	bl	8001584 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2224      	movs	r2, #36	; 0x24
 8000f4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	68da      	ldr	r2, [r3, #12]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000f5e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f000 f90b 	bl	800117c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	691a      	ldr	r2, [r3, #16]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000f74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	695a      	ldr	r2, [r3, #20]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000f84:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	68da      	ldr	r2, [r3, #12]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000f94:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2220      	movs	r2, #32
 8000fa0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2220      	movs	r2, #32
 8000fa8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b088      	sub	sp, #32
 8000fba:	af02      	add	r7, sp, #8
 8000fbc:	60f8      	str	r0, [r7, #12]
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	603b      	str	r3, [r7, #0]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b20      	cmp	r3, #32
 8000fd4:	f040 8083 	bne.w	80010de <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d002      	beq.n	8000fe4 <HAL_UART_Transmit+0x2e>
 8000fde:	88fb      	ldrh	r3, [r7, #6]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d101      	bne.n	8000fe8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e07b      	b.n	80010e0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d101      	bne.n	8000ff6 <HAL_UART_Transmit+0x40>
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	e074      	b.n	80010e0 <HAL_UART_Transmit+0x12a>
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2200      	movs	r2, #0
 8001002:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	2221      	movs	r2, #33	; 0x21
 8001008:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800100c:	f7ff f8f6 	bl	80001fc <HAL_GetTick>
 8001010:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	88fa      	ldrh	r2, [r7, #6]
 8001016:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	88fa      	ldrh	r2, [r7, #6]
 800101c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800101e:	e042      	b.n	80010a6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001024:	b29b      	uxth	r3, r3
 8001026:	3b01      	subs	r3, #1
 8001028:	b29a      	uxth	r2, r3
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001036:	d122      	bne.n	800107e <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	2200      	movs	r2, #0
 8001040:	2180      	movs	r1, #128	; 0x80
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f000 f850 	bl	80010e8 <UART_WaitOnFlagUntilTimeout>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e046      	b.n	80010e0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	881b      	ldrh	r3, [r3, #0]
 800105a:	461a      	mov	r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001064:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d103      	bne.n	8001076 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	3302      	adds	r3, #2
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	e017      	b.n	80010a6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	3301      	adds	r3, #1
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	e013      	b.n	80010a6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	2200      	movs	r2, #0
 8001086:	2180      	movs	r1, #128	; 0x80
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f000 f82d 	bl	80010e8 <UART_WaitOnFlagUntilTimeout>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001094:	2303      	movs	r3, #3
 8001096:	e023      	b.n	80010e0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	1c5a      	adds	r2, r3, #1
 800109c:	60ba      	str	r2, [r7, #8]
 800109e:	781a      	ldrb	r2, [r3, #0]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1b7      	bne.n	8001020 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	2200      	movs	r2, #0
 80010b8:	2140      	movs	r1, #64	; 0x40
 80010ba:	68f8      	ldr	r0, [r7, #12]
 80010bc:	f000 f814 	bl	80010e8 <UART_WaitOnFlagUntilTimeout>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e00a      	b.n	80010e0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2220      	movs	r2, #32
 80010ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	e000      	b.n	80010e0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80010de:	2302      	movs	r3, #2
  }
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	603b      	str	r3, [r7, #0]
 80010f4:	4613      	mov	r3, r2
 80010f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80010f8:	e02c      	b.n	8001154 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001100:	d028      	beq.n	8001154 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d007      	beq.n	8001118 <UART_WaitOnFlagUntilTimeout+0x30>
 8001108:	f7ff f878 	bl	80001fc <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	429a      	cmp	r2, r3
 8001116:	d21d      	bcs.n	8001154 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001126:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	695a      	ldr	r2, [r3, #20]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0201 	bic.w	r2, r2, #1
 8001136:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	2220      	movs	r2, #32
 800113c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2220      	movs	r2, #32
 8001144:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2200      	movs	r2, #0
 800114c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e00f      	b.n	8001174 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	4013      	ands	r3, r2
 800115e:	68ba      	ldr	r2, [r7, #8]
 8001160:	429a      	cmp	r2, r3
 8001162:	bf0c      	ite	eq
 8001164:	2301      	moveq	r3, #1
 8001166:	2300      	movne	r3, #0
 8001168:	b2db      	uxtb	r3, r3
 800116a:	461a      	mov	r2, r3
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	429a      	cmp	r2, r3
 8001170:	d0c3      	beq.n	80010fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	691b      	ldr	r3, [r3, #16]
 800118e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	68da      	ldr	r2, [r3, #12]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	430a      	orrs	r2, r1
 800119c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689a      	ldr	r2, [r3, #8]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	691b      	ldr	r3, [r3, #16]
 80011a6:	431a      	orrs	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	695b      	ldr	r3, [r3, #20]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	68fa      	ldr	r2, [r7, #12]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80011be:	f023 030c 	bic.w	r3, r3, #12
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	6812      	ldr	r2, [r2, #0]
 80011c6:	68f9      	ldr	r1, [r7, #12]
 80011c8:	430b      	orrs	r3, r1
 80011ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	699a      	ldr	r2, [r3, #24]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	430a      	orrs	r2, r1
 80011e0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a6f      	ldr	r2, [pc, #444]	; (80013a4 <UART_SetConfig+0x228>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d16b      	bne.n	80012c4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80011ec:	f7ff fe64 	bl	8000eb8 <HAL_RCC_GetPCLK2Freq>
 80011f0:	4602      	mov	r2, r0
 80011f2:	4613      	mov	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	009a      	lsls	r2, r3, #2
 80011fa:	441a      	add	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	fbb2 f3f3 	udiv	r3, r2, r3
 8001206:	4a68      	ldr	r2, [pc, #416]	; (80013a8 <UART_SetConfig+0x22c>)
 8001208:	fba2 2303 	umull	r2, r3, r2, r3
 800120c:	095b      	lsrs	r3, r3, #5
 800120e:	011c      	lsls	r4, r3, #4
 8001210:	f7ff fe52 	bl	8000eb8 <HAL_RCC_GetPCLK2Freq>
 8001214:	4602      	mov	r2, r0
 8001216:	4613      	mov	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	009a      	lsls	r2, r3, #2
 800121e:	441a      	add	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	fbb2 f5f3 	udiv	r5, r2, r3
 800122a:	f7ff fe45 	bl	8000eb8 <HAL_RCC_GetPCLK2Freq>
 800122e:	4602      	mov	r2, r0
 8001230:	4613      	mov	r3, r2
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4413      	add	r3, r2
 8001236:	009a      	lsls	r2, r3, #2
 8001238:	441a      	add	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	fbb2 f3f3 	udiv	r3, r2, r3
 8001244:	4a58      	ldr	r2, [pc, #352]	; (80013a8 <UART_SetConfig+0x22c>)
 8001246:	fba2 2303 	umull	r2, r3, r2, r3
 800124a:	095b      	lsrs	r3, r3, #5
 800124c:	2264      	movs	r2, #100	; 0x64
 800124e:	fb02 f303 	mul.w	r3, r2, r3
 8001252:	1aeb      	subs	r3, r5, r3
 8001254:	011b      	lsls	r3, r3, #4
 8001256:	3332      	adds	r3, #50	; 0x32
 8001258:	4a53      	ldr	r2, [pc, #332]	; (80013a8 <UART_SetConfig+0x22c>)
 800125a:	fba2 2303 	umull	r2, r3, r2, r3
 800125e:	095b      	lsrs	r3, r3, #5
 8001260:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001264:	441c      	add	r4, r3
 8001266:	f7ff fe27 	bl	8000eb8 <HAL_RCC_GetPCLK2Freq>
 800126a:	4602      	mov	r2, r0
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	009a      	lsls	r2, r3, #2
 8001274:	441a      	add	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	fbb2 f5f3 	udiv	r5, r2, r3
 8001280:	f7ff fe1a 	bl	8000eb8 <HAL_RCC_GetPCLK2Freq>
 8001284:	4602      	mov	r2, r0
 8001286:	4613      	mov	r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	4413      	add	r3, r2
 800128c:	009a      	lsls	r2, r3, #2
 800128e:	441a      	add	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	fbb2 f3f3 	udiv	r3, r2, r3
 800129a:	4a43      	ldr	r2, [pc, #268]	; (80013a8 <UART_SetConfig+0x22c>)
 800129c:	fba2 2303 	umull	r2, r3, r2, r3
 80012a0:	095b      	lsrs	r3, r3, #5
 80012a2:	2264      	movs	r2, #100	; 0x64
 80012a4:	fb02 f303 	mul.w	r3, r2, r3
 80012a8:	1aeb      	subs	r3, r5, r3
 80012aa:	011b      	lsls	r3, r3, #4
 80012ac:	3332      	adds	r3, #50	; 0x32
 80012ae:	4a3e      	ldr	r2, [pc, #248]	; (80013a8 <UART_SetConfig+0x22c>)
 80012b0:	fba2 2303 	umull	r2, r3, r2, r3
 80012b4:	095b      	lsrs	r3, r3, #5
 80012b6:	f003 020f 	and.w	r2, r3, #15
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4422      	add	r2, r4
 80012c0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80012c2:	e06a      	b.n	800139a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012c4:	f7ff fde4 	bl	8000e90 <HAL_RCC_GetPCLK1Freq>
 80012c8:	4602      	mov	r2, r0
 80012ca:	4613      	mov	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	009a      	lsls	r2, r3, #2
 80012d2:	441a      	add	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	fbb2 f3f3 	udiv	r3, r2, r3
 80012de:	4a32      	ldr	r2, [pc, #200]	; (80013a8 <UART_SetConfig+0x22c>)
 80012e0:	fba2 2303 	umull	r2, r3, r2, r3
 80012e4:	095b      	lsrs	r3, r3, #5
 80012e6:	011c      	lsls	r4, r3, #4
 80012e8:	f7ff fdd2 	bl	8000e90 <HAL_RCC_GetPCLK1Freq>
 80012ec:	4602      	mov	r2, r0
 80012ee:	4613      	mov	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	009a      	lsls	r2, r3, #2
 80012f6:	441a      	add	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	fbb2 f5f3 	udiv	r5, r2, r3
 8001302:	f7ff fdc5 	bl	8000e90 <HAL_RCC_GetPCLK1Freq>
 8001306:	4602      	mov	r2, r0
 8001308:	4613      	mov	r3, r2
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	4413      	add	r3, r2
 800130e:	009a      	lsls	r2, r3, #2
 8001310:	441a      	add	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	fbb2 f3f3 	udiv	r3, r2, r3
 800131c:	4a22      	ldr	r2, [pc, #136]	; (80013a8 <UART_SetConfig+0x22c>)
 800131e:	fba2 2303 	umull	r2, r3, r2, r3
 8001322:	095b      	lsrs	r3, r3, #5
 8001324:	2264      	movs	r2, #100	; 0x64
 8001326:	fb02 f303 	mul.w	r3, r2, r3
 800132a:	1aeb      	subs	r3, r5, r3
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	3332      	adds	r3, #50	; 0x32
 8001330:	4a1d      	ldr	r2, [pc, #116]	; (80013a8 <UART_SetConfig+0x22c>)
 8001332:	fba2 2303 	umull	r2, r3, r2, r3
 8001336:	095b      	lsrs	r3, r3, #5
 8001338:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800133c:	441c      	add	r4, r3
 800133e:	f7ff fda7 	bl	8000e90 <HAL_RCC_GetPCLK1Freq>
 8001342:	4602      	mov	r2, r0
 8001344:	4613      	mov	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	009a      	lsls	r2, r3, #2
 800134c:	441a      	add	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	fbb2 f5f3 	udiv	r5, r2, r3
 8001358:	f7ff fd9a 	bl	8000e90 <HAL_RCC_GetPCLK1Freq>
 800135c:	4602      	mov	r2, r0
 800135e:	4613      	mov	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	009a      	lsls	r2, r3, #2
 8001366:	441a      	add	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001372:	4a0d      	ldr	r2, [pc, #52]	; (80013a8 <UART_SetConfig+0x22c>)
 8001374:	fba2 2303 	umull	r2, r3, r2, r3
 8001378:	095b      	lsrs	r3, r3, #5
 800137a:	2264      	movs	r2, #100	; 0x64
 800137c:	fb02 f303 	mul.w	r3, r2, r3
 8001380:	1aeb      	subs	r3, r5, r3
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	3332      	adds	r3, #50	; 0x32
 8001386:	4a08      	ldr	r2, [pc, #32]	; (80013a8 <UART_SetConfig+0x22c>)
 8001388:	fba2 2303 	umull	r2, r3, r2, r3
 800138c:	095b      	lsrs	r3, r3, #5
 800138e:	f003 020f 	and.w	r2, r3, #15
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4422      	add	r2, r4
 8001398:	609a      	str	r2, [r3, #8]
}
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bdb0      	pop	{r4, r5, r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40013800 	.word	0x40013800
 80013a8:	51eb851f 	.word	0x51eb851f

080013ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	; 0x28
 80013b0:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b2:	f7fe fecb 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b6:	f000 f831 	bl	800141c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ba:	f000 f895 	bl	80014e8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80013be:	f000 f869 	bl	8001494 <MX_USART1_UART_Init>

	char sprintfBuffer[30];

	uint8_t stringSize;

	uint8_t contador = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	int8_t contadorS = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


  while (1)
  {

		stringSize = sprintf(sprintfBuffer,
 80013ce:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80013d2:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80013d6:	1d38      	adds	r0, r7, #4
 80013d8:	490e      	ldr	r1, [pc, #56]	; (8001414 <main+0x68>)
 80013da:	f000 fa01 	bl	80017e0 <siprintf>
 80013de:	4603      	mov	r3, r0
 80013e0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				"Contador: %u , %i \r\n", contador,
				contadorS);
		HAL_UART_Transmit(&huart1, sprintfBuffer, stringSize, 100);
 80013e4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	1d39      	adds	r1, r7, #4
 80013ec:	2364      	movs	r3, #100	; 0x64
 80013ee:	480a      	ldr	r0, [pc, #40]	; (8001418 <main+0x6c>)
 80013f0:	f7ff fde1 	bl	8000fb6 <HAL_UART_Transmit>
		HAL_Delay(100);
 80013f4:	2064      	movs	r0, #100	; 0x64
 80013f6:	f7fe ff0b 	bl	8000210 <HAL_Delay>
		contador++;
 80013fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013fe:	3301      	adds	r3, #1
 8001400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		contadorS--;
 8001404:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001408:	b2db      	uxtb	r3, r3
 800140a:	3b01      	subs	r3, #1
 800140c:	b2db      	uxtb	r3, r3
 800140e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		stringSize = sprintf(sprintfBuffer,
 8001412:	e7dc      	b.n	80013ce <main+0x22>
 8001414:	08002030 	.word	0x08002030
 8001418:	2000009c 	.word	0x2000009c

0800141c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b090      	sub	sp, #64	; 0x40
 8001420:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001422:	f107 0318 	add.w	r3, r7, #24
 8001426:	2228      	movs	r2, #40	; 0x28
 8001428:	2100      	movs	r1, #0
 800142a:	4618      	mov	r0, r3
 800142c:	f000 f9d0 	bl	80017d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001430:	1d3b      	adds	r3, r7, #4
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	60da      	str	r2, [r3, #12]
 800143c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800143e:	2302      	movs	r3, #2
 8001440:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001442:	2301      	movs	r3, #1
 8001444:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001446:	2310      	movs	r3, #16
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800144a:	2300      	movs	r3, #0
 800144c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800144e:	f107 0318 	add.w	r3, r7, #24
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff f940 	bl	80006d8 <HAL_RCC_OscConfig>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800145e:	f000 f859 	bl	8001514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001462:	230f      	movs	r3, #15
 8001464:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001466:	2300      	movs	r3, #0
 8001468:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2100      	movs	r1, #0
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fb90 	bl	8000ba0 <HAL_RCC_ClockConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001486:	f000 f845 	bl	8001514 <Error_Handler>
  }
}
 800148a:	bf00      	nop
 800148c:	3740      	adds	r7, #64	; 0x40
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 800149a:	4a12      	ldr	r2, [pc, #72]	; (80014e4 <MX_USART1_UART_Init+0x50>)
 800149c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800149e:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014b8:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014ba:	220c      	movs	r2, #12
 80014bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014be:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014ca:	4805      	ldr	r0, [pc, #20]	; (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014cc:	f7ff fd26 	bl	8000f1c <HAL_UART_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014d6:	f000 f81d 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	2000009c 	.word	0x2000009c
 80014e4:	40013800 	.word	0x40013800

080014e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ee:	4b08      	ldr	r3, [pc, #32]	; (8001510 <MX_GPIO_Init+0x28>)
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	4a07      	ldr	r2, [pc, #28]	; (8001510 <MX_GPIO_Init+0x28>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	6193      	str	r3, [r2, #24]
 80014fa:	4b05      	ldr	r3, [pc, #20]	; (8001510 <MX_GPIO_Init+0x28>)
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]

}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr
 8001510:	40021000 	.word	0x40021000

08001514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr

08001520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <HAL_MspInit+0x5c>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	4a14      	ldr	r2, [pc, #80]	; (800157c <HAL_MspInit+0x5c>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6193      	str	r3, [r2, #24]
 8001532:	4b12      	ldr	r3, [pc, #72]	; (800157c <HAL_MspInit+0x5c>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <HAL_MspInit+0x5c>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	4a0e      	ldr	r2, [pc, #56]	; (800157c <HAL_MspInit+0x5c>)
 8001544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001548:	61d3      	str	r3, [r2, #28]
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <HAL_MspInit+0x5c>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <HAL_MspInit+0x60>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	4a04      	ldr	r2, [pc, #16]	; (8001580 <HAL_MspInit+0x60>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	40021000 	.word	0x40021000
 8001580:	40010000 	.word	0x40010000

08001584 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 0310 	add.w	r3, r7, #16
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a1c      	ldr	r2, [pc, #112]	; (8001610 <HAL_UART_MspInit+0x8c>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d131      	bne.n	8001608 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015a4:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <HAL_UART_MspInit+0x90>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a1a      	ldr	r2, [pc, #104]	; (8001614 <HAL_UART_MspInit+0x90>)
 80015aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b18      	ldr	r3, [pc, #96]	; (8001614 <HAL_UART_MspInit+0x90>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015bc:	4b15      	ldr	r3, [pc, #84]	; (8001614 <HAL_UART_MspInit+0x90>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a14      	ldr	r2, [pc, #80]	; (8001614 <HAL_UART_MspInit+0x90>)
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <HAL_UART_MspInit+0x90>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015de:	2303      	movs	r3, #3
 80015e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	4619      	mov	r1, r3
 80015e8:	480b      	ldr	r0, [pc, #44]	; (8001618 <HAL_UART_MspInit+0x94>)
 80015ea:	f7fe ff17 	bl	800041c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	4619      	mov	r1, r3
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <HAL_UART_MspInit+0x94>)
 8001604:	f7fe ff0a 	bl	800041c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001608:	bf00      	nop
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40013800 	.word	0x40013800
 8001614:	40021000 	.word	0x40021000
 8001618:	40010800 	.word	0x40010800

0800161c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr

08001628 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162c:	e7fe      	b.n	800162c <HardFault_Handler+0x4>

0800162e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800162e:	b480      	push	{r7}
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001632:	e7fe      	b.n	8001632 <MemManage_Handler+0x4>

08001634 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001638:	e7fe      	b.n	8001638 <BusFault_Handler+0x4>

0800163a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <UsageFault_Handler+0x4>

08001640 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001668:	f7fe fdb6 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}

08001670 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001678:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <_sbrk+0x50>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <_sbrk+0x16>
		heap_end = &end;
 8001680:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <_sbrk+0x50>)
 8001682:	4a10      	ldr	r2, [pc, #64]	; (80016c4 <_sbrk+0x54>)
 8001684:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001686:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <_sbrk+0x50>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <_sbrk+0x50>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4413      	add	r3, r2
 8001694:	466a      	mov	r2, sp
 8001696:	4293      	cmp	r3, r2
 8001698:	d907      	bls.n	80016aa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800169a:	f000 f86f 	bl	800177c <__errno>
 800169e:	4602      	mov	r2, r0
 80016a0:	230c      	movs	r3, #12
 80016a2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016a8:	e006      	b.n	80016b8 <_sbrk+0x48>
	}

	heap_end += incr;
 80016aa:	4b05      	ldr	r3, [pc, #20]	; (80016c0 <_sbrk+0x50>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	4a03      	ldr	r2, [pc, #12]	; (80016c0 <_sbrk+0x50>)
 80016b4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80016b6:	68fb      	ldr	r3, [r7, #12]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	2000008c 	.word	0x2000008c
 80016c4:	200000e0 	.word	0x200000e0

080016c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80016cc:	4b15      	ldr	r3, [pc, #84]	; (8001724 <SystemInit+0x5c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a14      	ldr	r2, [pc, #80]	; (8001724 <SystemInit+0x5c>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80016d8:	4b12      	ldr	r3, [pc, #72]	; (8001724 <SystemInit+0x5c>)
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	4911      	ldr	r1, [pc, #68]	; (8001724 <SystemInit+0x5c>)
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <SystemInit+0x60>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80016e4:	4b0f      	ldr	r3, [pc, #60]	; (8001724 <SystemInit+0x5c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a0e      	ldr	r2, [pc, #56]	; (8001724 <SystemInit+0x5c>)
 80016ea:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80016ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016f2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016f4:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <SystemInit+0x5c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <SystemInit+0x5c>)
 80016fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016fe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <SystemInit+0x5c>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	4a07      	ldr	r2, [pc, #28]	; (8001724 <SystemInit+0x5c>)
 8001706:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800170a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <SystemInit+0x5c>)
 800170e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001712:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001714:	4b05      	ldr	r3, [pc, #20]	; (800172c <SystemInit+0x64>)
 8001716:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800171a:	609a      	str	r2, [r3, #8]
#endif 
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr
 8001724:	40021000 	.word	0x40021000
 8001728:	f8ff0000 	.word	0xf8ff0000
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001730:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001732:	e003      	b.n	800173c <LoopCopyDataInit>

08001734 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001734:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001736:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001738:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800173a:	3104      	adds	r1, #4

0800173c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800173c:	480a      	ldr	r0, [pc, #40]	; (8001768 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800173e:	4b0b      	ldr	r3, [pc, #44]	; (800176c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001740:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001742:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001744:	d3f6      	bcc.n	8001734 <CopyDataInit>
  ldr r2, =_sbss
 8001746:	4a0a      	ldr	r2, [pc, #40]	; (8001770 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001748:	e002      	b.n	8001750 <LoopFillZerobss>

0800174a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800174a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800174c:	f842 3b04 	str.w	r3, [r2], #4

08001750 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001752:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001754:	d3f9      	bcc.n	800174a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001756:	f7ff ffb7 	bl	80016c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800175a:	f000 f815 	bl	8001788 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800175e:	f7ff fe25 	bl	80013ac <main>
  bx lr
 8001762:	4770      	bx	lr
  ldr r3, =_sidata
 8001764:	0800209c 	.word	0x0800209c
  ldr r0, =_sdata
 8001768:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800176c:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001770:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001774:	200000e0 	.word	0x200000e0

08001778 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001778:	e7fe      	b.n	8001778 <ADC1_2_IRQHandler>
	...

0800177c <__errno>:
 800177c:	4b01      	ldr	r3, [pc, #4]	; (8001784 <__errno+0x8>)
 800177e:	6818      	ldr	r0, [r3, #0]
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	2000000c 	.word	0x2000000c

08001788 <__libc_init_array>:
 8001788:	b570      	push	{r4, r5, r6, lr}
 800178a:	2500      	movs	r5, #0
 800178c:	4e0c      	ldr	r6, [pc, #48]	; (80017c0 <__libc_init_array+0x38>)
 800178e:	4c0d      	ldr	r4, [pc, #52]	; (80017c4 <__libc_init_array+0x3c>)
 8001790:	1ba4      	subs	r4, r4, r6
 8001792:	10a4      	asrs	r4, r4, #2
 8001794:	42a5      	cmp	r5, r4
 8001796:	d109      	bne.n	80017ac <__libc_init_array+0x24>
 8001798:	f000 fc34 	bl	8002004 <_init>
 800179c:	2500      	movs	r5, #0
 800179e:	4e0a      	ldr	r6, [pc, #40]	; (80017c8 <__libc_init_array+0x40>)
 80017a0:	4c0a      	ldr	r4, [pc, #40]	; (80017cc <__libc_init_array+0x44>)
 80017a2:	1ba4      	subs	r4, r4, r6
 80017a4:	10a4      	asrs	r4, r4, #2
 80017a6:	42a5      	cmp	r5, r4
 80017a8:	d105      	bne.n	80017b6 <__libc_init_array+0x2e>
 80017aa:	bd70      	pop	{r4, r5, r6, pc}
 80017ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017b0:	4798      	blx	r3
 80017b2:	3501      	adds	r5, #1
 80017b4:	e7ee      	b.n	8001794 <__libc_init_array+0xc>
 80017b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017ba:	4798      	blx	r3
 80017bc:	3501      	adds	r5, #1
 80017be:	e7f2      	b.n	80017a6 <__libc_init_array+0x1e>
 80017c0:	08002094 	.word	0x08002094
 80017c4:	08002094 	.word	0x08002094
 80017c8:	08002094 	.word	0x08002094
 80017cc:	08002098 	.word	0x08002098

080017d0 <memset>:
 80017d0:	4603      	mov	r3, r0
 80017d2:	4402      	add	r2, r0
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d100      	bne.n	80017da <memset+0xa>
 80017d8:	4770      	bx	lr
 80017da:	f803 1b01 	strb.w	r1, [r3], #1
 80017de:	e7f9      	b.n	80017d4 <memset+0x4>

080017e0 <siprintf>:
 80017e0:	b40e      	push	{r1, r2, r3}
 80017e2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80017e6:	b500      	push	{lr}
 80017e8:	b09c      	sub	sp, #112	; 0x70
 80017ea:	ab1d      	add	r3, sp, #116	; 0x74
 80017ec:	9002      	str	r0, [sp, #8]
 80017ee:	9006      	str	r0, [sp, #24]
 80017f0:	9107      	str	r1, [sp, #28]
 80017f2:	9104      	str	r1, [sp, #16]
 80017f4:	4808      	ldr	r0, [pc, #32]	; (8001818 <siprintf+0x38>)
 80017f6:	4909      	ldr	r1, [pc, #36]	; (800181c <siprintf+0x3c>)
 80017f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80017fc:	9105      	str	r1, [sp, #20]
 80017fe:	6800      	ldr	r0, [r0, #0]
 8001800:	a902      	add	r1, sp, #8
 8001802:	9301      	str	r3, [sp, #4]
 8001804:	f000 f866 	bl	80018d4 <_svfiprintf_r>
 8001808:	2200      	movs	r2, #0
 800180a:	9b02      	ldr	r3, [sp, #8]
 800180c:	701a      	strb	r2, [r3, #0]
 800180e:	b01c      	add	sp, #112	; 0x70
 8001810:	f85d eb04 	ldr.w	lr, [sp], #4
 8001814:	b003      	add	sp, #12
 8001816:	4770      	bx	lr
 8001818:	2000000c 	.word	0x2000000c
 800181c:	ffff0208 	.word	0xffff0208

08001820 <__ssputs_r>:
 8001820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001824:	688e      	ldr	r6, [r1, #8]
 8001826:	4682      	mov	sl, r0
 8001828:	429e      	cmp	r6, r3
 800182a:	460c      	mov	r4, r1
 800182c:	4690      	mov	r8, r2
 800182e:	4699      	mov	r9, r3
 8001830:	d837      	bhi.n	80018a2 <__ssputs_r+0x82>
 8001832:	898a      	ldrh	r2, [r1, #12]
 8001834:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001838:	d031      	beq.n	800189e <__ssputs_r+0x7e>
 800183a:	2302      	movs	r3, #2
 800183c:	6825      	ldr	r5, [r4, #0]
 800183e:	6909      	ldr	r1, [r1, #16]
 8001840:	1a6f      	subs	r7, r5, r1
 8001842:	6965      	ldr	r5, [r4, #20]
 8001844:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001848:	fb95 f5f3 	sdiv	r5, r5, r3
 800184c:	f109 0301 	add.w	r3, r9, #1
 8001850:	443b      	add	r3, r7
 8001852:	429d      	cmp	r5, r3
 8001854:	bf38      	it	cc
 8001856:	461d      	movcc	r5, r3
 8001858:	0553      	lsls	r3, r2, #21
 800185a:	d530      	bpl.n	80018be <__ssputs_r+0x9e>
 800185c:	4629      	mov	r1, r5
 800185e:	f000 fb37 	bl	8001ed0 <_malloc_r>
 8001862:	4606      	mov	r6, r0
 8001864:	b950      	cbnz	r0, 800187c <__ssputs_r+0x5c>
 8001866:	230c      	movs	r3, #12
 8001868:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800186c:	f8ca 3000 	str.w	r3, [sl]
 8001870:	89a3      	ldrh	r3, [r4, #12]
 8001872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001876:	81a3      	strh	r3, [r4, #12]
 8001878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800187c:	463a      	mov	r2, r7
 800187e:	6921      	ldr	r1, [r4, #16]
 8001880:	f000 fab6 	bl	8001df0 <memcpy>
 8001884:	89a3      	ldrh	r3, [r4, #12]
 8001886:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800188a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800188e:	81a3      	strh	r3, [r4, #12]
 8001890:	6126      	str	r6, [r4, #16]
 8001892:	443e      	add	r6, r7
 8001894:	6026      	str	r6, [r4, #0]
 8001896:	464e      	mov	r6, r9
 8001898:	6165      	str	r5, [r4, #20]
 800189a:	1bed      	subs	r5, r5, r7
 800189c:	60a5      	str	r5, [r4, #8]
 800189e:	454e      	cmp	r6, r9
 80018a0:	d900      	bls.n	80018a4 <__ssputs_r+0x84>
 80018a2:	464e      	mov	r6, r9
 80018a4:	4632      	mov	r2, r6
 80018a6:	4641      	mov	r1, r8
 80018a8:	6820      	ldr	r0, [r4, #0]
 80018aa:	f000 faac 	bl	8001e06 <memmove>
 80018ae:	68a3      	ldr	r3, [r4, #8]
 80018b0:	2000      	movs	r0, #0
 80018b2:	1b9b      	subs	r3, r3, r6
 80018b4:	60a3      	str	r3, [r4, #8]
 80018b6:	6823      	ldr	r3, [r4, #0]
 80018b8:	441e      	add	r6, r3
 80018ba:	6026      	str	r6, [r4, #0]
 80018bc:	e7dc      	b.n	8001878 <__ssputs_r+0x58>
 80018be:	462a      	mov	r2, r5
 80018c0:	f000 fb60 	bl	8001f84 <_realloc_r>
 80018c4:	4606      	mov	r6, r0
 80018c6:	2800      	cmp	r0, #0
 80018c8:	d1e2      	bne.n	8001890 <__ssputs_r+0x70>
 80018ca:	6921      	ldr	r1, [r4, #16]
 80018cc:	4650      	mov	r0, sl
 80018ce:	f000 fab3 	bl	8001e38 <_free_r>
 80018d2:	e7c8      	b.n	8001866 <__ssputs_r+0x46>

080018d4 <_svfiprintf_r>:
 80018d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018d8:	461d      	mov	r5, r3
 80018da:	898b      	ldrh	r3, [r1, #12]
 80018dc:	b09d      	sub	sp, #116	; 0x74
 80018de:	061f      	lsls	r7, r3, #24
 80018e0:	4680      	mov	r8, r0
 80018e2:	460c      	mov	r4, r1
 80018e4:	4616      	mov	r6, r2
 80018e6:	d50f      	bpl.n	8001908 <_svfiprintf_r+0x34>
 80018e8:	690b      	ldr	r3, [r1, #16]
 80018ea:	b96b      	cbnz	r3, 8001908 <_svfiprintf_r+0x34>
 80018ec:	2140      	movs	r1, #64	; 0x40
 80018ee:	f000 faef 	bl	8001ed0 <_malloc_r>
 80018f2:	6020      	str	r0, [r4, #0]
 80018f4:	6120      	str	r0, [r4, #16]
 80018f6:	b928      	cbnz	r0, 8001904 <_svfiprintf_r+0x30>
 80018f8:	230c      	movs	r3, #12
 80018fa:	f8c8 3000 	str.w	r3, [r8]
 80018fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001902:	e0c8      	b.n	8001a96 <_svfiprintf_r+0x1c2>
 8001904:	2340      	movs	r3, #64	; 0x40
 8001906:	6163      	str	r3, [r4, #20]
 8001908:	2300      	movs	r3, #0
 800190a:	9309      	str	r3, [sp, #36]	; 0x24
 800190c:	2320      	movs	r3, #32
 800190e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001912:	2330      	movs	r3, #48	; 0x30
 8001914:	f04f 0b01 	mov.w	fp, #1
 8001918:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800191c:	9503      	str	r5, [sp, #12]
 800191e:	4637      	mov	r7, r6
 8001920:	463d      	mov	r5, r7
 8001922:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001926:	b10b      	cbz	r3, 800192c <_svfiprintf_r+0x58>
 8001928:	2b25      	cmp	r3, #37	; 0x25
 800192a:	d13e      	bne.n	80019aa <_svfiprintf_r+0xd6>
 800192c:	ebb7 0a06 	subs.w	sl, r7, r6
 8001930:	d00b      	beq.n	800194a <_svfiprintf_r+0x76>
 8001932:	4653      	mov	r3, sl
 8001934:	4632      	mov	r2, r6
 8001936:	4621      	mov	r1, r4
 8001938:	4640      	mov	r0, r8
 800193a:	f7ff ff71 	bl	8001820 <__ssputs_r>
 800193e:	3001      	adds	r0, #1
 8001940:	f000 80a4 	beq.w	8001a8c <_svfiprintf_r+0x1b8>
 8001944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001946:	4453      	add	r3, sl
 8001948:	9309      	str	r3, [sp, #36]	; 0x24
 800194a:	783b      	ldrb	r3, [r7, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 809d 	beq.w	8001a8c <_svfiprintf_r+0x1b8>
 8001952:	2300      	movs	r3, #0
 8001954:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001958:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800195c:	9304      	str	r3, [sp, #16]
 800195e:	9307      	str	r3, [sp, #28]
 8001960:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001964:	931a      	str	r3, [sp, #104]	; 0x68
 8001966:	462f      	mov	r7, r5
 8001968:	2205      	movs	r2, #5
 800196a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800196e:	4850      	ldr	r0, [pc, #320]	; (8001ab0 <_svfiprintf_r+0x1dc>)
 8001970:	f000 fa30 	bl	8001dd4 <memchr>
 8001974:	9b04      	ldr	r3, [sp, #16]
 8001976:	b9d0      	cbnz	r0, 80019ae <_svfiprintf_r+0xda>
 8001978:	06d9      	lsls	r1, r3, #27
 800197a:	bf44      	itt	mi
 800197c:	2220      	movmi	r2, #32
 800197e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001982:	071a      	lsls	r2, r3, #28
 8001984:	bf44      	itt	mi
 8001986:	222b      	movmi	r2, #43	; 0x2b
 8001988:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800198c:	782a      	ldrb	r2, [r5, #0]
 800198e:	2a2a      	cmp	r2, #42	; 0x2a
 8001990:	d015      	beq.n	80019be <_svfiprintf_r+0xea>
 8001992:	462f      	mov	r7, r5
 8001994:	2000      	movs	r0, #0
 8001996:	250a      	movs	r5, #10
 8001998:	9a07      	ldr	r2, [sp, #28]
 800199a:	4639      	mov	r1, r7
 800199c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80019a0:	3b30      	subs	r3, #48	; 0x30
 80019a2:	2b09      	cmp	r3, #9
 80019a4:	d94d      	bls.n	8001a42 <_svfiprintf_r+0x16e>
 80019a6:	b1b8      	cbz	r0, 80019d8 <_svfiprintf_r+0x104>
 80019a8:	e00f      	b.n	80019ca <_svfiprintf_r+0xf6>
 80019aa:	462f      	mov	r7, r5
 80019ac:	e7b8      	b.n	8001920 <_svfiprintf_r+0x4c>
 80019ae:	4a40      	ldr	r2, [pc, #256]	; (8001ab0 <_svfiprintf_r+0x1dc>)
 80019b0:	463d      	mov	r5, r7
 80019b2:	1a80      	subs	r0, r0, r2
 80019b4:	fa0b f000 	lsl.w	r0, fp, r0
 80019b8:	4318      	orrs	r0, r3
 80019ba:	9004      	str	r0, [sp, #16]
 80019bc:	e7d3      	b.n	8001966 <_svfiprintf_r+0x92>
 80019be:	9a03      	ldr	r2, [sp, #12]
 80019c0:	1d11      	adds	r1, r2, #4
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	9103      	str	r1, [sp, #12]
 80019c6:	2a00      	cmp	r2, #0
 80019c8:	db01      	blt.n	80019ce <_svfiprintf_r+0xfa>
 80019ca:	9207      	str	r2, [sp, #28]
 80019cc:	e004      	b.n	80019d8 <_svfiprintf_r+0x104>
 80019ce:	4252      	negs	r2, r2
 80019d0:	f043 0302 	orr.w	r3, r3, #2
 80019d4:	9207      	str	r2, [sp, #28]
 80019d6:	9304      	str	r3, [sp, #16]
 80019d8:	783b      	ldrb	r3, [r7, #0]
 80019da:	2b2e      	cmp	r3, #46	; 0x2e
 80019dc:	d10c      	bne.n	80019f8 <_svfiprintf_r+0x124>
 80019de:	787b      	ldrb	r3, [r7, #1]
 80019e0:	2b2a      	cmp	r3, #42	; 0x2a
 80019e2:	d133      	bne.n	8001a4c <_svfiprintf_r+0x178>
 80019e4:	9b03      	ldr	r3, [sp, #12]
 80019e6:	3702      	adds	r7, #2
 80019e8:	1d1a      	adds	r2, r3, #4
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	9203      	str	r2, [sp, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	bfb8      	it	lt
 80019f2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80019f6:	9305      	str	r3, [sp, #20]
 80019f8:	4d2e      	ldr	r5, [pc, #184]	; (8001ab4 <_svfiprintf_r+0x1e0>)
 80019fa:	2203      	movs	r2, #3
 80019fc:	7839      	ldrb	r1, [r7, #0]
 80019fe:	4628      	mov	r0, r5
 8001a00:	f000 f9e8 	bl	8001dd4 <memchr>
 8001a04:	b138      	cbz	r0, 8001a16 <_svfiprintf_r+0x142>
 8001a06:	2340      	movs	r3, #64	; 0x40
 8001a08:	1b40      	subs	r0, r0, r5
 8001a0a:	fa03 f000 	lsl.w	r0, r3, r0
 8001a0e:	9b04      	ldr	r3, [sp, #16]
 8001a10:	3701      	adds	r7, #1
 8001a12:	4303      	orrs	r3, r0
 8001a14:	9304      	str	r3, [sp, #16]
 8001a16:	7839      	ldrb	r1, [r7, #0]
 8001a18:	2206      	movs	r2, #6
 8001a1a:	4827      	ldr	r0, [pc, #156]	; (8001ab8 <_svfiprintf_r+0x1e4>)
 8001a1c:	1c7e      	adds	r6, r7, #1
 8001a1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001a22:	f000 f9d7 	bl	8001dd4 <memchr>
 8001a26:	2800      	cmp	r0, #0
 8001a28:	d038      	beq.n	8001a9c <_svfiprintf_r+0x1c8>
 8001a2a:	4b24      	ldr	r3, [pc, #144]	; (8001abc <_svfiprintf_r+0x1e8>)
 8001a2c:	bb13      	cbnz	r3, 8001a74 <_svfiprintf_r+0x1a0>
 8001a2e:	9b03      	ldr	r3, [sp, #12]
 8001a30:	3307      	adds	r3, #7
 8001a32:	f023 0307 	bic.w	r3, r3, #7
 8001a36:	3308      	adds	r3, #8
 8001a38:	9303      	str	r3, [sp, #12]
 8001a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001a3c:	444b      	add	r3, r9
 8001a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8001a40:	e76d      	b.n	800191e <_svfiprintf_r+0x4a>
 8001a42:	fb05 3202 	mla	r2, r5, r2, r3
 8001a46:	2001      	movs	r0, #1
 8001a48:	460f      	mov	r7, r1
 8001a4a:	e7a6      	b.n	800199a <_svfiprintf_r+0xc6>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	250a      	movs	r5, #10
 8001a50:	4619      	mov	r1, r3
 8001a52:	3701      	adds	r7, #1
 8001a54:	9305      	str	r3, [sp, #20]
 8001a56:	4638      	mov	r0, r7
 8001a58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001a5c:	3a30      	subs	r2, #48	; 0x30
 8001a5e:	2a09      	cmp	r2, #9
 8001a60:	d903      	bls.n	8001a6a <_svfiprintf_r+0x196>
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d0c8      	beq.n	80019f8 <_svfiprintf_r+0x124>
 8001a66:	9105      	str	r1, [sp, #20]
 8001a68:	e7c6      	b.n	80019f8 <_svfiprintf_r+0x124>
 8001a6a:	fb05 2101 	mla	r1, r5, r1, r2
 8001a6e:	2301      	movs	r3, #1
 8001a70:	4607      	mov	r7, r0
 8001a72:	e7f0      	b.n	8001a56 <_svfiprintf_r+0x182>
 8001a74:	ab03      	add	r3, sp, #12
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	4622      	mov	r2, r4
 8001a7a:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <_svfiprintf_r+0x1ec>)
 8001a7c:	a904      	add	r1, sp, #16
 8001a7e:	4640      	mov	r0, r8
 8001a80:	f3af 8000 	nop.w
 8001a84:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001a88:	4681      	mov	r9, r0
 8001a8a:	d1d6      	bne.n	8001a3a <_svfiprintf_r+0x166>
 8001a8c:	89a3      	ldrh	r3, [r4, #12]
 8001a8e:	065b      	lsls	r3, r3, #25
 8001a90:	f53f af35 	bmi.w	80018fe <_svfiprintf_r+0x2a>
 8001a94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001a96:	b01d      	add	sp, #116	; 0x74
 8001a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a9c:	ab03      	add	r3, sp, #12
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	4622      	mov	r2, r4
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <_svfiprintf_r+0x1ec>)
 8001aa4:	a904      	add	r1, sp, #16
 8001aa6:	4640      	mov	r0, r8
 8001aa8:	f000 f882 	bl	8001bb0 <_printf_i>
 8001aac:	e7ea      	b.n	8001a84 <_svfiprintf_r+0x1b0>
 8001aae:	bf00      	nop
 8001ab0:	08002060 	.word	0x08002060
 8001ab4:	08002066 	.word	0x08002066
 8001ab8:	0800206a 	.word	0x0800206a
 8001abc:	00000000 	.word	0x00000000
 8001ac0:	08001821 	.word	0x08001821

08001ac4 <_printf_common>:
 8001ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ac8:	4691      	mov	r9, r2
 8001aca:	461f      	mov	r7, r3
 8001acc:	688a      	ldr	r2, [r1, #8]
 8001ace:	690b      	ldr	r3, [r1, #16]
 8001ad0:	4606      	mov	r6, r0
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	bfb8      	it	lt
 8001ad6:	4613      	movlt	r3, r2
 8001ad8:	f8c9 3000 	str.w	r3, [r9]
 8001adc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ae0:	460c      	mov	r4, r1
 8001ae2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001ae6:	b112      	cbz	r2, 8001aee <_printf_common+0x2a>
 8001ae8:	3301      	adds	r3, #1
 8001aea:	f8c9 3000 	str.w	r3, [r9]
 8001aee:	6823      	ldr	r3, [r4, #0]
 8001af0:	0699      	lsls	r1, r3, #26
 8001af2:	bf42      	ittt	mi
 8001af4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001af8:	3302      	addmi	r3, #2
 8001afa:	f8c9 3000 	strmi.w	r3, [r9]
 8001afe:	6825      	ldr	r5, [r4, #0]
 8001b00:	f015 0506 	ands.w	r5, r5, #6
 8001b04:	d107      	bne.n	8001b16 <_printf_common+0x52>
 8001b06:	f104 0a19 	add.w	sl, r4, #25
 8001b0a:	68e3      	ldr	r3, [r4, #12]
 8001b0c:	f8d9 2000 	ldr.w	r2, [r9]
 8001b10:	1a9b      	subs	r3, r3, r2
 8001b12:	42ab      	cmp	r3, r5
 8001b14:	dc29      	bgt.n	8001b6a <_printf_common+0xa6>
 8001b16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001b1a:	6822      	ldr	r2, [r4, #0]
 8001b1c:	3300      	adds	r3, #0
 8001b1e:	bf18      	it	ne
 8001b20:	2301      	movne	r3, #1
 8001b22:	0692      	lsls	r2, r2, #26
 8001b24:	d42e      	bmi.n	8001b84 <_printf_common+0xc0>
 8001b26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001b2a:	4639      	mov	r1, r7
 8001b2c:	4630      	mov	r0, r6
 8001b2e:	47c0      	blx	r8
 8001b30:	3001      	adds	r0, #1
 8001b32:	d021      	beq.n	8001b78 <_printf_common+0xb4>
 8001b34:	6823      	ldr	r3, [r4, #0]
 8001b36:	68e5      	ldr	r5, [r4, #12]
 8001b38:	f003 0306 	and.w	r3, r3, #6
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	bf18      	it	ne
 8001b40:	2500      	movne	r5, #0
 8001b42:	f8d9 2000 	ldr.w	r2, [r9]
 8001b46:	f04f 0900 	mov.w	r9, #0
 8001b4a:	bf08      	it	eq
 8001b4c:	1aad      	subeq	r5, r5, r2
 8001b4e:	68a3      	ldr	r3, [r4, #8]
 8001b50:	6922      	ldr	r2, [r4, #16]
 8001b52:	bf08      	it	eq
 8001b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	bfc4      	itt	gt
 8001b5c:	1a9b      	subgt	r3, r3, r2
 8001b5e:	18ed      	addgt	r5, r5, r3
 8001b60:	341a      	adds	r4, #26
 8001b62:	454d      	cmp	r5, r9
 8001b64:	d11a      	bne.n	8001b9c <_printf_common+0xd8>
 8001b66:	2000      	movs	r0, #0
 8001b68:	e008      	b.n	8001b7c <_printf_common+0xb8>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	4652      	mov	r2, sl
 8001b6e:	4639      	mov	r1, r7
 8001b70:	4630      	mov	r0, r6
 8001b72:	47c0      	blx	r8
 8001b74:	3001      	adds	r0, #1
 8001b76:	d103      	bne.n	8001b80 <_printf_common+0xbc>
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b80:	3501      	adds	r5, #1
 8001b82:	e7c2      	b.n	8001b0a <_printf_common+0x46>
 8001b84:	2030      	movs	r0, #48	; 0x30
 8001b86:	18e1      	adds	r1, r4, r3
 8001b88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b92:	4422      	add	r2, r4
 8001b94:	3302      	adds	r3, #2
 8001b96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b9a:	e7c4      	b.n	8001b26 <_printf_common+0x62>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	4622      	mov	r2, r4
 8001ba0:	4639      	mov	r1, r7
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	47c0      	blx	r8
 8001ba6:	3001      	adds	r0, #1
 8001ba8:	d0e6      	beq.n	8001b78 <_printf_common+0xb4>
 8001baa:	f109 0901 	add.w	r9, r9, #1
 8001bae:	e7d8      	b.n	8001b62 <_printf_common+0x9e>

08001bb0 <_printf_i>:
 8001bb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bb4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001bb8:	460c      	mov	r4, r1
 8001bba:	7e09      	ldrb	r1, [r1, #24]
 8001bbc:	b085      	sub	sp, #20
 8001bbe:	296e      	cmp	r1, #110	; 0x6e
 8001bc0:	4617      	mov	r7, r2
 8001bc2:	4606      	mov	r6, r0
 8001bc4:	4698      	mov	r8, r3
 8001bc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001bc8:	f000 80b3 	beq.w	8001d32 <_printf_i+0x182>
 8001bcc:	d822      	bhi.n	8001c14 <_printf_i+0x64>
 8001bce:	2963      	cmp	r1, #99	; 0x63
 8001bd0:	d036      	beq.n	8001c40 <_printf_i+0x90>
 8001bd2:	d80a      	bhi.n	8001bea <_printf_i+0x3a>
 8001bd4:	2900      	cmp	r1, #0
 8001bd6:	f000 80b9 	beq.w	8001d4c <_printf_i+0x19c>
 8001bda:	2958      	cmp	r1, #88	; 0x58
 8001bdc:	f000 8083 	beq.w	8001ce6 <_printf_i+0x136>
 8001be0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001be4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001be8:	e032      	b.n	8001c50 <_printf_i+0xa0>
 8001bea:	2964      	cmp	r1, #100	; 0x64
 8001bec:	d001      	beq.n	8001bf2 <_printf_i+0x42>
 8001bee:	2969      	cmp	r1, #105	; 0x69
 8001bf0:	d1f6      	bne.n	8001be0 <_printf_i+0x30>
 8001bf2:	6820      	ldr	r0, [r4, #0]
 8001bf4:	6813      	ldr	r3, [r2, #0]
 8001bf6:	0605      	lsls	r5, r0, #24
 8001bf8:	f103 0104 	add.w	r1, r3, #4
 8001bfc:	d52a      	bpl.n	8001c54 <_printf_i+0xa4>
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6011      	str	r1, [r2, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	da03      	bge.n	8001c0e <_printf_i+0x5e>
 8001c06:	222d      	movs	r2, #45	; 0x2d
 8001c08:	425b      	negs	r3, r3
 8001c0a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001c0e:	486f      	ldr	r0, [pc, #444]	; (8001dcc <_printf_i+0x21c>)
 8001c10:	220a      	movs	r2, #10
 8001c12:	e039      	b.n	8001c88 <_printf_i+0xd8>
 8001c14:	2973      	cmp	r1, #115	; 0x73
 8001c16:	f000 809d 	beq.w	8001d54 <_printf_i+0x1a4>
 8001c1a:	d808      	bhi.n	8001c2e <_printf_i+0x7e>
 8001c1c:	296f      	cmp	r1, #111	; 0x6f
 8001c1e:	d020      	beq.n	8001c62 <_printf_i+0xb2>
 8001c20:	2970      	cmp	r1, #112	; 0x70
 8001c22:	d1dd      	bne.n	8001be0 <_printf_i+0x30>
 8001c24:	6823      	ldr	r3, [r4, #0]
 8001c26:	f043 0320 	orr.w	r3, r3, #32
 8001c2a:	6023      	str	r3, [r4, #0]
 8001c2c:	e003      	b.n	8001c36 <_printf_i+0x86>
 8001c2e:	2975      	cmp	r1, #117	; 0x75
 8001c30:	d017      	beq.n	8001c62 <_printf_i+0xb2>
 8001c32:	2978      	cmp	r1, #120	; 0x78
 8001c34:	d1d4      	bne.n	8001be0 <_printf_i+0x30>
 8001c36:	2378      	movs	r3, #120	; 0x78
 8001c38:	4865      	ldr	r0, [pc, #404]	; (8001dd0 <_printf_i+0x220>)
 8001c3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001c3e:	e055      	b.n	8001cec <_printf_i+0x13c>
 8001c40:	6813      	ldr	r3, [r2, #0]
 8001c42:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001c46:	1d19      	adds	r1, r3, #4
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	6011      	str	r1, [r2, #0]
 8001c4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001c50:	2301      	movs	r3, #1
 8001c52:	e08c      	b.n	8001d6e <_printf_i+0x1be>
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001c5a:	6011      	str	r1, [r2, #0]
 8001c5c:	bf18      	it	ne
 8001c5e:	b21b      	sxthne	r3, r3
 8001c60:	e7cf      	b.n	8001c02 <_printf_i+0x52>
 8001c62:	6813      	ldr	r3, [r2, #0]
 8001c64:	6825      	ldr	r5, [r4, #0]
 8001c66:	1d18      	adds	r0, r3, #4
 8001c68:	6010      	str	r0, [r2, #0]
 8001c6a:	0628      	lsls	r0, r5, #24
 8001c6c:	d501      	bpl.n	8001c72 <_printf_i+0xc2>
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	e002      	b.n	8001c78 <_printf_i+0xc8>
 8001c72:	0668      	lsls	r0, r5, #25
 8001c74:	d5fb      	bpl.n	8001c6e <_printf_i+0xbe>
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	296f      	cmp	r1, #111	; 0x6f
 8001c7a:	bf14      	ite	ne
 8001c7c:	220a      	movne	r2, #10
 8001c7e:	2208      	moveq	r2, #8
 8001c80:	4852      	ldr	r0, [pc, #328]	; (8001dcc <_printf_i+0x21c>)
 8001c82:	2100      	movs	r1, #0
 8001c84:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001c88:	6865      	ldr	r5, [r4, #4]
 8001c8a:	2d00      	cmp	r5, #0
 8001c8c:	60a5      	str	r5, [r4, #8]
 8001c8e:	f2c0 8095 	blt.w	8001dbc <_printf_i+0x20c>
 8001c92:	6821      	ldr	r1, [r4, #0]
 8001c94:	f021 0104 	bic.w	r1, r1, #4
 8001c98:	6021      	str	r1, [r4, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d13d      	bne.n	8001d1a <_printf_i+0x16a>
 8001c9e:	2d00      	cmp	r5, #0
 8001ca0:	f040 808e 	bne.w	8001dc0 <_printf_i+0x210>
 8001ca4:	4665      	mov	r5, ip
 8001ca6:	2a08      	cmp	r2, #8
 8001ca8:	d10b      	bne.n	8001cc2 <_printf_i+0x112>
 8001caa:	6823      	ldr	r3, [r4, #0]
 8001cac:	07db      	lsls	r3, r3, #31
 8001cae:	d508      	bpl.n	8001cc2 <_printf_i+0x112>
 8001cb0:	6923      	ldr	r3, [r4, #16]
 8001cb2:	6862      	ldr	r2, [r4, #4]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	bfde      	ittt	le
 8001cb8:	2330      	movle	r3, #48	; 0x30
 8001cba:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001cbe:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001cc2:	ebac 0305 	sub.w	r3, ip, r5
 8001cc6:	6123      	str	r3, [r4, #16]
 8001cc8:	f8cd 8000 	str.w	r8, [sp]
 8001ccc:	463b      	mov	r3, r7
 8001cce:	aa03      	add	r2, sp, #12
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	4630      	mov	r0, r6
 8001cd4:	f7ff fef6 	bl	8001ac4 <_printf_common>
 8001cd8:	3001      	adds	r0, #1
 8001cda:	d14d      	bne.n	8001d78 <_printf_i+0x1c8>
 8001cdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ce0:	b005      	add	sp, #20
 8001ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ce6:	4839      	ldr	r0, [pc, #228]	; (8001dcc <_printf_i+0x21c>)
 8001ce8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001cec:	6813      	ldr	r3, [r2, #0]
 8001cee:	6821      	ldr	r1, [r4, #0]
 8001cf0:	1d1d      	adds	r5, r3, #4
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6015      	str	r5, [r2, #0]
 8001cf6:	060a      	lsls	r2, r1, #24
 8001cf8:	d50b      	bpl.n	8001d12 <_printf_i+0x162>
 8001cfa:	07ca      	lsls	r2, r1, #31
 8001cfc:	bf44      	itt	mi
 8001cfe:	f041 0120 	orrmi.w	r1, r1, #32
 8001d02:	6021      	strmi	r1, [r4, #0]
 8001d04:	b91b      	cbnz	r3, 8001d0e <_printf_i+0x15e>
 8001d06:	6822      	ldr	r2, [r4, #0]
 8001d08:	f022 0220 	bic.w	r2, r2, #32
 8001d0c:	6022      	str	r2, [r4, #0]
 8001d0e:	2210      	movs	r2, #16
 8001d10:	e7b7      	b.n	8001c82 <_printf_i+0xd2>
 8001d12:	064d      	lsls	r5, r1, #25
 8001d14:	bf48      	it	mi
 8001d16:	b29b      	uxthmi	r3, r3
 8001d18:	e7ef      	b.n	8001cfa <_printf_i+0x14a>
 8001d1a:	4665      	mov	r5, ip
 8001d1c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d20:	fb02 3311 	mls	r3, r2, r1, r3
 8001d24:	5cc3      	ldrb	r3, [r0, r3]
 8001d26:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	2900      	cmp	r1, #0
 8001d2e:	d1f5      	bne.n	8001d1c <_printf_i+0x16c>
 8001d30:	e7b9      	b.n	8001ca6 <_printf_i+0xf6>
 8001d32:	6813      	ldr	r3, [r2, #0]
 8001d34:	6825      	ldr	r5, [r4, #0]
 8001d36:	1d18      	adds	r0, r3, #4
 8001d38:	6961      	ldr	r1, [r4, #20]
 8001d3a:	6010      	str	r0, [r2, #0]
 8001d3c:	0628      	lsls	r0, r5, #24
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	d501      	bpl.n	8001d46 <_printf_i+0x196>
 8001d42:	6019      	str	r1, [r3, #0]
 8001d44:	e002      	b.n	8001d4c <_printf_i+0x19c>
 8001d46:	066a      	lsls	r2, r5, #25
 8001d48:	d5fb      	bpl.n	8001d42 <_printf_i+0x192>
 8001d4a:	8019      	strh	r1, [r3, #0]
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	4665      	mov	r5, ip
 8001d50:	6123      	str	r3, [r4, #16]
 8001d52:	e7b9      	b.n	8001cc8 <_printf_i+0x118>
 8001d54:	6813      	ldr	r3, [r2, #0]
 8001d56:	1d19      	adds	r1, r3, #4
 8001d58:	6011      	str	r1, [r2, #0]
 8001d5a:	681d      	ldr	r5, [r3, #0]
 8001d5c:	6862      	ldr	r2, [r4, #4]
 8001d5e:	2100      	movs	r1, #0
 8001d60:	4628      	mov	r0, r5
 8001d62:	f000 f837 	bl	8001dd4 <memchr>
 8001d66:	b108      	cbz	r0, 8001d6c <_printf_i+0x1bc>
 8001d68:	1b40      	subs	r0, r0, r5
 8001d6a:	6060      	str	r0, [r4, #4]
 8001d6c:	6863      	ldr	r3, [r4, #4]
 8001d6e:	6123      	str	r3, [r4, #16]
 8001d70:	2300      	movs	r3, #0
 8001d72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d76:	e7a7      	b.n	8001cc8 <_printf_i+0x118>
 8001d78:	6923      	ldr	r3, [r4, #16]
 8001d7a:	462a      	mov	r2, r5
 8001d7c:	4639      	mov	r1, r7
 8001d7e:	4630      	mov	r0, r6
 8001d80:	47c0      	blx	r8
 8001d82:	3001      	adds	r0, #1
 8001d84:	d0aa      	beq.n	8001cdc <_printf_i+0x12c>
 8001d86:	6823      	ldr	r3, [r4, #0]
 8001d88:	079b      	lsls	r3, r3, #30
 8001d8a:	d413      	bmi.n	8001db4 <_printf_i+0x204>
 8001d8c:	68e0      	ldr	r0, [r4, #12]
 8001d8e:	9b03      	ldr	r3, [sp, #12]
 8001d90:	4298      	cmp	r0, r3
 8001d92:	bfb8      	it	lt
 8001d94:	4618      	movlt	r0, r3
 8001d96:	e7a3      	b.n	8001ce0 <_printf_i+0x130>
 8001d98:	2301      	movs	r3, #1
 8001d9a:	464a      	mov	r2, r9
 8001d9c:	4639      	mov	r1, r7
 8001d9e:	4630      	mov	r0, r6
 8001da0:	47c0      	blx	r8
 8001da2:	3001      	adds	r0, #1
 8001da4:	d09a      	beq.n	8001cdc <_printf_i+0x12c>
 8001da6:	3501      	adds	r5, #1
 8001da8:	68e3      	ldr	r3, [r4, #12]
 8001daa:	9a03      	ldr	r2, [sp, #12]
 8001dac:	1a9b      	subs	r3, r3, r2
 8001dae:	42ab      	cmp	r3, r5
 8001db0:	dcf2      	bgt.n	8001d98 <_printf_i+0x1e8>
 8001db2:	e7eb      	b.n	8001d8c <_printf_i+0x1dc>
 8001db4:	2500      	movs	r5, #0
 8001db6:	f104 0919 	add.w	r9, r4, #25
 8001dba:	e7f5      	b.n	8001da8 <_printf_i+0x1f8>
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1ac      	bne.n	8001d1a <_printf_i+0x16a>
 8001dc0:	7803      	ldrb	r3, [r0, #0]
 8001dc2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001dc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001dca:	e76c      	b.n	8001ca6 <_printf_i+0xf6>
 8001dcc:	08002071 	.word	0x08002071
 8001dd0:	08002082 	.word	0x08002082

08001dd4 <memchr>:
 8001dd4:	b510      	push	{r4, lr}
 8001dd6:	b2c9      	uxtb	r1, r1
 8001dd8:	4402      	add	r2, r0
 8001dda:	4290      	cmp	r0, r2
 8001ddc:	4603      	mov	r3, r0
 8001dde:	d101      	bne.n	8001de4 <memchr+0x10>
 8001de0:	2300      	movs	r3, #0
 8001de2:	e003      	b.n	8001dec <memchr+0x18>
 8001de4:	781c      	ldrb	r4, [r3, #0]
 8001de6:	3001      	adds	r0, #1
 8001de8:	428c      	cmp	r4, r1
 8001dea:	d1f6      	bne.n	8001dda <memchr+0x6>
 8001dec:	4618      	mov	r0, r3
 8001dee:	bd10      	pop	{r4, pc}

08001df0 <memcpy>:
 8001df0:	b510      	push	{r4, lr}
 8001df2:	1e43      	subs	r3, r0, #1
 8001df4:	440a      	add	r2, r1
 8001df6:	4291      	cmp	r1, r2
 8001df8:	d100      	bne.n	8001dfc <memcpy+0xc>
 8001dfa:	bd10      	pop	{r4, pc}
 8001dfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001e00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001e04:	e7f7      	b.n	8001df6 <memcpy+0x6>

08001e06 <memmove>:
 8001e06:	4288      	cmp	r0, r1
 8001e08:	b510      	push	{r4, lr}
 8001e0a:	eb01 0302 	add.w	r3, r1, r2
 8001e0e:	d807      	bhi.n	8001e20 <memmove+0x1a>
 8001e10:	1e42      	subs	r2, r0, #1
 8001e12:	4299      	cmp	r1, r3
 8001e14:	d00a      	beq.n	8001e2c <memmove+0x26>
 8001e16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001e1a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001e1e:	e7f8      	b.n	8001e12 <memmove+0xc>
 8001e20:	4283      	cmp	r3, r0
 8001e22:	d9f5      	bls.n	8001e10 <memmove+0xa>
 8001e24:	1881      	adds	r1, r0, r2
 8001e26:	1ad2      	subs	r2, r2, r3
 8001e28:	42d3      	cmn	r3, r2
 8001e2a:	d100      	bne.n	8001e2e <memmove+0x28>
 8001e2c:	bd10      	pop	{r4, pc}
 8001e2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001e32:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001e36:	e7f7      	b.n	8001e28 <memmove+0x22>

08001e38 <_free_r>:
 8001e38:	b538      	push	{r3, r4, r5, lr}
 8001e3a:	4605      	mov	r5, r0
 8001e3c:	2900      	cmp	r1, #0
 8001e3e:	d043      	beq.n	8001ec8 <_free_r+0x90>
 8001e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e44:	1f0c      	subs	r4, r1, #4
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	bfb8      	it	lt
 8001e4a:	18e4      	addlt	r4, r4, r3
 8001e4c:	f000 f8d0 	bl	8001ff0 <__malloc_lock>
 8001e50:	4a1e      	ldr	r2, [pc, #120]	; (8001ecc <_free_r+0x94>)
 8001e52:	6813      	ldr	r3, [r2, #0]
 8001e54:	4610      	mov	r0, r2
 8001e56:	b933      	cbnz	r3, 8001e66 <_free_r+0x2e>
 8001e58:	6063      	str	r3, [r4, #4]
 8001e5a:	6014      	str	r4, [r2, #0]
 8001e5c:	4628      	mov	r0, r5
 8001e5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e62:	f000 b8c6 	b.w	8001ff2 <__malloc_unlock>
 8001e66:	42a3      	cmp	r3, r4
 8001e68:	d90b      	bls.n	8001e82 <_free_r+0x4a>
 8001e6a:	6821      	ldr	r1, [r4, #0]
 8001e6c:	1862      	adds	r2, r4, r1
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	bf01      	itttt	eq
 8001e72:	681a      	ldreq	r2, [r3, #0]
 8001e74:	685b      	ldreq	r3, [r3, #4]
 8001e76:	1852      	addeq	r2, r2, r1
 8001e78:	6022      	streq	r2, [r4, #0]
 8001e7a:	6063      	str	r3, [r4, #4]
 8001e7c:	6004      	str	r4, [r0, #0]
 8001e7e:	e7ed      	b.n	8001e5c <_free_r+0x24>
 8001e80:	4613      	mov	r3, r2
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	b10a      	cbz	r2, 8001e8a <_free_r+0x52>
 8001e86:	42a2      	cmp	r2, r4
 8001e88:	d9fa      	bls.n	8001e80 <_free_r+0x48>
 8001e8a:	6819      	ldr	r1, [r3, #0]
 8001e8c:	1858      	adds	r0, r3, r1
 8001e8e:	42a0      	cmp	r0, r4
 8001e90:	d10b      	bne.n	8001eaa <_free_r+0x72>
 8001e92:	6820      	ldr	r0, [r4, #0]
 8001e94:	4401      	add	r1, r0
 8001e96:	1858      	adds	r0, r3, r1
 8001e98:	4282      	cmp	r2, r0
 8001e9a:	6019      	str	r1, [r3, #0]
 8001e9c:	d1de      	bne.n	8001e5c <_free_r+0x24>
 8001e9e:	6810      	ldr	r0, [r2, #0]
 8001ea0:	6852      	ldr	r2, [r2, #4]
 8001ea2:	4401      	add	r1, r0
 8001ea4:	6019      	str	r1, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	e7d8      	b.n	8001e5c <_free_r+0x24>
 8001eaa:	d902      	bls.n	8001eb2 <_free_r+0x7a>
 8001eac:	230c      	movs	r3, #12
 8001eae:	602b      	str	r3, [r5, #0]
 8001eb0:	e7d4      	b.n	8001e5c <_free_r+0x24>
 8001eb2:	6820      	ldr	r0, [r4, #0]
 8001eb4:	1821      	adds	r1, r4, r0
 8001eb6:	428a      	cmp	r2, r1
 8001eb8:	bf01      	itttt	eq
 8001eba:	6811      	ldreq	r1, [r2, #0]
 8001ebc:	6852      	ldreq	r2, [r2, #4]
 8001ebe:	1809      	addeq	r1, r1, r0
 8001ec0:	6021      	streq	r1, [r4, #0]
 8001ec2:	6062      	str	r2, [r4, #4]
 8001ec4:	605c      	str	r4, [r3, #4]
 8001ec6:	e7c9      	b.n	8001e5c <_free_r+0x24>
 8001ec8:	bd38      	pop	{r3, r4, r5, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000090 	.word	0x20000090

08001ed0 <_malloc_r>:
 8001ed0:	b570      	push	{r4, r5, r6, lr}
 8001ed2:	1ccd      	adds	r5, r1, #3
 8001ed4:	f025 0503 	bic.w	r5, r5, #3
 8001ed8:	3508      	adds	r5, #8
 8001eda:	2d0c      	cmp	r5, #12
 8001edc:	bf38      	it	cc
 8001ede:	250c      	movcc	r5, #12
 8001ee0:	2d00      	cmp	r5, #0
 8001ee2:	4606      	mov	r6, r0
 8001ee4:	db01      	blt.n	8001eea <_malloc_r+0x1a>
 8001ee6:	42a9      	cmp	r1, r5
 8001ee8:	d903      	bls.n	8001ef2 <_malloc_r+0x22>
 8001eea:	230c      	movs	r3, #12
 8001eec:	6033      	str	r3, [r6, #0]
 8001eee:	2000      	movs	r0, #0
 8001ef0:	bd70      	pop	{r4, r5, r6, pc}
 8001ef2:	f000 f87d 	bl	8001ff0 <__malloc_lock>
 8001ef6:	4a21      	ldr	r2, [pc, #132]	; (8001f7c <_malloc_r+0xac>)
 8001ef8:	6814      	ldr	r4, [r2, #0]
 8001efa:	4621      	mov	r1, r4
 8001efc:	b991      	cbnz	r1, 8001f24 <_malloc_r+0x54>
 8001efe:	4c20      	ldr	r4, [pc, #128]	; (8001f80 <_malloc_r+0xb0>)
 8001f00:	6823      	ldr	r3, [r4, #0]
 8001f02:	b91b      	cbnz	r3, 8001f0c <_malloc_r+0x3c>
 8001f04:	4630      	mov	r0, r6
 8001f06:	f000 f863 	bl	8001fd0 <_sbrk_r>
 8001f0a:	6020      	str	r0, [r4, #0]
 8001f0c:	4629      	mov	r1, r5
 8001f0e:	4630      	mov	r0, r6
 8001f10:	f000 f85e 	bl	8001fd0 <_sbrk_r>
 8001f14:	1c43      	adds	r3, r0, #1
 8001f16:	d124      	bne.n	8001f62 <_malloc_r+0x92>
 8001f18:	230c      	movs	r3, #12
 8001f1a:	4630      	mov	r0, r6
 8001f1c:	6033      	str	r3, [r6, #0]
 8001f1e:	f000 f868 	bl	8001ff2 <__malloc_unlock>
 8001f22:	e7e4      	b.n	8001eee <_malloc_r+0x1e>
 8001f24:	680b      	ldr	r3, [r1, #0]
 8001f26:	1b5b      	subs	r3, r3, r5
 8001f28:	d418      	bmi.n	8001f5c <_malloc_r+0x8c>
 8001f2a:	2b0b      	cmp	r3, #11
 8001f2c:	d90f      	bls.n	8001f4e <_malloc_r+0x7e>
 8001f2e:	600b      	str	r3, [r1, #0]
 8001f30:	18cc      	adds	r4, r1, r3
 8001f32:	50cd      	str	r5, [r1, r3]
 8001f34:	4630      	mov	r0, r6
 8001f36:	f000 f85c 	bl	8001ff2 <__malloc_unlock>
 8001f3a:	f104 000b 	add.w	r0, r4, #11
 8001f3e:	1d23      	adds	r3, r4, #4
 8001f40:	f020 0007 	bic.w	r0, r0, #7
 8001f44:	1ac3      	subs	r3, r0, r3
 8001f46:	d0d3      	beq.n	8001ef0 <_malloc_r+0x20>
 8001f48:	425a      	negs	r2, r3
 8001f4a:	50e2      	str	r2, [r4, r3]
 8001f4c:	e7d0      	b.n	8001ef0 <_malloc_r+0x20>
 8001f4e:	684b      	ldr	r3, [r1, #4]
 8001f50:	428c      	cmp	r4, r1
 8001f52:	bf16      	itet	ne
 8001f54:	6063      	strne	r3, [r4, #4]
 8001f56:	6013      	streq	r3, [r2, #0]
 8001f58:	460c      	movne	r4, r1
 8001f5a:	e7eb      	b.n	8001f34 <_malloc_r+0x64>
 8001f5c:	460c      	mov	r4, r1
 8001f5e:	6849      	ldr	r1, [r1, #4]
 8001f60:	e7cc      	b.n	8001efc <_malloc_r+0x2c>
 8001f62:	1cc4      	adds	r4, r0, #3
 8001f64:	f024 0403 	bic.w	r4, r4, #3
 8001f68:	42a0      	cmp	r0, r4
 8001f6a:	d005      	beq.n	8001f78 <_malloc_r+0xa8>
 8001f6c:	1a21      	subs	r1, r4, r0
 8001f6e:	4630      	mov	r0, r6
 8001f70:	f000 f82e 	bl	8001fd0 <_sbrk_r>
 8001f74:	3001      	adds	r0, #1
 8001f76:	d0cf      	beq.n	8001f18 <_malloc_r+0x48>
 8001f78:	6025      	str	r5, [r4, #0]
 8001f7a:	e7db      	b.n	8001f34 <_malloc_r+0x64>
 8001f7c:	20000090 	.word	0x20000090
 8001f80:	20000094 	.word	0x20000094

08001f84 <_realloc_r>:
 8001f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f86:	4607      	mov	r7, r0
 8001f88:	4614      	mov	r4, r2
 8001f8a:	460e      	mov	r6, r1
 8001f8c:	b921      	cbnz	r1, 8001f98 <_realloc_r+0x14>
 8001f8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001f92:	4611      	mov	r1, r2
 8001f94:	f7ff bf9c 	b.w	8001ed0 <_malloc_r>
 8001f98:	b922      	cbnz	r2, 8001fa4 <_realloc_r+0x20>
 8001f9a:	f7ff ff4d 	bl	8001e38 <_free_r>
 8001f9e:	4625      	mov	r5, r4
 8001fa0:	4628      	mov	r0, r5
 8001fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fa4:	f000 f826 	bl	8001ff4 <_malloc_usable_size_r>
 8001fa8:	42a0      	cmp	r0, r4
 8001faa:	d20f      	bcs.n	8001fcc <_realloc_r+0x48>
 8001fac:	4621      	mov	r1, r4
 8001fae:	4638      	mov	r0, r7
 8001fb0:	f7ff ff8e 	bl	8001ed0 <_malloc_r>
 8001fb4:	4605      	mov	r5, r0
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d0f2      	beq.n	8001fa0 <_realloc_r+0x1c>
 8001fba:	4631      	mov	r1, r6
 8001fbc:	4622      	mov	r2, r4
 8001fbe:	f7ff ff17 	bl	8001df0 <memcpy>
 8001fc2:	4631      	mov	r1, r6
 8001fc4:	4638      	mov	r0, r7
 8001fc6:	f7ff ff37 	bl	8001e38 <_free_r>
 8001fca:	e7e9      	b.n	8001fa0 <_realloc_r+0x1c>
 8001fcc:	4635      	mov	r5, r6
 8001fce:	e7e7      	b.n	8001fa0 <_realloc_r+0x1c>

08001fd0 <_sbrk_r>:
 8001fd0:	b538      	push	{r3, r4, r5, lr}
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	4c05      	ldr	r4, [pc, #20]	; (8001fec <_sbrk_r+0x1c>)
 8001fd6:	4605      	mov	r5, r0
 8001fd8:	4608      	mov	r0, r1
 8001fda:	6023      	str	r3, [r4, #0]
 8001fdc:	f7ff fb48 	bl	8001670 <_sbrk>
 8001fe0:	1c43      	adds	r3, r0, #1
 8001fe2:	d102      	bne.n	8001fea <_sbrk_r+0x1a>
 8001fe4:	6823      	ldr	r3, [r4, #0]
 8001fe6:	b103      	cbz	r3, 8001fea <_sbrk_r+0x1a>
 8001fe8:	602b      	str	r3, [r5, #0]
 8001fea:	bd38      	pop	{r3, r4, r5, pc}
 8001fec:	200000dc 	.word	0x200000dc

08001ff0 <__malloc_lock>:
 8001ff0:	4770      	bx	lr

08001ff2 <__malloc_unlock>:
 8001ff2:	4770      	bx	lr

08001ff4 <_malloc_usable_size_r>:
 8001ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ff8:	1f18      	subs	r0, r3, #4
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	bfbc      	itt	lt
 8001ffe:	580b      	ldrlt	r3, [r1, r0]
 8002000:	18c0      	addlt	r0, r0, r3
 8002002:	4770      	bx	lr

08002004 <_init>:
 8002004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002006:	bf00      	nop
 8002008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800200a:	bc08      	pop	{r3}
 800200c:	469e      	mov	lr, r3
 800200e:	4770      	bx	lr

08002010 <_fini>:
 8002010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002012:	bf00      	nop
 8002014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002016:	bc08      	pop	{r3}
 8002018:	469e      	mov	lr, r3
 800201a:	4770      	bx	lr
