#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Fri Sep 29 16:11:13 2017
# Process ID: 7784
# Current directory: M:/Work/Vivado/zcu102/bram_test/bram_test.runs/design_1_system_ila_0_0_synth_1
# Command line: vivado.exe -log design_1_system_ila_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_0_0.tcl
# Log file: M:/Work/Vivado/zcu102/bram_test/bram_test.runs/design_1_system_ila_0_0_synth_1/design_1_system_ila_0_0.vds
# Journal file: M:/Work/Vivado/zcu102/bram_test/bram_test.runs/design_1_system_ila_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/Henry/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Henry/AppData/Roaming/Xilinx/Vivado/init.tcl'
source design_1_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 635.523 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.v:206]
INFO: [Synth 8-638] synthesizing module 'bd_f60c' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_g_inst_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/synth/bd_f60c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_g_inst_0_gigantic_mux' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_g_inst_0_gigantic_mux' (2#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_g_inst_0' (3#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/synth/bd_f60c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_ila_lib_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (11#1) [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (22#1) [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (26#1) [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (31#1) [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_ila_lib_0' (49#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_ar_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/synth/bd_f60c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (50#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_ar_0' (51#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/synth/bd_f60c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_aw_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/synth/bd_f60c_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_aw_0' (52#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/synth/bd_f60c_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_b_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/synth/bd_f60c_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_b_0' (53#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/synth/bd_f60c_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_r_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/synth/bd_f60c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (53#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_r_0' (54#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/synth/bd_f60c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_0_w_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/synth/bd_f60c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_0_w_0' (55#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/synth/bd_f60c_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_1_ar_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/synth/bd_f60c_slot_1_ar_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_1_ar_0' (56#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/synth/bd_f60c_slot_1_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_1_aw_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/synth/bd_f60c_slot_1_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_1_aw_0' (57#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/synth/bd_f60c_slot_1_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_1_b_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/synth/bd_f60c_slot_1_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_1_b_0' (58#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/synth/bd_f60c_slot_1_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_1_r_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/synth/bd_f60c_slot_1_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_1_r_0' (59#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/synth/bd_f60c_slot_1_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_slot_1_w_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/synth/bd_f60c_slot_1_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_slot_1_w_0' (60#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/synth/bd_f60c_slot_1_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c' (61#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0_0' (62#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.v:206]
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 835.656 ; gain = 200.133
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 835.656 ; gain = 200.133
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1364.512 ; gain = 0.941
Finished Constraint Validation : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 1364.512 ; gain = 728.988
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 1364.512 ; gain = 728.988
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1364.512 ; gain = 728.988
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:26 ; elapsed = 00:02:29 . Memory (MB): peak = 1364.512 ; gain = 728.988
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 1364.512 ; gain = 728.988
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:28 ; elapsed = 00:03:35 . Memory (MB): peak = 2052.539 ; gain = 1417.016
Finished Timing Optimization : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 2060.555 ; gain = 1425.031
Finished Technology Mapping : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 2091.590 ; gain = 1456.066
Finished IO Insertion : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 2091.590 ; gain = 1456.066
Finished Renaming Generated Instances : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 2091.590 ; gain = 1456.066
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:35 ; elapsed = 00:03:42 . Memory (MB): peak = 2091.590 ; gain = 1456.066
Finished Renaming Generated Ports : Time (s): cpu = 00:03:35 ; elapsed = 00:03:42 . Memory (MB): peak = 2091.590 ; gain = 1456.066
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:03:43 . Memory (MB): peak = 2091.590 ; gain = 1456.066
Finished Renaming Generated Nets : Time (s): cpu = 00:03:36 ; elapsed = 00:03:43 . Memory (MB): peak = 2091.590 ; gain = 1456.066

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   158|
|2     |CFGLUT5  |   440|
|3     |LUT1     |    93|
|4     |LUT2     |   113|
|5     |LUT3     |   195|
|6     |LUT4     |   558|
|7     |LUT5     |   172|
|8     |LUT6     |  1739|
|9     |MUXF7    |   179|
|10    |MUXF8    |    32|
|11    |RAMB36E2 |    11|
|12    |SRL16E   |   388|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  5168|
|16    |FDSE     |    17|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:03:43 . Memory (MB): peak = 2091.590 ; gain = 1456.066
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:03:50 . Memory (MB): peak = 2121.988 ; gain = 1486.465
