From 2d593e099b81f472d918d958fbbfc87ea6f8eec6 Mon Sep 17 00:00:00 2001
From: Icenowy Zheng <icenowy@aosc.io>
Date: Mon, 7 Sep 2020 03:49:55 +0800
Subject: [PATCH 2/5] Only use cpuinfo to read cpu ISAs

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
 libavutil/mips/asmdefs.h | 48 ---------------------------------------
 libavutil/mips/cpu.c     | 49 ++--------------------------------------
 2 files changed, 2 insertions(+), 95 deletions(-)

diff --git a/libavutil/mips/asmdefs.h b/libavutil/mips/asmdefs.h
index 659342bab9..1815e83dad 100644
--- a/libavutil/mips/asmdefs.h
+++ b/libavutil/mips/asmdefs.h
@@ -57,52 +57,4 @@
 # define PTR_SLL        "sll "
 #endif
 
-/*
- * parse_r var, r - Helper assembler macro for parsing register names.
- *
- * This converts the register name in $n form provided in \r to the
- * corresponding register number, which is assigned to the variable \var. It is
- * needed to allow explicit encoding of instructions in inline assembly where
- * registers are chosen by the compiler in $n form, allowing us to avoid using
- * fixed register numbers.
- *
- * It also allows newer instructions (not implemented by the assembler) to be
- * transparently implemented using assembler macros, instead of needing separate
- * cases depending on toolchain support.
- *
- * Simple usage example:
- * __asm__ __volatile__("parse_r __rt, %0\n\t"
- *                      ".insn\n\t"
- *                      "# di    %0\n\t"
- *                      ".word   (0x41606000 | (__rt << 16))"
- *                      : "=r" (status);
- */
-
-/* Match an individual register number and assign to \var */
-#define _IFC_REG(n)                                \
-        ".ifc        \\r, $" #n "\n\t"             \
-        "\\var        = " #n "\n\t"                \
-        ".endif\n\t"
-
-__asm__(".macro        parse_r var r\n\t"
-        "\\var        = -1\n\t"
-        _IFC_REG(0)  _IFC_REG(1)  _IFC_REG(2)  _IFC_REG(3)
-        _IFC_REG(4)  _IFC_REG(5)  _IFC_REG(6)  _IFC_REG(7)
-        _IFC_REG(8)  _IFC_REG(9)  _IFC_REG(10) _IFC_REG(11)
-        _IFC_REG(12) _IFC_REG(13) _IFC_REG(14) _IFC_REG(15)
-        _IFC_REG(16) _IFC_REG(17) _IFC_REG(18) _IFC_REG(19)
-        _IFC_REG(20) _IFC_REG(21) _IFC_REG(22) _IFC_REG(23)
-        _IFC_REG(24) _IFC_REG(25) _IFC_REG(26) _IFC_REG(27)
-        _IFC_REG(28) _IFC_REG(29) _IFC_REG(30) _IFC_REG(31)
-        ".iflt        \\var\n\t"
-        ".error        \"Unable to parse register name \\r\"\n\t"
-        ".endif\n\t"
-        ".endm");
-
-/* General union structure for clang adaption */
-union mmi_intfloat64 {
-    int64_t i;
-    double  f;
-};
-
 #endif /* AVCODEC_MIPS_ASMDEFS_H */
diff --git a/libavutil/mips/cpu.c b/libavutil/mips/cpu.c
index 59619d54de..02579c8047 100644
--- a/libavutil/mips/cpu.c
+++ b/libavutil/mips/cpu.c
@@ -30,49 +30,6 @@
 
 #if defined __linux__ || defined __ANDROID__
 
-#define HWCAP_LOONGSON_CPUCFG (1 << 14)
-
-static int cpucfg_available(void)
-{
-    return getauxval(AT_HWCAP) & HWCAP_LOONGSON_CPUCFG;
-}
-
-/* Most toolchains have no CPUCFG support yet */
-static uint32_t read_cpucfg(uint32_t reg)
-{
-        uint32_t __res;
-
-        __asm__ __volatile__(
-                "parse_r __res,%0\n\t"
-                "parse_r reg,%1\n\t"
-                ".insn \n\t"
-                ".word (0xc8080118 | (reg << 21) | (__res << 11))\n\t"
-                :"=r"(__res)
-                :"r"(reg)
-                :
-                );
-        return __res;
-}
-
-#define LOONGSON_CFG1 0x1
-
-#define LOONGSON_CFG1_MMI    (1 << 4)
-#define LOONGSON_CFG1_MSA1   (1 << 5)
-
-static int cpu_flags_cpucfg(void)
-{
-    int flags = 0;
-    uint32_t cfg1 = read_cpucfg(LOONGSON_CFG1);
-
-    if (cfg1 & LOONGSON_CFG1_MMI)
-        flags |= AV_CPU_FLAG_MMI;
-
-    if (cfg1 & LOONGSON_CFG1_MSA1)
-        flags |= AV_CPU_FLAG_MSA;
-
-    return flags;
-}
-
 static int cpu_flags_cpuinfo(void)
 {
     FILE *f = fopen("/proc/cpuinfo", "r");
@@ -101,15 +58,13 @@ static int cpu_flags_cpuinfo(void)
     fclose(f);
     return flags;
 }
+
 #endif
 
 int ff_get_cpu_flags_mips(void)
 {
 #if defined __linux__ || defined __ANDROID__
-    if (cpucfg_available())
-        return cpu_flags_cpucfg();
-    else
-        return cpu_flags_cpuinfo();
+    return cpu_flags_cpuinfo();
 #else
     /* Assume no SIMD ASE supported */
     return 0;
-- 
2.46.0

