

================================================================
== Vivado HLS Report for 'exp_17_7_s'
================================================================
* Date:           Thu May  2 10:40:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W16_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.178|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %x_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_l_V = sext i17 %x_V_read to i23" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 5 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_15 = call i4 @_ssdm_op_PartSelect.i4.i17.i32.i32(i17 %x_V_read, i32 10, i32 13)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:185]   --->   Operation 6 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i17 %x_V_read to i10" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 7 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_16 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln612, i1 false)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 8 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %x_V_read, i32 16)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 13)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 10 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191 = xor i1 %tmp, %p_Result_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 11 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 14)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 12 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191_1 = xor i1 %tmp, %p_Result_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 13 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 15)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 14 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_2 = xor i1 %tmp, %p_Result_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 15 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 16)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 16 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_3 = xor i1 %tmp, %p_Result_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 17 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 17)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 18 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_4 = xor i1 %tmp, %p_Result_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 19 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 18)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 20 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_5 = xor i1 %tmp, %p_Result_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 21 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 19)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 22 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_6 = xor i1 %tmp, %p_Result_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 23 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 20)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 24 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_7 = xor i1 %tmp, %p_Result_7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 25 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln1498 = icmp eq i4 %p_Result_15, 7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 26 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln1494 = icmp ugt i11 %p_Result_16, -768" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 27 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%and_ln194 = and i1 %icmp_ln1498, %icmp_ln1494" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 28 'and' 'and_ln194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s_56 = call i4 @_ssdm_op_PartSelect.i4.i17.i32.i32(i17 %x_V_read, i32 9, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 29 'partselect' 'p_Result_s_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = call i5 @_ssdm_op_PartSelect.i5.i17.i32.i32(i17 %x_V_read, i32 4, i32 8)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:204]   --->   Operation 30 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln612_1 = trunc i17 %x_V_read to i4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:207]   --->   Operation 31 'trunc' 'trunc_ln612_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %trunc_ln612_1, i1 false)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:207]   --->   Operation 32 'bitconcatenate' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %tmp_V_1 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 33 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr [32 x i11]* @f_x_lsb_table_V, i64 0, i64 %zext_ln544" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 34 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_V_addr, align 2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 35 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i5 %tmp_V to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 36 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %zext_ln544_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 37 'getelementptr' 'exp_x_msb_2_m_1_tabl_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 38 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194 = or i1 %xor_ln191, %xor_ln191_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 39 'or' 'or_ln194' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%or_ln194_1 = or i1 %xor_ln191_2, %xor_ln191_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 40 'or' 'or_ln194_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_2 = or i1 %or_ln194_1, %or_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 41 'or' 'or_ln194_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_3 = or i1 %xor_ln191_4, %xor_ln191_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 42 'or' 'or_ln194_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%or_ln194_4 = or i1 %xor_ln191_7, %and_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 43 'or' 'or_ln194_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_5 = or i1 %or_ln194_4, %xor_ln191_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 44 'or' 'or_ln194_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_6 = or i1 %or_ln194_5, %or_ln194_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 45 'or' 'or_ln194_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_7 = or i1 %or_ln194_6, %or_ln194_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 46 'or' 'or_ln194_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 14.4>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_17 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp, i4 %p_Result_s_56)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 47 'bitconcatenate' 'p_Result_17' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%f_x_lsb_V = load i11* %f_x_lsb_table_V_addr, align 2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:214]   --->   Operation 48 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_18 = call i18 @_ssdm_op_BitConcatenate.i18.i4.i3.i11(i4 %trunc_ln612_1, i3 0, i11 %f_x_lsb_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:217]   --->   Operation 49 'bitconcatenate' 'p_Result_18' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 50 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_V = zext i25 %exp_x_msb_2_m_1_V to i43" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:231]   --->   Operation 51 'zext' 'r_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i18 %p_Result_18 to i43" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:231]   --->   Operation 52 'zext' 'zext_ln1118' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (6.65ns)   --->   "%r_V_5 = mul i43 %zext_ln1118, %r_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:231]   --->   Operation 53 'mul' 'r_V_5' <Predicate = (!or_ln194_7)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%f_x_msb_2_lsb_s_V = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_5, i32 24, i32 42)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:232]   --->   Operation 54 'partselect' 'f_x_msb_2_lsb_s_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V = zext i19 %f_x_msb_2_lsb_s_V to i20" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 55 'zext' 'lhs_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i4.i3.i11.i1(i4 %trunc_ln612_1, i3 0, i11 %f_x_lsb_V, i1 false)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 56 'bitconcatenate' 'rhs_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i19 %rhs_V to i20" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 57 'zext' 'zext_ln728' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.16ns)   --->   "%ret_V = add i20 %lhs_V, %zext_ln728" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 58 'add' 'ret_V' <Predicate = (!or_ln194_7)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i20 %ret_V to i25" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 59 'zext' 'zext_ln703' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.34ns)   --->   "%exp_x_msb_2_lsb_m_1_s = add i25 %zext_ln703, %exp_x_msb_2_m_1_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:233]   --->   Operation 60 'add' 'exp_x_msb_2_lsb_m_1_s' <Predicate = (!or_ln194_7)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i5 %p_Result_17 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 61 'zext' 'zext_ln544_2' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [32 x i25]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 62 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 63 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln194_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 15.1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str517) nounwind" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 64 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%xor_ln195 = xor i1 %tmp, true" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 65 'xor' 'xor_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%select_ln195 = select i1 %xor_ln195, i22 -1, i22 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 66 'select' 'select_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 67 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln194_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_2 = zext i25 %exp_x_msb_1_V to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 68 'zext' 'r_V_2' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i25 %exp_x_msb_2_lsb_m_1_s to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 69 'zext' 'zext_ln1118_1' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (6.65ns)   --->   "%r_V_6 = mul i50 %r_V_2, %zext_ln1118_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 70 'mul' 'r_V_6' <Predicate = (!or_ln194_7)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_6, i32 25, i32 49)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:247]   --->   Operation 71 'partselect' 'y_lo_s_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.34ns)   --->   "%y_l_V = add i25 %y_lo_s_V, %exp_x_msb_1_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:248]   --->   Operation 72 'add' 'y_l_V' <Predicate = (!or_ln194_7)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %y_l_V, i32 3, i32 24)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 73 'partselect' 'y_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_14 = select i1 %or_ln194_7, i22 %select_ln195, i22 %y_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 74 'select' 'p_Val2_14' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_14, i32 20, i32 21)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 75 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln255 = icmp ne i2 %tmp_3, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 76 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_14, i32 19)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 77 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%or_ln255 = or i1 %icmp_ln255, %tmp_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 78 'or' 'or_ln255' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_14, i32 17, i32 18)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 79 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln255_1 = icmp ne i2 %tmp_5, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 80 'icmp' 'icmp_ln255_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%or_ln255_1 = or i1 %icmp_ln255_1, %or_ln255" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 81 'or' 'or_ln255_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_s = call i17 @_ssdm_op_PartSelect.i17.i22.i32.i32(i22 %p_Val2_14, i32 1, i32 17)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 82 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_4 = select i1 %or_ln255_1, i17 65535, i17 %tmp_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 83 'select' 'r_V_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "ret i17 %r_V_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read               (read          ) [ 0000]
x_l_V                  (sext          ) [ 0000]
p_Result_15            (partselect    ) [ 0000]
trunc_ln612            (trunc         ) [ 0000]
p_Result_16            (bitconcatenate) [ 0000]
tmp                    (bitselect     ) [ 0111]
p_Result_s             (bitselect     ) [ 0000]
xor_ln191              (xor           ) [ 0000]
p_Result_1             (bitselect     ) [ 0000]
xor_ln191_1            (xor           ) [ 0000]
p_Result_2             (bitselect     ) [ 0000]
xor_ln191_2            (xor           ) [ 0000]
p_Result_3             (bitselect     ) [ 0000]
xor_ln191_3            (xor           ) [ 0000]
p_Result_4             (bitselect     ) [ 0000]
xor_ln191_4            (xor           ) [ 0000]
p_Result_5             (bitselect     ) [ 0000]
xor_ln191_5            (xor           ) [ 0000]
p_Result_6             (bitselect     ) [ 0000]
xor_ln191_6            (xor           ) [ 0000]
p_Result_7             (bitselect     ) [ 0000]
xor_ln191_7            (xor           ) [ 0000]
icmp_ln1498            (icmp          ) [ 0000]
icmp_ln1494            (icmp          ) [ 0000]
and_ln194              (and           ) [ 0000]
p_Result_s_56          (partselect    ) [ 0110]
tmp_V                  (partselect    ) [ 0000]
trunc_ln612_1          (trunc         ) [ 0110]
tmp_V_1                (bitconcatenate) [ 0000]
zext_ln544             (zext          ) [ 0000]
f_x_lsb_table_V_addr   (getelementptr ) [ 0110]
zext_ln544_1           (zext          ) [ 0000]
exp_x_msb_2_m_1_tabl_1 (getelementptr ) [ 0110]
or_ln194               (or            ) [ 0000]
or_ln194_1             (or            ) [ 0000]
or_ln194_2             (or            ) [ 0000]
or_ln194_3             (or            ) [ 0000]
or_ln194_4             (or            ) [ 0000]
or_ln194_5             (or            ) [ 0000]
or_ln194_6             (or            ) [ 0000]
or_ln194_7             (or            ) [ 0111]
p_Result_17            (bitconcatenate) [ 0000]
f_x_lsb_V              (load          ) [ 0000]
p_Result_18            (bitconcatenate) [ 0000]
exp_x_msb_2_m_1_V      (load          ) [ 0000]
r_V                    (zext          ) [ 0000]
zext_ln1118            (zext          ) [ 0000]
r_V_5                  (mul           ) [ 0000]
f_x_msb_2_lsb_s_V      (partselect    ) [ 0000]
lhs_V                  (zext          ) [ 0000]
rhs_V                  (bitconcatenate) [ 0000]
zext_ln728             (zext          ) [ 0000]
ret_V                  (add           ) [ 0000]
zext_ln703             (zext          ) [ 0000]
exp_x_msb_2_lsb_m_1_s  (add           ) [ 0101]
zext_ln544_2           (zext          ) [ 0000]
exp_x_msb_1_table_V_s  (getelementptr ) [ 0101]
specpipeline_ln41      (specpipeline  ) [ 0000]
xor_ln195              (xor           ) [ 0000]
select_ln195           (select        ) [ 0000]
exp_x_msb_1_V          (load          ) [ 0000]
r_V_2                  (zext          ) [ 0000]
zext_ln1118_1          (zext          ) [ 0000]
r_V_6                  (mul           ) [ 0000]
y_lo_s_V               (partselect    ) [ 0000]
y_l_V                  (add           ) [ 0000]
y_V                    (partselect    ) [ 0000]
p_Val2_14              (select        ) [ 0000]
tmp_3                  (partselect    ) [ 0000]
icmp_ln255             (icmp          ) [ 0000]
tmp_4                  (bitselect     ) [ 0000]
or_ln255               (or            ) [ 0000]
tmp_5                  (partselect    ) [ 0000]
icmp_ln255_1           (icmp          ) [ 0000]
or_ln255_1             (or            ) [ 0000]
tmp_s                  (partselect    ) [ 0000]
r_V_4                  (select        ) [ 0000]
ret_ln867              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i4.i3.i11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i4.i3.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="x_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="f_x_lsb_table_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exp_x_msb_2_m_1_tabl_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="25" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_tabl_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="25" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="x_l_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="17" slack="0"/>
<pin id="155" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_l_V/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Result_15_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="17" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="5" slack="0"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln612_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="0"/>
<pin id="169" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_Result_16_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="17" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Result_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="17" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln191_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="17" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="xor_ln191_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Result_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="17" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln191_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Result_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="17" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln191_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_3/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="17" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln191_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_4/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Result_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="17" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln191_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_5/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Result_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="17" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln191_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_6/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="17" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln191_7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_7/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln1498_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln1494_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln194_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln194/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_s_56_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="17" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="0" index="3" bw="5" slack="0"/>
<pin id="322" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_56/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="17" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="0" index="3" bw="5" slack="0"/>
<pin id="332" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln612_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="17" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_V_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln544_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln544_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln194_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln194_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln194_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_2/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln194_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_3/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="or_ln194_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_4/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln194_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_5/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln194_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_6/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln194_7_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_7/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Result_17_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="1"/>
<pin id="410" dir="0" index="2" bw="4" slack="1"/>
<pin id="411" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_18_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="18" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="1"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="0" index="3" bw="11" slack="0"/>
<pin id="418" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="r_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="25" slack="0"/>
<pin id="424" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln1118_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="0"/>
<pin id="428" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="r_V_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="18" slack="0"/>
<pin id="432" dir="0" index="1" bw="25" slack="0"/>
<pin id="433" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="f_x_msb_2_lsb_s_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="19" slack="0"/>
<pin id="438" dir="0" index="1" bw="43" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_2_lsb_s_V/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="lhs_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="19" slack="0"/>
<pin id="448" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="rhs_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="19" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="1"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="0" index="3" bw="11" slack="0"/>
<pin id="455" dir="0" index="4" bw="1" slack="0"/>
<pin id="456" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln728_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="19" slack="0"/>
<pin id="463" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="ret_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="19" slack="0"/>
<pin id="467" dir="0" index="1" bw="19" slack="0"/>
<pin id="468" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln703_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="20" slack="0"/>
<pin id="473" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="exp_x_msb_2_lsb_m_1_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="20" slack="0"/>
<pin id="477" dir="0" index="1" bw="25" slack="0"/>
<pin id="478" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1_s/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln544_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln195_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="2"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln195_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="r_V_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="25" slack="0"/>
<pin id="501" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln1118_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="25" slack="1"/>
<pin id="505" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="r_V_6_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="25" slack="0"/>
<pin id="508" dir="0" index="1" bw="25" slack="0"/>
<pin id="509" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="y_lo_s_V_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="25" slack="0"/>
<pin id="514" dir="0" index="1" bw="50" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="0" index="3" bw="7" slack="0"/>
<pin id="517" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="y_l_V_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="25" slack="0"/>
<pin id="524" dir="0" index="1" bw="25" slack="0"/>
<pin id="525" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="y_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="22" slack="0"/>
<pin id="530" dir="0" index="1" bw="25" slack="0"/>
<pin id="531" dir="0" index="2" bw="3" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Val2_14_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="2"/>
<pin id="540" dir="0" index="1" bw="22" slack="0"/>
<pin id="541" dir="0" index="2" bw="22" slack="0"/>
<pin id="542" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_14/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="0" index="1" bw="22" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln255_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="22" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln255_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="0" index="1" bw="22" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln255_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255_1/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln255_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255_1/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_s_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="0"/>
<pin id="599" dir="0" index="1" bw="22" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="0" index="3" bw="6" slack="0"/>
<pin id="602" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="r_V_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="17" slack="0"/>
<pin id="610" dir="0" index="2" bw="17" slack="0"/>
<pin id="611" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="621" class="1005" name="p_Result_s_56_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="1"/>
<pin id="623" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_56 "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln612_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="1"/>
<pin id="628" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="f_x_lsb_table_V_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="exp_x_msb_2_m_1_tabl_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="1"/>
<pin id="639" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_tabl_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="or_ln194_7_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln194_7 "/>
</bind>
</comp>

<comp id="647" class="1005" name="exp_x_msb_2_lsb_m_1_s_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="25" slack="1"/>
<pin id="649" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1_s "/>
</bind>
</comp>

<comp id="652" class="1005" name="exp_x_msb_1_table_V_s_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="1"/>
<pin id="654" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="108" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="108" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="108" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="108" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="153" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="179" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="187" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="153" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="179" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="201" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="153" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="179" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="153" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="179" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="153" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="179" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="243" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="153" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="179" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="257" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="153" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="179" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="153" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="179" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="285" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="157" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="171" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="108" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="108" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="108" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="357"><net_src comp="327" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="363"><net_src comp="195" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="209" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="223" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="237" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="359" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="251" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="265" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="293" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="311" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="279" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="377" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="371" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="419"><net_src comp="58" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="121" pin="3"/><net_sink comp="413" pin=3"/></net>

<net id="425"><net_src comp="134" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="413" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="422" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="68" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="60" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="121" pin="3"/><net_sink comp="450" pin=3"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="450" pin=4"/></net>

<net id="464"><net_src comp="450" pin="5"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="446" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="134" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="407" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="490"><net_src comp="80" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="84" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="147" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="499" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="86" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="88" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="90" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="526"><net_src comp="512" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="147" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="94" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="64" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="491" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="528" pin="4"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="96" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="538" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="36" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="559"><net_src comp="545" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="100" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="102" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="538" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="34" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="555" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="561" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="96" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="538" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="30" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="32" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="589"><net_src comp="575" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="100" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="569" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="104" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="538" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="74" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="30" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="612"><net_src comp="591" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="106" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="597" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="179" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="624"><net_src comp="317" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="629"><net_src comp="337" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="635"><net_src comp="114" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="640"><net_src comp="127" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="645"><net_src comp="401" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="650"><net_src comp="475" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="655"><net_src comp="140" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp<17, 7> : x_V | {1 }
	Port: exp<17, 7> : f_x_lsb_table_V | {1 2 }
	Port: exp<17, 7> : exp_x_msb_2_m_1_tabl | {1 2 }
	Port: exp<17, 7> : exp_x_msb_1_table_V | {2 3 }
  - Chain level:
	State 1
		p_Result_16 : 1
		p_Result_s : 1
		xor_ln191 : 2
		p_Result_1 : 1
		xor_ln191_1 : 2
		p_Result_2 : 1
		xor_ln191_2 : 2
		p_Result_3 : 1
		xor_ln191_3 : 2
		p_Result_4 : 1
		xor_ln191_4 : 2
		p_Result_5 : 1
		xor_ln191_5 : 2
		p_Result_6 : 1
		xor_ln191_6 : 2
		p_Result_7 : 1
		xor_ln191_7 : 2
		icmp_ln1498 : 1
		icmp_ln1494 : 2
		and_ln194 : 3
		tmp_V_1 : 1
		zext_ln544 : 2
		f_x_lsb_table_V_addr : 3
		f_x_lsb_V : 4
		zext_ln544_1 : 1
		exp_x_msb_2_m_1_tabl_1 : 2
		exp_x_msb_2_m_1_V : 3
		or_ln194 : 2
		or_ln194_1 : 2
		or_ln194_2 : 2
		or_ln194_3 : 2
		or_ln194_4 : 3
		or_ln194_5 : 3
		or_ln194_6 : 3
		or_ln194_7 : 3
	State 2
		p_Result_18 : 1
		r_V : 1
		zext_ln1118 : 2
		r_V_5 : 3
		f_x_msb_2_lsb_s_V : 4
		lhs_V : 5
		rhs_V : 1
		zext_ln728 : 2
		ret_V : 6
		zext_ln703 : 7
		exp_x_msb_2_lsb_m_1_s : 8
		zext_ln544_2 : 1
		exp_x_msb_1_table_V_s : 2
		exp_x_msb_1_V : 3
	State 3
		r_V_2 : 1
		r_V_6 : 2
		y_lo_s_V : 3
		y_l_V : 4
		y_V : 5
		p_Val2_14 : 6
		tmp_3 : 7
		icmp_ln255 : 8
		tmp_4 : 7
		or_ln255 : 9
		tmp_5 : 7
		icmp_ln255_1 : 8
		or_ln255_1 : 9
		tmp_s : 7
		r_V_4 : 9
		ret_ln867 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         r_V_5_fu_430         |    1    |    0    |    47   |
|          |         r_V_6_fu_506         |    2    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_465         |    0    |    0    |    26   |
|    add   | exp_x_msb_2_lsb_m_1_s_fu_475 |    0    |    0    |    32   |
|          |         y_l_V_fu_522         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln195_fu_491     |    0    |    0    |    2    |
|  select  |       p_Val2_14_fu_538       |    0    |    0    |    22   |
|          |         r_V_4_fu_607         |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1498_fu_299      |    0    |    0    |    9    |
|   icmp   |      icmp_ln1494_fu_305      |    0    |    0    |    13   |
|          |       icmp_ln255_fu_555      |    0    |    0    |    8    |
|          |      icmp_ln255_1_fu_585     |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln194_fu_359       |    0    |    0    |    2    |
|          |       or_ln194_1_fu_365      |    0    |    0    |    2    |
|          |       or_ln194_2_fu_371      |    0    |    0    |    2    |
|          |       or_ln194_3_fu_377      |    0    |    0    |    2    |
|    or    |       or_ln194_4_fu_383      |    0    |    0    |    2    |
|          |       or_ln194_5_fu_389      |    0    |    0    |    2    |
|          |       or_ln194_6_fu_395      |    0    |    0    |    2    |
|          |       or_ln194_7_fu_401      |    0    |    0    |    2    |
|          |        or_ln255_fu_569       |    0    |    0    |    2    |
|          |       or_ln255_1_fu_591      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln191_fu_195       |    0    |    0    |    2    |
|          |      xor_ln191_1_fu_209      |    0    |    0    |    2    |
|          |      xor_ln191_2_fu_223      |    0    |    0    |    2    |
|          |      xor_ln191_3_fu_237      |    0    |    0    |    2    |
|    xor   |      xor_ln191_4_fu_251      |    0    |    0    |    2    |
|          |      xor_ln191_5_fu_265      |    0    |    0    |    2    |
|          |      xor_ln191_6_fu_279      |    0    |    0    |    2    |
|          |      xor_ln191_7_fu_293      |    0    |    0    |    2    |
|          |       xor_ln195_fu_486       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln194_fu_311       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |     x_V_read_read_fu_108     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |         x_l_V_fu_153         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_15_fu_157      |    0    |    0    |    0    |
|          |     p_Result_s_56_fu_317     |    0    |    0    |    0    |
|          |         tmp_V_fu_327         |    0    |    0    |    0    |
|          |   f_x_msb_2_lsb_s_V_fu_436   |    0    |    0    |    0    |
|partselect|        y_lo_s_V_fu_512       |    0    |    0    |    0    |
|          |          y_V_fu_528          |    0    |    0    |    0    |
|          |         tmp_3_fu_545         |    0    |    0    |    0    |
|          |         tmp_5_fu_575         |    0    |    0    |    0    |
|          |         tmp_s_fu_597         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln612_fu_167      |    0    |    0    |    0    |
|          |     trunc_ln612_1_fu_337     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_16_fu_171      |    0    |    0    |    0    |
|          |        tmp_V_1_fu_341        |    0    |    0    |    0    |
|bitconcatenate|      p_Result_17_fu_407      |    0    |    0    |    0    |
|          |      p_Result_18_fu_413      |    0    |    0    |    0    |
|          |         rhs_V_fu_450         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_179          |    0    |    0    |    0    |
|          |       p_Result_s_fu_187      |    0    |    0    |    0    |
|          |       p_Result_1_fu_201      |    0    |    0    |    0    |
|          |       p_Result_2_fu_215      |    0    |    0    |    0    |
| bitselect|       p_Result_3_fu_229      |    0    |    0    |    0    |
|          |       p_Result_4_fu_243      |    0    |    0    |    0    |
|          |       p_Result_5_fu_257      |    0    |    0    |    0    |
|          |       p_Result_6_fu_271      |    0    |    0    |    0    |
|          |       p_Result_7_fu_285      |    0    |    0    |    0    |
|          |         tmp_4_fu_561         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln544_fu_349      |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_354     |    0    |    0    |    0    |
|          |          r_V_fu_422          |    0    |    0    |    0    |
|          |      zext_ln1118_fu_426      |    0    |    0    |    0    |
|   zext   |         lhs_V_fu_446         |    0    |    0    |    0    |
|          |       zext_ln728_fu_461      |    0    |    0    |    0    |
|          |       zext_ln703_fu_471      |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_481     |    0    |    0    |    0    |
|          |         r_V_2_fu_499         |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_503     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   303   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| exp_x_msb_1_table_V_s_reg_652|    5   |
| exp_x_msb_2_lsb_m_1_s_reg_647|   25   |
|exp_x_msb_2_m_1_tabl_1_reg_637|    5   |
| f_x_lsb_table_V_addr_reg_632 |    5   |
|      or_ln194_7_reg_642      |    1   |
|     p_Result_s_56_reg_621    |    4   |
|          tmp_reg_615         |    1   |
|     trunc_ln612_1_reg_626    |    4   |
+------------------------------+--------+
|             Total            |   50   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   303  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   50   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   50   |   330  |
+-----------+--------+--------+--------+--------+
