===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1489 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2470 ( 16.8%)    0.2470 ( 21.5%)  FIR Parser
    0.9678 ( 65.8%)    0.6469 ( 56.3%)  'firrtl.circuit' Pipeline
    0.1244 (  8.5%)    0.0673 (  5.9%)    'firrtl.module' Pipeline
    0.1085 (  7.4%)    0.0586 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0158 (  1.1%)    0.0087 (  0.8%)      LowerCHIRRTL
    0.0148 (  1.0%)    0.0148 (  1.3%)    InferWidths
    0.0526 (  3.6%)    0.0526 (  4.6%)    InferResets
    0.0022 (  0.1%)    0.0022 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0020 (  0.1%)    0.0020 (  0.2%)    PrefixModules
    0.0576 (  3.9%)    0.0576 (  5.0%)    LowerFIRRTLTypes
    0.5565 ( 37.9%)    0.2926 ( 25.5%)    'firrtl.module' Pipeline
    0.0792 (  5.4%)    0.0439 (  3.8%)      ExpandWhens
    0.4773 ( 32.5%)    0.2487 ( 21.6%)      Canonicalizer
    0.0205 (  1.4%)    0.0205 (  1.8%)    Inliner
    0.0271 (  1.8%)    0.0271 (  2.4%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1028 (  7.0%)    0.1028 (  9.0%)    'firrtl.module' Pipeline
    0.1028 (  7.0%)    0.1028 (  8.9%)      Canonicalizer
    0.0093 (  0.6%)    0.0093 (  0.8%)    CreateSiFiveMetadata
    0.0805 (  5.5%)    0.0805 (  7.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1038 (  7.1%)    0.1038 (  9.0%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0265 (  1.8%)    0.0265 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0600 (  4.1%)    0.0600 (  5.2%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0152 (  1.0%)    0.0152 (  1.3%)    PrettifyVerilog
    0.0698 (  4.7%)    0.0698 (  6.1%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.4699 (100.0%)    1.1489 (100.0%)  Total

{
  totalTime: 1.158,
  maxMemory: 71114752
}
