module wideexpr_00807(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[4]?-(((ctrl[6]?(ctrl[4]?$signed(~^(2'sb11)):-(s0)):2'sb11))^((ctrl[2]?+(((ctrl[7]?2'sb11:s3))>=(-(s1))):s6))):$signed({6'sb011100,2'sb00,(u4)<<<(({3{{2{5'sb11110}}}})|(((u5)<<<(2'sb00))>>>((ctrl[3]?6'sb100111:2'sb11))))}));
  assign y1 = ((ctrl[1]?(5'sb01011)<<<((((1'sb0)&(s0))+(+(3'sb001)))>>((ctrl[2]?(ctrl[0]?s4:s1):s4))):s5))<<<(4'b1101);
  assign y2 = $signed((ctrl[0]?{1{s2}}:(ctrl[3]?(ctrl[4]?((u0)+({((s3)<<<(u3))<<<(+(3'b101)),{(s7)|(2'b00),(ctrl[5]?s2:2'sb00)},4'sb1000,1'b0}))<<(4'sb1001):((((ctrl[6]?$signed(3'sb001):5'sb01010))|(6'sb001011))>=(-((!(s4))!=({4{5'sb11100}}))))<<<(+((ctrl[4]?{(1'sb1)>=(4'sb0111)}:(ctrl[3]?~(2'sb01):(ctrl[5]?5'sb01011:3'sb011)))))):(1'b0)+($signed(s0)))));
  assign y3 = ({1{(ctrl[1]?((((ctrl[4]?3'sb100:2'sb10))|($signed(s2)))>>>((4'sb0011)>>((1'b1)<<(6'sb111011))))>>>(3'sb000):s1)}})<($unsigned((((5'sb00100)^~(6'sb101111))!=(s7))-($unsigned(({(5'sb00111)<<<(s4),(3'sb100)^(s5),3'b100})>=({(u5)<<<(s5),(ctrl[2]?s3:s4),+(2'sb11),6'sb100110})))));
  assign y4 = ((s2)>>((ctrl[7]?(ctrl[6]?s6:(s3)&(s4)):(ctrl[4]?+(u3):($signed(u7))|((s3)-(s1))))))>(-($unsigned(+({4{1'b1}}))));
  assign y5 = $signed(s7);
  assign y6 = (-({4{+(+(s5))}}))<<<(({(((ctrl[5]?(3'sb110)<<<(s5):(s0)<<(u5)))>>>(((s0)<<(5'sb00001))|(-(s1))))<<<({2{1'sb1}}),(ctrl[0]?(2'sb11)>($signed((s5)<(2'sb11))):~^(((3'sb110)>(5'sb00101))|(^(s3)))),{-(s4),(6'sb111011)>>(s0),(s3)<<<($signed(2'b00))}})-({1{((s6)&((6'sb011010)^~((ctrl[0]?s2:s7))))<<(((ctrl[6]?$signed(5'sb10100):(ctrl[6]?s6:s0)))<<(|((6'sb101111)-(s7))))}}));
  assign y7 = (u0)^(($unsigned(((ctrl[3]?u5:6'b101101))-((s6)>(2'sb11))))>({u1,((1'sb0)>>(s0))|((3'sb001)^~(s1)),s2}));
endmodule
