

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sat Nov 16 01:56:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.408 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  5386268|  5386268|  61.447 ms|  61.447 ms|  5385242|  5385242|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |VITIS_LOOP_61_1_proc_U0  |VITIS_LOOP_61_1_proc  |     1026|     1026|  10.260 us|  10.260 us|     1026|     1026|       no|
        |VITIS_LOOP_71_2_proc_U0  |VITIS_LOOP_71_2_proc  |  5385241|  5385241|  61.435 ms|  61.435 ms|  5385241|  5385241|       no|
        +-------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       40|   34|    7594|   9257|    0|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|   34|    7596|   9289|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|   15|       7|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |VITIS_LOOP_61_1_proc_U0  |VITIS_LOOP_61_1_proc  |        0|   0|    13|    73|    0|
    |VITIS_LOOP_71_2_proc_U0  |VITIS_LOOP_71_2_proc  |       40|  34|  7545|  9144|    0|
    |control_s_axi_U          |control_s_axi         |        0|   0|    36|    40|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |       40|  34|  7594|  9257|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |real_U  |real_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |imag_U  |real_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                    |        8|  0|   0|    0|  2048|   64|     2|        65536|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |VITIS_LOOP_61_1_proc_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_71_2_proc_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_imag                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_real                 |       and|   0|  0|   2|           1|           1|
    |ap_idle                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_imag           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_real           |        or|   0|  0|   2|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|  14|           7|           7|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_real  |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  18|          4|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_real  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  2|   0|    2|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_in_TDATA          |   in|   64|        axis|       real_in|       pointer|
|real_in_TVALID         |   in|    1|        axis|       real_in|       pointer|
|real_in_TREADY         |  out|    1|        axis|       real_in|       pointer|
|imag_in_TDATA          |   in|   64|        axis|       imag_in|       pointer|
|imag_in_TVALID         |   in|    1|        axis|       imag_in|       pointer|
|imag_in_TREADY         |  out|    1|        axis|       imag_in|       pointer|
|real_out_TDATA         |  out|   64|        axis|      real_out|       pointer|
|real_out_TVALID        |  out|    1|        axis|      real_out|       pointer|
|real_out_TREADY        |   in|    1|        axis|      real_out|       pointer|
|imag_out_TDATA         |  out|   64|        axis|      imag_out|       pointer|
|imag_out_TVALID        |  out|    1|        axis|      imag_out|       pointer|
|imag_out_TREADY        |   in|    1|        axis|      imag_out|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

