# sv-multiplier-verification-env
A robust SystemVerilog Layered Testbench using OOP principles to verify a Digital Multiplier (DUT). Features constrained random generation, self-checking scoreboard, and functional coverage analysis.
