{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712642614089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712642614089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 23:03:34 2024 " "Processing started: Mon Apr 08 23:03:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712642614089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712642614089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_2 -c multiplier_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_2 -c multiplier_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712642614089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712642614387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712642614387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pknad/documents/eee333_verilog/homework_10/hw10.sv 9 9 " "Found 9 design units, including 9 entities, in source file /users/pknad/documents/eee333_verilog/homework_10/hw10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftreg " "Found entity 1: Shiftreg" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register " "Found entity 2: Register" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux21 " "Found entity 3: mux21" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "4 HA " "Found entity 4: HA" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "5 FA " "Found entity 5: FA" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "6 RA " "Found entity 6: RA" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "7 multiplier " "Found entity 7: multiplier" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "8 multiplier_2 " "Found entity 8: multiplier_2" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""} { "Info" "ISGN_ENTITY_NAME" "9 mult_tb " "Found entity 9: mult_tb" {  } { { "../hw10.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712642620378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712642620378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_2 " "Elaborating entity \"multiplier_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712642620398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:fa1 " "Elaborating entity \"FA\" for hierarchy \"FA:fa1\"" {  } { { "../hw10.sv" "fa1" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712642620405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA FA:fa1\|HA:ha1 " "Elaborating entity \"HA\" for hierarchy \"FA:fa1\|HA:ha1\"" {  } { { "../hw10.sv" "ha1" { Text "C:/Users/pknad/Documents/EEE333_verilog/Homework_10/hw10.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712642620409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712642620781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712642621112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712642621112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712642621134 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712642621134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712642621134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712642621134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712642621146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 23:03:41 2024 " "Processing ended: Mon Apr 08 23:03:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712642621146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712642621146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712642621146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712642621146 ""}
