{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547986181023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547986181038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 20 15:09:40 2019 " "Processing started: Sun Jan 20 15:09:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547986181038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986181038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off printer -c printer " "Command: quartus_map --read_settings_files=on --write_settings_files=off printer -c printer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986181038 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1547986181478 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1547986181478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547986191102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547986191103 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547986213858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:23 Progress: Loading quartus/soc_system.qsys " "2019.01.20.15:10:23 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986223700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:25 Progress: Reading input file " "2019.01.20.15:10:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986225304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:25 Progress: Adding ILC \[interrupt_latency_counter 18.1\] " "2019.01.20.15:10:25 Progress: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986225605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:25 Progress: Parameterizing module ILC " "2019.01.20.15:10:25 Progress: Parameterizing module ILC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986225949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:25 Progress: Adding button_pio \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:25 Progress: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986225954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:26 Progress: Parameterizing module button_pio " "2019.01.20.15:10:26 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986226035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:26 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.01.20.15:10:26 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986226040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module clk_0 " "2019.01.20.15:10:28 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:28 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module dipsw_pio " "2019.01.20.15:10:28 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding endstops \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:28 Progress: Adding endstops \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module endstops " "2019.01.20.15:10:28 Progress: Parameterizing module endstops" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\] " "2019.01.20.15:10:28 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module f2sdram_only_master " "2019.01.20.15:10:28 Progress: Parameterizing module f2sdram_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding fans \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:28 Progress: Adding fans \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module fans " "2019.01.20.15:10:28 Progress: Parameterizing module fans" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding flags \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:28 Progress: Adding flags \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module flags " "2019.01.20.15:10:28 Progress: Parameterizing module flags" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\] " "2019.01.20.15:10:28 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module fpga_only_master " "2019.01.20.15:10:28 Progress: Parameterizing module fpga_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding heaters \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:28 Progress: Adding heaters \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Parameterizing module heaters " "2019.01.20.15:10:28 Progress: Parameterizing module heaters" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:28 Progress: Adding hps_0 \[altera_hps 18.1\] " "2019.01.20.15:10:28 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986228225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Parameterizing module hps_0 " "2019.01.20.15:10:31 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\] " "2019.01.20.15:10:31 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Parameterizing module hps_only_master " "2019.01.20.15:10:31 Progress: Parameterizing module hps_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.01.20.15:10:31 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Parameterizing module jtag_uart " "2019.01.20.15:10:31 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:31 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Parameterizing module led_pio " "2019.01.20.15:10:31 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:31 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\] " "2019.01.20.15:10:31 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986231574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module mm_bridge_0 " "2019.01.20.15:10:32 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_1_speed \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_1_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_1_speed " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_1_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_1_steps \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_1_steps \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_1_steps " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_1_steps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_2_speed \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_2_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_2_speed " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_2_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_2_steps \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_2_steps \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_2_steps " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_2_steps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_3_speed \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_3_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_3_speed " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_3_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_3_steps \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_3_steps \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_3_steps " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_3_steps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_4_speed \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_4_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_4_speed " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_4_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_4_steps \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_4_steps \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_4_steps " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_4_steps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_5_speed \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_5_speed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_5_speed " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_5_speed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding stepper_5_steps \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding stepper_5_steps \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module stepper_5_steps " "2019.01.20.15:10:32 Progress: Parameterizing module stepper_5_steps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2019.01.20.15:10:32 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module sysid_qsys " "2019.01.20.15:10:32 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding temp0 \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding temp0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module temp0 " "2019.01.20.15:10:32 Progress: Parameterizing module temp0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding temp1 \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding temp1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module temp1 " "2019.01.20.15:10:32 Progress: Parameterizing module temp1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Adding temp_bed \[altera_avalon_pio 18.1\] " "2019.01.20.15:10:32 Progress: Adding temp_bed \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing module temp_bed " "2019.01.20.15:10:32 Progress: Parameterizing module temp_bed" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Building connections " "2019.01.20.15:10:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Parameterizing connections " "2019.01.20.15:10:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:10:32 Progress: Validating " "2019.01.20.15:10:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986232613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.20.15:11:00 Progress: Done reading input file " "2019.01.20.15:11:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986260415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.endstops: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.endstops: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.flags: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.flags: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_1_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_1_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_2_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_2_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_3_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_3_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_4_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_4_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.stepper_5_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.stepper_5_steps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986269607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986276148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986287367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986299510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986301325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986301325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986301326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986301326 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986302434 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986302434 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986302436 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986302437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\" " "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986318871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Starting RTL generation for module 'soc_system_button_pio' " "Button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986318890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0003_button_pio_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \] " "Button_pio:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0003_button_pio_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986318891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Done RTL generation for module 'soc_system_button_pio' " "Button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986319753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\" " "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986319768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986319778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0004_dipsw_pio_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \] " "Dipsw_pio:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0004_dipsw_pio_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986319778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986320442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\" " "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986320454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops: Starting RTL generation for module 'soc_system_endstops' " "Endstops: Starting RTL generation for module 'soc_system_endstops'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986320470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_endstops --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0005_endstops_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0005_endstops_gen//soc_system_endstops_component_configuration.pl  --do_build_sim=0  \] " "Endstops:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_endstops --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0005_endstops_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0005_endstops_gen//soc_system_endstops_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986320470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops: Done RTL generation for module 'soc_system_endstops' " "Endstops: Done RTL generation for module 'soc_system_endstops'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986321005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Endstops: \"soc_system\" instantiated altera_avalon_pio \"endstops\" " "Endstops: \"soc_system\" instantiated altera_avalon_pio \"endstops\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986321018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\" " "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986322497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans: Starting RTL generation for module 'soc_system_fans' " "Fans: Starting RTL generation for module 'soc_system_fans'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986322505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fans --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0006_fans_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0006_fans_gen//soc_system_fans_component_configuration.pl  --do_build_sim=0  \] " "Fans:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fans --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0006_fans_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0006_fans_gen//soc_system_fans_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986322506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans: Done RTL generation for module 'soc_system_fans' " "Fans: Done RTL generation for module 'soc_system_fans'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986323057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fans: \"soc_system\" instantiated altera_avalon_pio \"fans\" " "Fans: \"soc_system\" instantiated altera_avalon_pio \"fans\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986323070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags: Starting RTL generation for module 'soc_system_flags' " "Flags: Starting RTL generation for module 'soc_system_flags'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986323085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_flags --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0007_flags_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0007_flags_gen//soc_system_flags_component_configuration.pl  --do_build_sim=0  \] " "Flags:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_flags --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0007_flags_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0007_flags_gen//soc_system_flags_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986323086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags: Done RTL generation for module 'soc_system_flags' " "Flags: Done RTL generation for module 'soc_system_flags'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986323642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flags: \"soc_system\" instantiated altera_avalon_pio \"flags\" " "Flags: \"soc_system\" instantiated altera_avalon_pio \"flags\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986323657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986323662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986324968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986326034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986330396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986330411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0008_jtag_uart_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0008_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0008_jtag_uart_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0008_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986330411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'soc_system_led_pio' " "Led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0009_led_pio_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0009_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0009_led_pio_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0009_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'soc_system_led_pio' " "Led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Stepper_1_speed: Starting RTL generation for module 'soc_system_stepper_1_speed' " "Stepper_1_speed: Starting RTL generation for module 'soc_system_stepper_1_speed'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Stepper_1_speed:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_stepper_1_speed --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0011_stepper_1_speed_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0011_stepper_1_speed_gen//soc_system_stepper_1_speed_component_configuration.pl  --do_build_sim=0  \] " "Stepper_1_speed:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_stepper_1_speed --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0011_stepper_1_speed_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0011_stepper_1_speed_gen//soc_system_stepper_1_speed_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986331812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Stepper_1_speed: Done RTL generation for module 'soc_system_stepper_1_speed' " "Stepper_1_speed: Done RTL generation for module 'soc_system_stepper_1_speed'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986332383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Stepper_1_speed: \"soc_system\" instantiated altera_avalon_pio \"stepper_1_speed\" " "Stepper_1_speed: \"soc_system\" instantiated altera_avalon_pio \"stepper_1_speed\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986332396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986332403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0: Starting RTL generation for module 'soc_system_temp0' " "Temp0: Starting RTL generation for module 'soc_system_temp0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986332410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_temp0 --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0013_temp0_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0013_temp0_gen//soc_system_temp0_component_configuration.pl  --do_build_sim=0  \] " "Temp0:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_temp0 --dir=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0013_temp0_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7916_4416532432226352224.dir/0013_temp0_gen//soc_system_temp0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986332411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0: Done RTL generation for module 'soc_system_temp0' " "Temp0: Done RTL generation for module 'soc_system_temp0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986332957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp0: \"soc_system\" instantiated altera_avalon_pio \"temp0\" " "Temp0: \"soc_system\" instantiated altera_avalon_pio \"temp0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986332969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986335199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986336736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986356262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986356940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986357621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986358446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986359141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986359845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986360573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986361263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986361929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986362620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986363372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986364073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986364822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986365534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986366232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986366928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986367646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986368370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986369038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986369725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986370442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986371145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986371826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986389317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986391403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986394175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\" " "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\" " "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986395951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\" " "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\" " "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\" " "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986397498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\" " "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\" " "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\" " "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986398999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\" " "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\" " "Hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986399337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986400567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986452955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986453096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986453107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 70 modules, 138 files " "Soc_system: Done \"soc_system\" with 70 modules, 138 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986453109 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547986457748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "hps_reset.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "altera_edge_detector.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printer.v 1 1 " "Found 1 design units, including 1 entities, in source file printer.v" { { "Info" "ISGN_ENTITY_NAME" "1 printer " "Found entity 1: printer" {  } { { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469448 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469448 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469448 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469448 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469448 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469448 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469520 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469520 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469609 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469650 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469650 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469650 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469650 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986469662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469705 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986469769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986469979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986469979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "db/ip/soc_system/submodules/interrupt_latency_counter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "db/ip/soc_system/submodules/irq_detector.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "db/ip/soc_system/submodules/soc_system_button_pio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "db/ip/soc_system/submodules/soc_system_dipsw_pio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_endstops.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_endstops.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_endstops " "Found entity 1: soc_system_endstops" {  } { { "db/ip/soc_system/submodules/soc_system_endstops.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_endstops.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_fans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_fans.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fans " "Found entity 1: soc_system_fans" {  } { { "db/ip/soc_system/submodules/soc_system_fans.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_fans.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_flags " "Found entity 1: soc_system_flags" {  } { { "db/ip/soc_system/submodules/soc_system_flags.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_flags.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470264 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470264 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470264 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470264 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "db/ip/soc_system/submodules/soc_system_led_pio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470324 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470335 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470436 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470448 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470510 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470528 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470600 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547986470604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470612 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_stepper_1_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_stepper_1_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_stepper_1_speed " "Found entity 1: soc_system_stepper_1_speed" {  } { { "db/ip/soc_system/submodules/soc_system_stepper_1_speed.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_stepper_1_speed.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "db/ip/soc_system/submodules/soc_system_sysid_qsys.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_temp0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_temp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_temp0 " "Found entity 1: soc_system_temp0" {  } { { "db/ip/soc_system/submodules/soc_system_temp0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/soc_system_temp0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "db/ip/soc_system/submodules/state_machine_counter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547986470656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986470656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "altera_edge_detector.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547986470657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fans printer.v(362) " "Verilog HDL Implicit Net warning at printer.v(362): created implicit net for \"fans\"" {  } { { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547986470657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "heaters printer.v(363) " "Verilog HDL Implicit Net warning at printer.v(363): created implicit net for \"heaters\"" {  } { { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.v" 363 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547986470657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547986470658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_gen " "Elaborating entity \"clk_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547986471565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check clk_gen.v(15) " "Verilog HDL or VHDL warning at clk_gen.v(15): object \"check\" assigned a value but never read" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1547986471566 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fin clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"fin\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1547986471569 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1547986471569 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1547986471569 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1547986471569 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[0\] clk_gen.v(26) " "Inferred latch for \"m\[0\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471573 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[1\] clk_gen.v(26) " "Inferred latch for \"m\[1\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471574 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[2\] clk_gen.v(26) " "Inferred latch for \"m\[2\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471574 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[3\] clk_gen.v(26) " "Inferred latch for \"m\[3\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471574 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[4\] clk_gen.v(26) " "Inferred latch for \"m\[4\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471574 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[5\] clk_gen.v(26) " "Inferred latch for \"m\[5\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471574 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[6\] clk_gen.v(26) " "Inferred latch for \"m\[6\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471574 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[7\] clk_gen.v(26) " "Inferred latch for \"m\[7\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471575 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[8\] clk_gen.v(26) " "Inferred latch for \"m\[8\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471575 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[9\] clk_gen.v(26) " "Inferred latch for \"m\[9\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471575 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[10\] clk_gen.v(26) " "Inferred latch for \"m\[10\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471575 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[11\] clk_gen.v(26) " "Inferred latch for \"m\[11\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471575 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[12\] clk_gen.v(26) " "Inferred latch for \"m\[12\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471575 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[13\] clk_gen.v(26) " "Inferred latch for \"m\[13\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471576 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[14\] clk_gen.v(26) " "Inferred latch for \"m\[14\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471576 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[15\] clk_gen.v(26) " "Inferred latch for \"m\[15\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471576 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[16\] clk_gen.v(26) " "Inferred latch for \"m\[16\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471576 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[17\] clk_gen.v(26) " "Inferred latch for \"m\[17\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471576 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[18\] clk_gen.v(26) " "Inferred latch for \"m\[18\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471576 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[19\] clk_gen.v(26) " "Inferred latch for \"m\[19\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471576 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[20\] clk_gen.v(26) " "Inferred latch for \"m\[20\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471577 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[21\] clk_gen.v(26) " "Inferred latch for \"m\[21\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471577 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[22\] clk_gen.v(26) " "Inferred latch for \"m\[22\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471577 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[23\] clk_gen.v(26) " "Inferred latch for \"m\[23\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471577 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[24\] clk_gen.v(26) " "Inferred latch for \"m\[24\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471577 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[25\] clk_gen.v(26) " "Inferred latch for \"m\[25\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471578 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[26\] clk_gen.v(26) " "Inferred latch for \"m\[26\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471578 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[27\] clk_gen.v(26) " "Inferred latch for \"m\[27\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471578 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[28\] clk_gen.v(26) " "Inferred latch for \"m\[28\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471578 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[29\] clk_gen.v(26) " "Inferred latch for \"m\[29\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471578 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[30\] clk_gen.v(26) " "Inferred latch for \"m\[30\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471578 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[31\] clk_gen.v(26) " "Inferred latch for \"m\[31\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471578 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] clk_gen.v(26) " "Inferred latch for \"n\[0\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471579 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] clk_gen.v(26) " "Inferred latch for \"n\[1\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471579 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] clk_gen.v(26) " "Inferred latch for \"n\[2\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471579 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] clk_gen.v(26) " "Inferred latch for \"n\[3\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471579 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] clk_gen.v(26) " "Inferred latch for \"n\[4\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471579 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] clk_gen.v(26) " "Inferred latch for \"n\[5\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471579 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] clk_gen.v(26) " "Inferred latch for \"n\[6\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471580 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] clk_gen.v(26) " "Inferred latch for \"n\[7\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471580 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] clk_gen.v(26) " "Inferred latch for \"n\[8\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471580 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] clk_gen.v(26) " "Inferred latch for \"n\[9\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471580 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] clk_gen.v(26) " "Inferred latch for \"n\[10\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471581 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] clk_gen.v(26) " "Inferred latch for \"n\[11\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471581 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] clk_gen.v(26) " "Inferred latch for \"n\[12\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471581 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] clk_gen.v(26) " "Inferred latch for \"n\[13\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471581 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] clk_gen.v(26) " "Inferred latch for \"n\[14\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471581 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] clk_gen.v(26) " "Inferred latch for \"n\[15\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471582 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[16\] clk_gen.v(26) " "Inferred latch for \"n\[16\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471582 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[17\] clk_gen.v(26) " "Inferred latch for \"n\[17\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471582 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[18\] clk_gen.v(26) " "Inferred latch for \"n\[18\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471582 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[19\] clk_gen.v(26) " "Inferred latch for \"n\[19\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471582 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[20\] clk_gen.v(26) " "Inferred latch for \"n\[20\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471582 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[21\] clk_gen.v(26) " "Inferred latch for \"n\[21\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471583 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[22\] clk_gen.v(26) " "Inferred latch for \"n\[22\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471583 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[23\] clk_gen.v(26) " "Inferred latch for \"n\[23\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471583 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[24\] clk_gen.v(26) " "Inferred latch for \"n\[24\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471583 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[25\] clk_gen.v(26) " "Inferred latch for \"n\[25\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471583 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[26\] clk_gen.v(26) " "Inferred latch for \"n\[26\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471583 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[27\] clk_gen.v(26) " "Inferred latch for \"n\[27\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471584 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[28\] clk_gen.v(26) " "Inferred latch for \"n\[28\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471584 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[29\] clk_gen.v(26) " "Inferred latch for \"n\[29\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471584 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[30\] clk_gen.v(26) " "Inferred latch for \"n\[30\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471584 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[31\] clk_gen.v(26) " "Inferred latch for \"n\[31\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471584 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal clk_gen.v(26) " "Inferred latch for \"signal\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471585 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin clk_gen.v(26) " "Inferred latch for \"fin\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986471585 "|clk_gen"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "signal " "Latch signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473142 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[0\] " "Latch n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473143 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[1\] " "Latch n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473143 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[2\] " "Latch n\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473143 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[3\] " "Latch n\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473143 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[4\] " "Latch n\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473143 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[5\] " "Latch n\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473144 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[6\] " "Latch n\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473144 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[7\] " "Latch n\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473144 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[8\] " "Latch n\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473145 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[9\] " "Latch n\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473145 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[10\] " "Latch n\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473145 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[11\] " "Latch n\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473145 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[12\] " "Latch n\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473145 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[13\] " "Latch n\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473146 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[14\] " "Latch n\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473146 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[15\] " "Latch n\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473146 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[16\] " "Latch n\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473146 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[17\] " "Latch n\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473146 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[18\] " "Latch n\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473147 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[19\] " "Latch n\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473147 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[20\] " "Latch n\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473147 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[21\] " "Latch n\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473148 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[22\] " "Latch n\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473148 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[23\] " "Latch n\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473148 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[24\] " "Latch n\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473148 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[25\] " "Latch n\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473149 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[26\] " "Latch n\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473149 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[27\] " "Latch n\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473149 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[28\] " "Latch n\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473150 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[29\] " "Latch n\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473150 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[30\] " "Latch n\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473150 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[31\] " "Latch n\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547986473150 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547986473150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547986473689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_mm_bridge 24 " "Ignored 24 assignments for entity \"altera_avalon_mm_bridge\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_bytes_to_packets 12 " "Ignored 12 assignments for entity \"altera_avalon_st_bytes_to_packets\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_packets_to_bytes 12 " "Ignored 12 assignments for entity \"altera_avalon_st_packets_to_bytes\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_axi_master_ni 67 " "Ignored 67 assignments for entity \"altera_merlin_axi_master_ni\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_axi_slave_ni 66 " "Ignored 66 assignments for entity \"altera_merlin_axi_slave_ni\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "interrupt_latency_counter 13 " "Ignored 13 assignments for entity \"interrupt_latency_counter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system 19 " "Ignored 19 assignments for entity \"soc_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_button_pio 26 " "Ignored 26 assignments for entity \"soc_system_button_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_dipsw_pio 26 " "Ignored 26 assignments for entity \"soc_system_dipsw_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_endstops 23 " "Ignored 23 assignments for entity \"soc_system_endstops\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_fans 22 " "Ignored 22 assignments for entity \"soc_system_fans\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_flags 25 " "Ignored 25 assignments for entity \"soc_system_flags\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0 1739 " "Ignored 1739 assignments for entity \"soc_system_hps_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_fpga_interfaces 1342 " "Ignored 1342 assignments for entity \"soc_system_hps_0_fpga_interfaces\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_hps_io 1337 " "Ignored 1337 assignments for entity \"soc_system_hps_0_hps_io\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_hps_0_hps_io_border 1356 " "Ignored 1356 assignments for entity \"soc_system_hps_0_hps_io_border\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_irq_mapper 14 " "Ignored 14 assignments for entity \"soc_system_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_irq_mapper_001 14 " "Ignored 14 assignments for entity \"soc_system_irq_mapper_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_irq_mapper_002 13 " "Ignored 13 assignments for entity \"soc_system_irq_mapper_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_jtag_uart 24 " "Ignored 24 assignments for entity \"soc_system_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_led_pio 22 " "Ignored 22 assignments for entity \"soc_system_led_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"soc_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"soc_system_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_1_cmd_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_1_cmd_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_1_router 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_1_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_1_router_002 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_1_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_1_rsp_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_1_rsp_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_2 12 " "Ignored 12 assignments for entity \"soc_system_mm_interconnect_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_2_cmd_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_2_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_2_cmd_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_2_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_2_router 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_2_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_2_router_001 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_2_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474165 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_2_rsp_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_2_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_2_rsp_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_2_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3 12 " "Ignored 12 assignments for entity \"soc_system_mm_interconnect_3\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"soc_system_mm_interconnect_3_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3_cmd_demux 17 " "Ignored 17 assignments for entity \"soc_system_mm_interconnect_3_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3_cmd_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_3_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3_router 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_3_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3_router_001 36 " "Ignored 36 assignments for entity \"soc_system_mm_interconnect_3_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_mm_interconnect_3_rsp_mux 19 " "Ignored 19 assignments for entity \"soc_system_mm_interconnect_3_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_stepper_1_speed 22 " "Ignored 22 assignments for entity \"soc_system_stepper_1_speed\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_sysid_qsys 10 " "Ignored 10 assignments for entity \"soc_system_sysid_qsys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_temp0 22 " "Ignored 22 assignments for entity \"soc_system_temp0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547986474167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.map.smsg " "Generated suppressed messages file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986474336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547986475473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547986475473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547986475617 "|clk_gen|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1547986475617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547986475622 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547986475622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547986475622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547986475622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547986475710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 20 15:14:35 2019 " "Processing ended: Sun Jan 20 15:14:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547986475710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:55 " "Elapsed time: 00:04:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547986475710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:48 " "Total CPU time (on all processors): 00:08:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547986475710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547986475710 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1547986478601 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1547986478601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1547986478628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547986478629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 20 15:14:37 2019 " "Processing started: Sun Jan 20 15:14:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547986478629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547986478629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off printer -c printer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off printer -c printer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547986478630 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547986478937 ""}
{ "Info" "0" "" "Project  = printer" {  } {  } 0 0 "Project  = printer" 0 0 "Fitter" 0 0 1547986478938 ""}
{ "Info" "0" "" "Revision = printer" {  } {  } 0 0 "Revision = printer" 0 0 "Fitter" 0 0 1547986478939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1547986479393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1547986479393 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "printer 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"printer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547986479411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547986479650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547986479650 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547986481008 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547986481429 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547986491053 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1547986491668 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1547986522163 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547986522656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547986522885 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547986522886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547986522887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547986522888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547986522889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547986522889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547986522889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1547986522890 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547986522890 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK1_50 " "Node \"FPGA_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SCL " "Node \"HDMI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SDA " "Node \"HDMI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S " "Node \"HDMI_I2S\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_CLK " "Node \"HDMI_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_DE " "Node \"HDMI_TX_DE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[0\] " "Node \"HDMI_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[10\] " "Node \"HDMI_TX_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[11\] " "Node \"HDMI_TX_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[12\] " "Node \"HDMI_TX_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[13\] " "Node \"HDMI_TX_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[14\] " "Node \"HDMI_TX_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[15\] " "Node \"HDMI_TX_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[16\] " "Node \"HDMI_TX_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[17\] " "Node \"HDMI_TX_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[18\] " "Node \"HDMI_TX_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[19\] " "Node \"HDMI_TX_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[1\] " "Node \"HDMI_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[20\] " "Node \"HDMI_TX_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[21\] " "Node \"HDMI_TX_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[22\] " "Node \"HDMI_TX_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[23\] " "Node \"HDMI_TX_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[2\] " "Node \"HDMI_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[3\] " "Node \"HDMI_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[4\] " "Node \"HDMI_TX_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[5\] " "Node \"HDMI_TX_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[6\] " "Node \"HDMI_TX_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[7\] " "Node \"HDMI_TX_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[8\] " "Node \"HDMI_TX_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[9\] " "Node \"HDMI_TX_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_HS " "Node \"HDMI_TX_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_INT " "Node \"HDMI_TX_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_VS " "Node \"HDMI_TX_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[0\] " "Node \"gpio0GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[10\] " "Node \"gpio0GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[11\] " "Node \"gpio0GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[12\] " "Node \"gpio0GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[13\] " "Node \"gpio0GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[14\] " "Node \"gpio0GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[15\] " "Node \"gpio0GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[16\] " "Node \"gpio0GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[17\] " "Node \"gpio0GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[18\] " "Node \"gpio0GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[19\] " "Node \"gpio0GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[1\] " "Node \"gpio0GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[20\] " "Node \"gpio0GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[21\] " "Node \"gpio0GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[22\] " "Node \"gpio0GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[23\] " "Node \"gpio0GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[24\] " "Node \"gpio0GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[25\] " "Node \"gpio0GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[26\] " "Node \"gpio0GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[27\] " "Node \"gpio0GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[28\] " "Node \"gpio0GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[29\] " "Node \"gpio0GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[2\] " "Node \"gpio0GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[30\] " "Node \"gpio0GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[31\] " "Node \"gpio0GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[32\] " "Node \"gpio0GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[33\] " "Node \"gpio0GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[34\] " "Node \"gpio0GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[35\] " "Node \"gpio0GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[3\] " "Node \"gpio0GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[4\] " "Node \"gpio0GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[5\] " "Node \"gpio0GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[6\] " "Node \"gpio0GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[7\] " "Node \"gpio0GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[8\] " "Node \"gpio0GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio0GPIO\[9\] " "Node \"gpio0GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[0\] " "Node \"gpio1GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[10\] " "Node \"gpio1GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[11\] " "Node \"gpio1GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[12\] " "Node \"gpio1GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[13\] " "Node \"gpio1GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[14\] " "Node \"gpio1GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[15\] " "Node \"gpio1GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[16\] " "Node \"gpio1GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[17\] " "Node \"gpio1GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[18\] " "Node \"gpio1GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[19\] " "Node \"gpio1GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[1\] " "Node \"gpio1GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[20\] " "Node \"gpio1GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[21\] " "Node \"gpio1GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[22\] " "Node \"gpio1GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[23\] " "Node \"gpio1GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[24\] " "Node \"gpio1GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[25\] " "Node \"gpio1GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[26\] " "Node \"gpio1GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[27\] " "Node \"gpio1GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[28\] " "Node \"gpio1GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[29\] " "Node \"gpio1GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[2\] " "Node \"gpio1GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[30\] " "Node \"gpio1GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[31\] " "Node \"gpio1GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[32\] " "Node \"gpio1GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[33\] " "Node \"gpio1GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[34\] " "Node \"gpio1GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[35\] " "Node \"gpio1GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[3\] " "Node \"gpio1GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[4\] " "Node \"gpio1GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[5\] " "Node \"gpio1GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[6\] " "Node \"gpio1GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[7\] " "Node \"gpio1GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[8\] " "Node \"gpio1GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio1GPIO\[9\] " "Node \"gpio1GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1547986523006 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1547986523006 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547986523021 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1547986540487 ""}
{ "Info" "ISTA_SDC_FOUND" "printer.SDC " "Reading SDC File: 'printer.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547986540489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 9 FPGA_CLK1_50 port " "Ignored filter at printer.sdc(9): FPGA_CLK1_50 could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock printer.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at printer.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540494 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 10 FPGA_CLK2_50 port " "Ignored filter at printer.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock printer.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at printer.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540495 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 11 FPGA_CLK3_50 port " "Ignored filter at printer.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock printer.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at printer.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540497 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at printer.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock printer.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at printer.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540499 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 15 altera_reserved_tdi port " "Ignored filter at printer.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 15 altera_reserved_tck clock " "Ignored filter at printer.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay printer.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at printer.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540501 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay printer.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at printer.sdc(15): Argument -clock is not an object ID" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 16 altera_reserved_tms port " "Ignored filter at printer.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay printer.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at printer.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540503 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay printer.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at printer.sdc(16): Argument -clock is not an object ID" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "printer.sdc 17 altera_reserved_tdo port " "Ignored filter at printer.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay printer.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at printer.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540505 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay printer.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at printer.sdc(17): Argument -clock is not an object ID" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1547986540505 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'd:/github/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547986540543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|sink_data_buffer* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|sink_data_buffer* could not be matched with a register" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|src_data* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|src_data* could not be matched with a register" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547986540546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\] " "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1547986540546 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <to> is an empty collection" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547986540547 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/github/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547986540550 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'd:/github/3d_printer/hps+fpga_marlin/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547986540555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1547986540588 ""}
{ "Error" "0" "" "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" {  } {  } 0 0 "The auto-constraining script was not able to detect any instance for core < hps_sdram_p0 >" 0 0 "Fitter" 0 0 1547986540595 ""}
{ "Error" "0" "" "Verify the following:" {  } {  } 0 0 "Verify the following:" 0 0 "Fitter" 0 0 1547986540595 ""}
{ "Error" "0" "" " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" {  } {  } 0 0 " The core < hps_sdram_p0 > is instantiated within another component (wrapper)" 0 0 "Fitter" 0 0 1547986540595 ""}
{ "Error" "0" "" " The core is not the top-level of the project" {  } {  } 0 0 " The core is not the top-level of the project" 0 0 "Fitter" 0 0 1547986540595 ""}
{ "Error" "0" "" " The memory interface pins are exported to the top-level of the project" {  } {  } 0 0 " The memory interface pins are exported to the top-level of the project" 0 0 "Fitter" 0 0 1547986540595 ""}
{ "Error" "0" "" "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," {  } {  } 0 0 "Alternatively, if you are no longer instantiating core < hps_sdram_p0 >," 0 0 "Fitter" 0 0 1547986540596 ""}
{ "Error" "0" "" " clean up any stale SDC_FILE references from the QSF/QIP files." {  } {  } 0 0 " clean up any stale SDC_FILE references from the QSF/QIP files." 0 0 "Fitter" 0 0 1547986540596 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1547986540600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1547986540604 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fin~0\|combout " "Node \"fin~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1547986540606 ""} { "Warning" "WSTA_SCC_NODE" "fin~0\|dataa " "Node \"fin~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1547986540606 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/clk_gen.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1547986540606 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fin~0  from: datac  to: combout " "Cell: fin~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547986540610 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1547986540610 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1547986540613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547986540674 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1547986541079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547986546154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547986552776 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547986558126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547986558126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547986561566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1547986576221 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547986576221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1547986598021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1547986598021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547986598031 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.09 " "Total time spent on timing analysis during the Fitter is 4.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1547986608670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547986608771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547986610317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547986610317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547986613516 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547986623655 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1547986624439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.fit.smsg " "Generated suppressed messages file D:/GitHub/3d_printer/hps+fpga_marlin/quartus/printer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547986624834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 179 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 179 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6670 " "Peak virtual memory: 6670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547986626346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 20 15:17:06 2019 " "Processing ended: Sun Jan 20 15:17:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547986626346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547986626346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547986626346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547986626346 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 332 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 332 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547986627774 ""}
