DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
instances [
(Instance
name "Ubuff0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3278,0
)
(Instance
name "Ubuff2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3306,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 3334,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6819,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6830,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6854,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 6878,0
)
(Instance
name "Unetmux"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 14573,0
)
(Instance
name "Unetmux1"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 14961,0
)
(Instance
name "Uconstval0"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 17144,0
)
(Instance
name "Ubuffrxclk"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 22154,0
)
(Instance
name "Ubufftxfclk"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 22290,0
)
(Instance
name "Ullenbuf_sf"
duLibraryName "utils"
duName "ll_enbuff"
elements [
]
mwi 0
uid 29127,0
)
(Instance
name "Ullenbuffn_cu"
duLibraryName "utils"
duName "ll_enbuffn"
elements [
]
mwi 0
uid 29172,0
)
(Instance
name "Upqt"
duLibraryName "ethernet_v4"
duName "PauseQuantaTimer"
elements [
]
mwi 0
uid 29519,0
)
(Instance
name "Usfeth2x16"
duLibraryName "ethernet_v4"
duName "eth2x16_top"
elements [
]
mwi 0
uid 57108,0
)
(Instance
name "Ugmii_locallink"
duLibraryName "ethernet_v4"
duName "eth_gmii16_locallink"
elements [
]
mwi 0
uid 57625,0
)
(Instance
name "Unetrxpktfmt"
duLibraryName "hsio"
duName "net_rx_pktfmt16"
elements [
]
mwi 0
uid 57832,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 63383,0
)
(Instance
name "Ubuffrxclk1"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 64365,0
)
(Instance
name "Utx_pkt_fmt"
duLibraryName "hsio"
duName "net_tx_pktfmt16"
elements [
]
mwi 0
uid 69220,0
)
(Instance
name "Ullmuxrxnet"
duLibraryName "locallink"
duName "ll_mux_passive"
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "16"
)
]
mwi 0
uid 70219,0
)
(Instance
name "Ullmuxrxusb"
duLibraryName "locallink"
duName "ll_mux_passive"
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "16"
)
]
mwi 0
uid 70292,0
)
(Instance
name "Ullsmake"
duLibraryName "locallink"
duName "lls_make"
elements [
]
mwi 0
uid 70321,0
)
(Instance
name "Ullsbreak"
duLibraryName "locallink"
duName "lls_break"
elements [
]
mwi 0
uid 70350,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "1"
insts [
(Instance
name "Ubuffrxclk2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 53101,0
)
(Instance
name "Ubuffrxclk3"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 53129,0
)
(Instance
name "Ubuffrxclk4"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 53247,0
)
(Instance
name "Ubuffrxclk5"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 53275,0
)
]
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top"
)
(vvPair
variable "date"
value "08/14/14"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "net_usb_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/29/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:10:36"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc189.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "net_usb_top"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:37:28"
)
(vvPair
variable "unit"
value "net_usb_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "352000,130000,369000,131000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "352200,130000,362100,131000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "369000,126000,373000,127000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "369200,126000,372100,127000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "352000,128000,369000,129000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "352200,128000,362100,129000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "348000,128000,352000,129000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "348200,128000,349900,129000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "369000,127000,389000,131000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "369200,127200,378300,128200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "373000,126000,389000,127000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "373200,126000,374800,127000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "348000,126000,369000,128000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "355050,126500,361950,127500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "348000,129000,352000,130000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "348200,129000,350200,130000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "348000,130000,352000,131000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "348200,130000,350900,131000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "352000,129000,369000,130000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "352200,129000,361600,130000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "348000,126000,389000,131000"
)
oxt "14000,66000,55000,71000"
)
*12 (HdlText
uid 109,0
optionalChildren [
*13 (EmbeddedText
uid 114,0
commentText (CommentText
uid 115,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 116,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "144000,-8000,164000,-3000"
)
oxt "0,0,18000,5000"
text (MLText
uid 117,0
va (VaSet
font "clean,8,0"
)
xt "144200,-7800,160700,-3800"
st "
-- eb1 1
-- zeroing unused busses
machost_addr <= (others => '0');
machost_data <= (others => '0');


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "150000,-12000,162000,-7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 112,0
va (VaSet
font "charter,8,0"
)
xt "150300,-12000,151700,-11000"
st "eb3"
blo "150300,-11200"
tm "HdlTextNameMgr"
)
*15 (Text
uid 113,0
va (VaSet
font "charter,8,0"
)
xt "150300,-11000,150800,-10000"
st "3"
blo "150300,-10200"
tm "HdlTextNumberMgr"
)
]
)
)
*16 (PortIoIn
uid 118,0
shape (CompositeShape
uid 119,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 120,0
sl 0
ro 270
xt "159000,-56375,160500,-55625"
)
(Line
uid 121,0
sl 0
ro 270
xt "160500,-56000,161000,-56000"
pts [
"160500,-56000"
"161000,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 122,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 123,0
va (VaSet
isHidden 1
)
xt "156100,-56500,158000,-55500"
st "init_i"
ju 2
blo "158000,-55700"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 130,0
shape (CompositeShape
uid 131,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 132,0
sl 0
ro 270
xt "159000,-51375,160500,-50625"
)
(Line
uid 133,0
sl 0
ro 270
xt "160500,-51000,161000,-51000"
pts [
"160500,-51000"
"161000,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 134,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 135,0
va (VaSet
isHidden 1
)
xt "155750,-51500,158250,-50500"
st "refclk1"
ju 2
blo "158250,-50700"
tm "WireNameMgr"
)
)
)
*18 (PortIoOut
uid 199,0
shape (CompositeShape
uid 200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 201,0
sl 0
ro 90
xt "137000,-41375,138500,-40625"
)
(Line
uid 202,0
sl 0
ro 90
xt "138500,-41000,139000,-41000"
pts [
"139000,-41000"
"138500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "133500,-41500,136000,-40500"
st "sf_txp"
ju 2
blo "136000,-40700"
tm "WireNameMgr"
)
)
)
*19 (PortIoOut
uid 211,0
shape (CompositeShape
uid 212,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 213,0
sl 0
ro 90
xt "137000,-40375,138500,-39625"
)
(Line
uid 214,0
sl 0
ro 90
xt "138500,-40000,139000,-40000"
pts [
"139000,-40000"
"138500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 215,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "133400,-40500,136000,-39500"
st "sf_txm"
ju 2
blo "136000,-39700"
tm "WireNameMgr"
)
)
)
*20 (PortIoIn
uid 217,0
shape (CompositeShape
uid 218,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 219,0
sl 0
ro 270
xt "137000,-39375,138500,-38625"
)
(Line
uid 220,0
sl 0
ro 270
xt "138500,-39000,139000,-39000"
pts [
"138500,-39000"
"139000,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 221,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 222,0
va (VaSet
isHidden 1
)
xt "133500,-39500,136000,-38500"
st "sf_rxp"
ju 2
blo "136000,-38700"
tm "WireNameMgr"
)
)
)
*21 (PortIoIn
uid 223,0
shape (CompositeShape
uid 224,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 225,0
sl 0
ro 270
xt "137000,-38375,138500,-37625"
)
(Line
uid 226,0
sl 0
ro 270
xt "138500,-38000,139000,-38000"
pts [
"138500,-38000"
"139000,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 227,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
isHidden 1
)
xt "133400,-38500,136000,-37500"
st "sf_rxm"
ju 2
blo "136000,-37700"
tm "WireNameMgr"
)
)
)
*22 (PortIoIn
uid 235,0
shape (CompositeShape
uid 236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 237,0
sl 0
ro 90
xt "410500,51625,412000,52375"
)
(Line
uid 238,0
sl 0
ro 90
xt "410000,52000,410500,52000"
pts [
"410500,52000"
"410000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 239,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
isHidden 1
)
xt "413000,51500,418300,52500"
st "tx_fifo_rst_i"
blo "413000,52300"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 90
xt "137000,-30375,138500,-29625"
)
(Line
uid 250,0
sl 0
ro 90
xt "138500,-30000,139000,-30000"
pts [
"139000,-30000"
"138500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
)
xt "132800,-30500,136000,-29500"
st "sf_scl_o"
ju 2
blo "136000,-29700"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 340,0
shape (CompositeShape
uid 341,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 342,0
sl 0
ro 90
xt "137000,-35375,138500,-34625"
)
(Line
uid 343,0
sl 0
ro 90
xt "138500,-35000,139000,-35000"
pts [
"139000,-35000"
"138500,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 344,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 345,0
va (VaSet
isHidden 1
)
xt "130900,-35500,136000,-34500"
st "sf_tx_dis_o"
ju 2
blo "136000,-34700"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 976,0
shape (CompositeShape
uid 977,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 978,0
sl 0
ro 270
xt "163000,130625,164500,131375"
)
(Line
uid 979,0
sl 0
ro 270
xt "164500,131000,165000,131000"
pts [
"164500,131000"
"165000,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 980,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 981,0
va (VaSet
isHidden 1
)
xt "158300,130500,162000,131500"
st "usb_txe_i"
ju 2
blo "162000,131300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 982,0
shape (CompositeShape
uid 983,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 984,0
sl 0
ro 270
xt "163000,132625,164500,133375"
)
(Line
uid 985,0
sl 0
ro 270
xt "164500,133000,165000,133000"
pts [
"164500,133000"
"165000,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 986,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 987,0
va (VaSet
isHidden 1
)
xt "158400,132500,162000,133500"
st "usb_rxf_i"
ju 2
blo "162000,133300"
tm "WireNameMgr"
)
)
)
*27 (PortIoInOut
uid 994,0
shape (CompositeShape
uid 995,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 996,0
sl 0
ro 180
xt "163000,138625,164500,139375"
)
(Line
uid 997,0
sl 0
ro 180
xt "164500,139000,165000,139000"
pts [
"165000,139000"
"164500,139000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 998,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 999,0
va (VaSet
isHidden 1
)
xt "158500,138500,162000,139500"
st "usb_d_io"
ju 2
blo "162000,139300"
tm "WireNameMgr"
)
)
)
*28 (PortIoOut
uid 1000,0
shape (CompositeShape
uid 1001,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1002,0
sl 0
ro 90
xt "163000,134625,164500,135375"
)
(Line
uid 1003,0
sl 0
ro 90
xt "164500,135000,165000,135000"
pts [
"165000,135000"
"164500,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1004,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1005,0
va (VaSet
isHidden 1
)
xt "158400,134500,162000,135500"
st "usb_rd_o"
ju 2
blo "162000,135300"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 1006,0
shape (CompositeShape
uid 1007,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1008,0
sl 0
ro 90
xt "163000,136625,164500,137375"
)
(Line
uid 1009,0
sl 0
ro 90
xt "164500,137000,165000,137000"
pts [
"165000,137000"
"164500,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1010,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
isHidden 1
)
xt "158300,136500,162000,137500"
st "usb_wr_o"
ju 2
blo "162000,137300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 1812,0
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 22
suid 1,0
)
declText (MLText
uid 1813,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,16400,73100,17600"
st "ibfi_rxp             : std_logic_vector(1 downto 0) --LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
)
)
*31 (Net
uid 1816,0
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 3,0
)
declText (MLText
uid 1817,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,2000,34900,3200"
st "clk125               : std_logic"
)
)
*32 (Net
uid 1824,0
lang 2
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 53
suid 7,0
)
declText (MLText
uid 1825,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,47600,73000,48800"
st "ibfi_txm             : std_logic_vector(1 downto 0) --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
)
)
*33 (Net
uid 1826,0
decl (Decl
n "LO"
t "std_logic"
o 71
suid 8,0
)
declText (MLText
uid 1827,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,11300,37800,12500"
st "SIGNAL lo                   : std_logic"
)
)
*34 (Net
uid 1832,0
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 30
suid 11,0
)
declText (MLText
uid 1833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,32000,41600,33200"
st "usb_rxf_i            : std_logic --USB_RXF_N"
)
)
*35 (Net
uid 1840,0
lang 2
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 54
suid 15,0
)
declText (MLText
uid 1841,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,48800,72700,50000"
st "ibfi_txp             : std_logic_vector(1 downto 0) --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
)
)
*36 (Net
uid 1842,0
decl (Decl
n "quanta_timer_tick"
t "std_logic"
o 103
suid 16,0
)
declText (MLText
uid 1843,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17300,40600,18500"
st "SIGNAL quanta_timer_tick    : std_logic"
)
)
*37 (Net
uid 1848,0
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 21
suid 19,0
)
declText (MLText
uid 1849,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,15200,73400,16400"
st "ibfi_rxm             : std_logic_vector(1 downto 0) --LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
)
)
*38 (Net
uid 1858,0
lang 2
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 52
suid 24,0
)
declText (MLText
uid 1859,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,45200,75000,47600"
st "-- ZONE3 (ATCA) CONNECTOR
ibfi_tx_dis_o        : std_logic_vector(1 downto 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*39 (Net
uid 1872,0
decl (Decl
n "machost_data"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 86
suid 31,0
)
declText (MLText
uid 1873,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,16100,51400,17300"
st "SIGNAL machost_data         : std_logic_vector(63 DOWNTO 0)"
)
)
*40 (Net
uid 1896,0
decl (Decl
n "machost_addr"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 85
suid 43,0
)
declText (MLText
uid 1897,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,14900,51700,16100"
st "SIGNAL machost_addr         : std_logic_vector(10 DOWNTO 0)"
)
)
*41 (Net
uid 1898,0
decl (Decl
n "sparein1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 137
suid 44,0
)
declText (MLText
uid 1899,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,32900,50100,34100"
st "SIGNAL sparein1             : std_logic_vector(63 DOWNTO 0)"
)
)
*42 (Net
uid 1904,0
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 31
suid 47,0
)
declText (MLText
uid 1905,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,33200,41600,34400"
st "usb_txe_i            : std_logic --USB_TXE_N"
)
)
*43 (Net
uid 1914,0
lang 2
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 59
suid 52,0
)
declText (MLText
uid 1915,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,62000,41600,63200"
st "usb_rd_o             : std_logic --USB_RD_N"
)
)
*44 (Net
uid 1918,0
lang 2
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 60
suid 54,0
)
declText (MLText
uid 1919,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,63200,40800,64400"
st "usb_wr_o             : std_logic --USB_WR"
)
)
*45 (Net
uid 1926,0
lang 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 61
suid 58,0
)
declText (MLText
uid 1927,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,66800,49700,69200"
st "-- USB INTERFACE
usb_d_io             : std_logic_vector(7 downto 0) --USB_D7"
)
)
*46 (Net
uid 1936,0
decl (Decl
n "refclk1"
t "std_logic"
o 16
suid 63,0
)
declText (MLText
uid 1937,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,17600,34600,18800"
st "refclk1              : std_logic"
)
)
*47 (Net
uid 1958,0
decl (Decl
n "sparein0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 136
suid 74,0
)
declText (MLText
uid 1959,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,31700,50100,32900"
st "SIGNAL sparein0             : std_logic_vector(63 DOWNTO 0)"
)
)
*48 (Net
uid 2735,0
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 12
suid 87,0
)
declText (MLText
uid 2736,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*49 (PortIoIn
uid 2920,0
shape (CompositeShape
uid 2921,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2922,0
sl 0
ro 270
xt "127000,32625,128500,33375"
)
(Line
uid 2923,0
sl 0
ro 270
xt "128500,33000,129000,33000"
pts [
"128500,33000"
"129000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2924,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2925,0
va (VaSet
isHidden 1
)
xt "121000,32500,126000,33500"
st "marv_int_ni"
ju 2
blo "126000,33300"
tm "WireNameMgr"
)
)
)
*50 (HdlText
uid 2926,0
optionalChildren [
*51 (EmbeddedText
uid 2931,0
commentText (CommentText
uid 2932,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2933,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "126000,51000,144000,55000"
)
oxt "62000,2000,80000,7000"
text (MLText
uid 2934,0
va (VaSet
font "clean,8,0"
)
xt "126200,51200,143200,53600"
st "
CLIENTEMAC0TXIFGDELAY <= X\"3F\";
CLIENTEMAC0PAUSEREQ   <= '0';
CLIENTEMAC0PAUSEVAL   <= X\"0000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 2927,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "140000,50000,150000,56000"
)
oxt "54000,-8000,57000,-5000"
ttg (MlTextGroup
uid 2928,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 2929,0
va (VaSet
font "charter,8,0"
)
xt "144800,50500,146200,51500"
st "eb5"
blo "144800,51300"
tm "HdlTextNameMgr"
)
*53 (Text
uid 2930,0
va (VaSet
font "charter,8,0"
)
xt "144800,51500,145300,52500"
st "5"
blo "144800,52300"
tm "HdlTextNumberMgr"
)
]
)
)
*54 (PortIoIn
uid 2935,0
shape (CompositeShape
uid 2936,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2937,0
sl 0
ro 270
xt "159000,38625,160500,39375"
)
(Line
uid 2938,0
sl 0
ro 270
xt "160500,39000,161000,39000"
pts [
"160500,39000"
"161000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2939,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2940,0
va (VaSet
isHidden 1
)
xt "153000,38500,158000,39500"
st "mii_tx_clk_i"
ju 2
blo "158000,39300"
tm "WireNameMgr"
)
)
)
*55 (PortIoIn
uid 2947,0
shape (CompositeShape
uid 2948,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2949,0
sl 0
ro 270
xt "159000,34625,160500,35375"
)
(Line
uid 2950,0
sl 0
ro 270
xt "160500,35000,161000,35000"
pts [
"160500,35000"
"161000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2951,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2952,0
va (VaSet
isHidden 1
)
xt "152800,34500,158000,35500"
st "gmii_rx_er_i"
ju 2
blo "158000,35300"
tm "WireNameMgr"
)
)
)
*56 (PortIoIn
uid 2965,0
shape (CompositeShape
uid 2966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2967,0
sl 0
ro 270
xt "159000,37625,160500,38375"
)
(Line
uid 2968,0
sl 0
ro 270
xt "160500,38000,161000,38000"
pts [
"160500,38000"
"161000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2969,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2970,0
va (VaSet
isHidden 1
)
xt "153700,37500,158000,38500"
st "gmii_crs_i"
ju 2
blo "158000,38300"
tm "WireNameMgr"
)
)
)
*57 (PortIoIn
uid 2971,0
shape (CompositeShape
uid 2972,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2973,0
sl 0
ro 270
xt "159000,35625,160500,36375"
)
(Line
uid 2974,0
sl 0
ro 270
xt "160500,36000,161000,36000"
pts [
"160500,36000"
"161000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2975,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2976,0
va (VaSet
isHidden 1
)
xt "152500,35500,158000,36500"
st "gmii_rx_clk_i"
ju 2
blo "158000,36300"
tm "WireNameMgr"
)
)
)
*58 (PortIoIn
uid 2995,0
shape (CompositeShape
uid 2996,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2997,0
sl 0
ro 270
xt "159000,33625,160500,34375"
)
(Line
uid 2998,0
sl 0
ro 270
xt "160500,34000,161000,34000"
pts [
"160500,34000"
"161000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2999,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3000,0
va (VaSet
isHidden 1
)
xt "152500,33500,158000,34500"
st "gmii_rx_dv_i"
ju 2
blo "158000,34300"
tm "WireNameMgr"
)
)
)
*59 (PortIoIn
uid 3001,0
shape (CompositeShape
uid 3002,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3003,0
sl 0
ro 270
xt "159000,32625,160500,33375"
)
(Line
uid 3004,0
sl 0
ro 270
xt "160500,33000,161000,33000"
pts [
"160500,33000"
"161000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3005,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3006,0
va (VaSet
isHidden 1
)
xt "153500,32500,158000,33500"
st "gmii_rxd_i"
ju 2
blo "158000,33300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 3013,0
shape (CompositeShape
uid 3014,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3015,0
sl 0
ro 270
xt "159000,36625,160500,37375"
)
(Line
uid 3016,0
sl 0
ro 270
xt "160500,37000,161000,37000"
pts [
"160500,37000"
"161000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3017,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3018,0
va (VaSet
isHidden 1
)
xt "153700,36500,158000,37500"
st "gmii_col_i"
ju 2
blo "158000,37300"
tm "WireNameMgr"
)
)
)
*61 (MWC
uid 3278,0
optionalChildren [
*62 (CptPort
uid 3287,0
optionalChildren [
*63 (Line
uid 3292,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "197000,21000,198000,21000"
pts [
"197000,21000"
"198000,21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3288,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "196250,20625,197000,21375"
)
tg (CPTG
uid 3289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3290,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "194000,20500,195500,21400"
st "din"
blo "194000,21200"
)
s (Text
uid 3291,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "194000,21400,194000,21400"
blo "194000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 2
)
)
)
*64 (CptPort
uid 3293,0
optionalChildren [
*65 (Line
uid 3298,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "201000,21000,202000,21000"
pts [
"202000,21000"
"201000,21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3294,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "202000,20625,202750,21375"
)
tg (CPTG
uid 3295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3296,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "203000,20500,205000,21400"
st "dout"
ju 2
blo "205000,21200"
)
s (Text
uid 3297,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "205000,21400,205000,21400"
ju 2
blo "205000,21400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 33
)
)
)
*66 (Grouping
uid 3299,0
optionalChildren [
*67 (CommentGraphic
uid 3301,0
shape (CustomPolygon
pts [
"198000,19000"
"201000,21000"
"198000,23000"
"198000,19000"
]
uid 3302,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "198000,19000,201000,23000"
)
oxt "7000,6000,10000,10000"
)
*68 (CommentText
uid 3303,0
shape (Rectangle
uid 3304,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "198000,20000,200250,22000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 3305,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "198125,20550,200125,21450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3300,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "198000,19000,201000,23000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3279,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "197000,19000,202000,23000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3280,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 3281,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,21200,204650,22200"
st "moduleware"
blo "199350,22000"
)
*70 (Text
uid 3282,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,22100,200950,23100"
st "buff"
blo "199350,22900"
)
*71 (Text
uid 3283,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,22200,202050,23200"
st "Ubuff0"
blo "199350,23000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3284,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3285,0
text (MLText
uid 3286,0
va (VaSet
font "clean,8,0"
)
xt "194000,300,194000,300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*72 (MWC
uid 3306,0
optionalChildren [
*73 (CptPort
uid 3315,0
optionalChildren [
*74 (Line
uid 3320,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "197000,17000,198000,17000"
pts [
"197000,17000"
"198000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3316,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "196250,16625,197000,17375"
)
tg (CPTG
uid 3317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3318,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "194000,16500,195500,17400"
st "din"
blo "194000,17200"
)
s (Text
uid 3319,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "194000,17400,194000,17400"
blo "194000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 71
)
)
)
*75 (CptPort
uid 3321,0
optionalChildren [
*76 (Line
uid 3326,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "201000,17000,202000,17000"
pts [
"202000,17000"
"201000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3322,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "202000,16625,202750,17375"
)
tg (CPTG
uid 3323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3324,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "203000,16500,205000,17400"
st "dout"
ju 2
blo "205000,17200"
)
s (Text
uid 3325,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "205000,17400,205000,17400"
ju 2
blo "205000,17400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 38
)
)
)
*77 (Grouping
uid 3327,0
optionalChildren [
*78 (CommentGraphic
uid 3329,0
shape (CustomPolygon
pts [
"198000,15000"
"201000,17000"
"198000,19000"
"198000,15000"
]
uid 3330,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "198000,15000,201000,19000"
)
oxt "7000,6000,10000,10000"
)
*79 (CommentText
uid 3331,0
shape (Rectangle
uid 3332,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "198000,16000,200250,18000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 3333,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "198125,16550,200125,17450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3328,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "198000,15000,201000,19000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3307,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "197000,15000,202000,19000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3308,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 3309,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,17200,204650,18200"
st "moduleware"
blo "199350,18000"
)
*81 (Text
uid 3310,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,18100,200950,19100"
st "buff"
blo "199350,18900"
)
*82 (Text
uid 3311,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,18200,202050,19200"
st "Ubuff2"
blo "199350,19000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3312,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3313,0
text (MLText
uid 3314,0
va (VaSet
font "clean,8,0"
)
xt "194000,-3700,194000,-3700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*83 (MWC
uid 3334,0
optionalChildren [
*84 (CptPort
uid 3343,0
optionalChildren [
*85 (Line
uid 3348,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "197000,19000,198000,19000"
pts [
"197000,19000"
"198000,19000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3344,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "196250,18625,197000,19375"
)
tg (CPTG
uid 3345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3346,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "194000,18500,195500,19400"
st "din"
blo "194000,19200"
)
s (Text
uid 3347,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "194000,19400,194000,19400"
blo "194000,19400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 104
)
)
)
*86 (CptPort
uid 3349,0
optionalChildren [
*87 (Line
uid 3354,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "201750,19000,202000,19000"
pts [
"202000,19000"
"201750,19000"
]
)
*88 (Circle
uid 3355,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "201000,18625,201750,19375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3350,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "202000,18625,202750,19375"
)
tg (CPTG
uid 3351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3352,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "203750,18500,205750,19400"
st "dout"
ju 2
blo "205750,19200"
)
s (Text
uid 3353,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "205750,19400,205750,19400"
ju 2
blo "205750,19400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 42
)
)
)
*89 (CommentGraphic
uid 3356,0
shape (CustomPolygon
pts [
"198000,17000"
"201000,19000"
"198000,21000"
"198000,17000"
]
uid 3357,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "198000,17000,201000,21000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3335,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "197000,17000,202000,21000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3336,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 3337,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,19200,204650,20200"
st "moduleware"
blo "199350,20000"
)
*91 (Text
uid 3338,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,20100,200550,21100"
st "inv"
blo "199350,20900"
)
*92 (Text
uid 3339,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "199350,20200,200950,21200"
st "U_1"
blo "199350,21000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3340,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3341,0
text (MLText
uid 3342,0
va (VaSet
font "clean,8,0"
)
xt "194000,-1700,194000,-1700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*93 (PortIoOut
uid 3387,0
shape (CompositeShape
uid 3388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3389,0
sl 0
ro 270
xt "213500,18625,215000,19375"
)
(Line
uid 3390,0
sl 0
ro 270
xt "213000,19000,213500,19000"
pts [
"213000,19000"
"213500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3391,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3392,0
va (VaSet
isHidden 1
)
xt "216000,18500,222100,19500"
st "marv_reset_no"
blo "216000,19300"
tm "WireNameMgr"
)
)
)
*94 (PortIoOut
uid 3393,0
shape (CompositeShape
uid 3394,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3395,0
sl 0
ro 270
xt "213500,16625,215000,17375"
)
(Line
uid 3396,0
sl 0
ro 270
xt "213000,17000,213500,17000"
pts [
"213000,17000"
"213500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3397,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3398,0
va (VaSet
isHidden 1
)
xt "216000,16500,221700,17500"
st "marv_coma_o"
blo "216000,17300"
tm "WireNameMgr"
)
)
)
*95 (PortIoOut
uid 3399,0
shape (CompositeShape
uid 3400,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3401,0
sl 0
ro 270
xt "213500,20625,215000,21375"
)
(Line
uid 3402,0
sl 0
ro 270
xt "213000,21000,213500,21000"
pts [
"213000,21000"
"213500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3403,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3404,0
va (VaSet
isHidden 1
)
xt "216000,20500,222300,21500"
st "gmii_gtx_clk_o"
blo "216000,21300"
tm "WireNameMgr"
)
)
)
*96 (PortIoOut
uid 3411,0
shape (CompositeShape
uid 3412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3413,0
sl 0
ro 270
xt "219500,43625,221000,44375"
)
(Line
uid 3414,0
sl 0
ro 270
xt "219000,44000,219500,44000"
pts [
"219000,44000"
"219500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3415,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3416,0
va (VaSet
isHidden 1
)
xt "222000,43500,227300,44500"
st "marv_mdc_o"
blo "222000,44300"
tm "WireNameMgr"
)
)
)
*97 (PortIoOut
uid 3417,0
shape (CompositeShape
uid 3418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3419,0
sl 0
ro 270
xt "219500,34625,221000,35375"
)
(Line
uid 3420,0
sl 0
ro 270
xt "219000,35000,219500,35000"
pts [
"219000,35000"
"219500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3421,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3422,0
va (VaSet
isHidden 1
)
xt "222000,34500,227500,35500"
st "gmii_tx_er_o"
blo "222000,35300"
tm "WireNameMgr"
)
)
)
*98 (PortIoOut
uid 3423,0
shape (CompositeShape
uid 3424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3425,0
sl 0
ro 270
xt "219500,33625,221000,34375"
)
(Line
uid 3426,0
sl 0
ro 270
xt "219000,34000,219500,34000"
pts [
"219000,34000"
"219500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3427,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3428,0
va (VaSet
isHidden 1
)
xt "222000,33500,227700,34500"
st "gmii_tx_en_o"
blo "222000,34300"
tm "WireNameMgr"
)
)
)
*99 (PortIoOut
uid 3429,0
shape (CompositeShape
uid 3430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3431,0
sl 0
ro 270
xt "219500,32625,221000,33375"
)
(Line
uid 3432,0
sl 0
ro 270
xt "219000,33000,219500,33000"
pts [
"219000,33000"
"219500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3433,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3434,0
va (VaSet
isHidden 1
)
xt "222000,32500,226800,33500"
st "gmii_txd_o"
blo "222000,33300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 3850,0
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 33
suid 91,0
)
declText (MLText
uid 3851,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23600,1200"
st "gmii_gtx_clk_o            : std_logic -- ETH_GTX_CLK"
)
)
*101 (Net
uid 3852,0
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 10
suid 92,0
)
declText (MLText
uid 3853,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,30200,1200"
st "gmii_rxd_i                : std_logic_vector(7 downto 0) -- ETH_RXD"
)
)
*102 (Net
uid 3854,0
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 8
suid 93,0
)
declText (MLText
uid 3855,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_rx_dv_i              : std_logic -- ETH_DV"
)
)
*103 (Net
uid 3856,0
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 9
suid 94,0
)
declText (MLText
uid 3857,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20100,1200"
st "gmii_rx_er_i              : std_logic -- ETH_ER"
)
)
*104 (Net
uid 3858,0
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 7
suid 95,0
)
declText (MLText
uid 3859,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15200,1200"
st "gmii_rx_clk_i             : std_logic"
)
)
*105 (Net
uid 3860,0
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 5
suid 96,0
)
declText (MLText
uid 3861,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_col_i                : std_logic -- ETH_COL"
)
)
*106 (Net
uid 3862,0
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 6
suid 97,0
)
declText (MLText
uid 3863,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20400,1200"
st "gmii_crs_i                : std_logic -- ETH_CRS"
)
)
*107 (Net
uid 3892,0
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 65
suid 112,0
)
declText (MLText
uid 3893,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,162600,101500,163800"
st "signal EMAC0CLIENTRXSTATS        : std_logic_vector(6 downto 0)"
)
)
*108 (Net
uid 3894,0
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 67
suid 113,0
)
declText (MLText
uid 3895,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,163800,93000,165000"
st "signal EMAC0CLIENTRXSTATSVLD     : std_logic"
)
)
*109 (Net
uid 3896,0
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 66
suid 114,0
)
declText (MLText
uid 3897,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,165000,94300,166200"
st "signal EMAC0CLIENTRXSTATSBYTEVLD : std_logic"
)
)
*110 (Net
uid 3900,0
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 64
suid 116,0
)
declText (MLText
uid 3901,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,156600,102300,157800"
st "signal CLIENTEMAC0TXIFGDELAY     : std_logic_vector(7 downto 0)"
)
)
*111 (Net
uid 3902,0
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 68
suid 117,0
)
declText (MLText
uid 3903,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,166200,91900,167400"
st "signal EMAC0CLIENTTXSTATS        : std_logic"
)
)
*112 (Net
uid 3904,0
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 70
suid 118,0
)
declText (MLText
uid 3905,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,167400,92900,168600"
st "signal EMAC0CLIENTTXSTATSVLD     : std_logic"
)
)
*113 (Net
uid 3906,0
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 69
suid 119,0
)
declText (MLText
uid 3907,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,168600,94200,169800"
st "signal EMAC0CLIENTTXSTATSBYTEVLD : std_logic"
)
)
*114 (Net
uid 3908,0
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
o 62
suid 120,0
)
declText (MLText
uid 3909,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,157800,92700,159000"
st "signal CLIENTEMAC0PAUSEREQ       : std_logic"
)
)
*115 (Net
uid 3910,0
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 63
suid 121,0
)
declText (MLText
uid 3911,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,159000,102600,160200"
st "signal CLIENTEMAC0PAUSEVAL       : std_logic_vector(15 downto 0)"
)
)
*116 (Net
uid 3912,0
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 36
suid 122,0
)
declText (MLText
uid 3913,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,30300,2400"
st "-- GMII Interface - EMAC0
gmii_txd_o                : std_logic_vector(7 downto 0) -- ETH_TXD"
)
)
*117 (Net
uid 3914,0
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 34
suid 123,0
)
declText (MLText
uid 3915,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20500,1200"
st "gmii_tx_en_o              : std_logic -- ETH_EN"
)
)
*118 (Net
uid 3916,0
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 35
suid 124,0
)
declText (MLText
uid 3917,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20300,1200"
st "gmii_tx_er_o              : std_logic -- ETH_ER"
)
)
*119 (Net
uid 3918,0
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 84
suid 125,0
)
declText (MLText
uid 3919,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20000,2400"
st "-- client interface clocking signals - EMAC0
signal gmii_tx_clk_o             : std_logic"
)
)
*120 (Net
uid 3920,0
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 41
suid 126,0
)
declText (MLText
uid 3921,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,22100,2400"
st "-- MDIO Interface - EMAC0
marv_mdc_o                : std_logic -- ETH_MDC"
)
)
*121 (Net
uid 3938,0
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 38
suid 135,0
)
declText (MLText
uid 3939,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,24200,1200"
st "marv_coma_o               : std_logic -- ETH_GTX_CLK"
)
)
*122 (Net
uid 3940,0
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 42
suid 136,0
)
declText (MLText
uid 3941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,23800,1200"
st "marv_reset_no             : std_logic -- ETH_GTX_CLK"
)
)
*123 (Net
uid 3942,0
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 137,0
)
declText (MLText
uid 3943,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,20900,1200"
st "marv_int_ni               : std_logic -- ETH_CRS"
)
)
*124 (Net
uid 3946,0
decl (Decl
n "rst"
t "std_logic"
o 104
suid 139,0
)
declText (MLText
uid 3947,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,21900,7200"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset
rst                       : std_logic"
)
)
*125 (Net
uid 3948,0
decl (Decl
n "cu_tx_ack"
t "std_logic"
o 77
suid 140,0
)
declText (MLText
uid 3949,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17000,1200"
st "signal tx_ack                    : std_logic"
)
)
*126 (Net
uid 3950,0
decl (Decl
n "cu_tx_collision"
t "std_logic"
o 78
suid 141,0
)
declText (MLText
uid 3951,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,17600,1200"
st "signal tx_collision              : std_logic"
)
)
*127 (Net
uid 3952,0
decl (Decl
n "cu_tx_retransmit"
t "std_logic"
o 80
suid 142,0
)
declText (MLText
uid 3953,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18000,1200"
st "signal tx_retransmit             : std_logic"
)
)
*128 (Net
uid 3956,0
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 15
suid 144,0
)
declText (MLText
uid 3957,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,14900,1200"
st "mii_tx_clk_i              : std_logic"
)
)
*129 (Net
uid 3958,0
decl (Decl
n "cu_rx_overflow"
t "std_logic"
o 75
suid 145,0
)
declText (MLText
uid 3959,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18100,1200"
st "signal rx_overflow               : std_logic"
)
)
*130 (Net
uid 3962,0
decl (Decl
n "cu_tx_overflow"
t "std_logic"
o 79
suid 147,0
)
declText (MLText
uid 3963,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,18000,1200"
st "signal tx_overflow               : std_logic"
)
)
*131 (HdlText
uid 5082,0
optionalChildren [
*132 (EmbeddedText
uid 5087,0
commentText (CommentText
uid 5088,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5089,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "126000,41000,144000,47000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5090,0
va (VaSet
font "clean,8,0"
)
xt "126200,41200,144200,46000"
st "
-- eb1 1
sm_host_req     <= '0';
sm_host_addr    <= (others => '0');
sm_host_opcode  <= \"00\";
sm_host_wrdata <= (others => '0');
sm_host_miimsel <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 5083,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "140000,40000,150000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5084,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 5085,0
va (VaSet
font "charter,8,0"
)
xt "144300,43000,145700,44000"
st "eb2"
blo "144300,43800"
tm "HdlTextNameMgr"
)
*134 (Text
uid 5086,0
va (VaSet
font "charter,8,0"
)
xt "144300,44000,144800,45000"
st "2"
blo "144300,44800"
tm "HdlTextNumberMgr"
)
]
)
)
*135 (Net
uid 5131,0
decl (Decl
n "sm_host_opcode"
t "std_logic_vector"
b "(1 downto 0)"
o 133
suid 185,0
)
declText (MLText
uid 5132,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*136 (Net
uid 5133,0
decl (Decl
n "sm_host_addr"
t "std_logic_vector"
b "(9 downto 0)"
o 131
suid 186,0
)
declText (MLText
uid 5134,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*137 (Net
uid 5135,0
decl (Decl
n "sm_host_wrdata"
t "std_logic_vector"
b "(31 downto 0)"
o 135
suid 187,0
)
declText (MLText
uid 5136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*138 (Net
uid 5137,0
decl (Decl
n "sm_host_req"
t "std_logic"
o 134
suid 188,0
)
declText (MLText
uid 5138,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*139 (Net
uid 5139,0
decl (Decl
n "sm_host_miimsel"
t "std_logic"
o 132
suid 189,0
)
declText (MLText
uid 5140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*140 (PortIoIn
uid 5880,0
shape (CompositeShape
uid 5881,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5882,0
sl 0
ro 270
xt "159000,30625,160500,31375"
)
(Line
uid 5883,0
sl 0
ro 270
xt "160500,31000,161000,31000"
pts [
"160500,31000"
"161000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5884,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5885,0
va (VaSet
isHidden 1
)
xt "153900,30500,158000,31500"
st "clk_idelay"
ju 2
blo "158000,31300"
tm "WireNameMgr"
)
)
)
*141 (PortIoIn
uid 6136,0
shape (CompositeShape
uid 6137,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6138,0
sl 0
ro 90
xt "417500,10625,419000,11375"
)
(Line
uid 6139,0
sl 0
ro 90
xt "417000,11000,417500,11000"
pts [
"417500,11000"
"417000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6140,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6141,0
va (VaSet
isHidden 1
)
xt "420000,10500,425300,11500"
st "rx_fifo_rst_i"
blo "420000,11300"
tm "WireNameMgr"
)
)
)
*142 (Net
uid 6382,0
decl (Decl
n "tx_dst_rdy_usb"
t "std_logic"
o 140
suid 219,0
)
declText (MLText
uid 6383,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*143 (Net
uid 6388,0
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 26
suid 222,0
)
declText (MLText
uid 6389,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*144 (Net
uid 6428,0
decl (Decl
n "txll_sof_net"
t "std_logic"
o 158
suid 226,0
)
declText (MLText
uid 6429,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*145 (Net
uid 6430,0
decl (Decl
n "txll_eof_net"
t "std_logic"
o 155
suid 227,0
)
declText (MLText
uid 6431,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*146 (Net
uid 6432,0
decl (Decl
n "txll_src_rdy_net"
t "std_logic"
o 161
suid 228,0
)
declText (MLText
uid 6433,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*147 (Net
uid 6464,0
decl (Decl
n "txll_data_net"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 147
suid 230,0
)
declText (MLText
uid 6465,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*148 (Net
uid 6592,0
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 18
suid 248,0
)
declText (MLText
uid 6593,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*149 (Net
uid 6612,0
decl (Decl
n "rxll_data_cu"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- address swap receiver connections - EMAC0"
preAdd 0
o 114
suid 258,0
)
declText (MLText
uid 6613,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*150 (Net
uid 6662,0
decl (Decl
n "rxll_sof_cu_n"
t "std_logic"
o 123
suid 267,0
)
declText (MLText
uid 6663,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*151 (Net
uid 6664,0
decl (Decl
n "rxll_eof_cu_n"
t "std_logic"
o 120
suid 268,0
)
declText (MLText
uid 6665,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*152 (Net
uid 6666,0
decl (Decl
n "rxll_src_rdy_cu_n"
t "std_logic"
o 126
suid 269,0
)
declText (MLText
uid 6667,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*153 (Net
uid 6668,0
decl (Decl
n "rxll_dst_rdy_cu_n"
t "std_logic"
o 117
suid 270,0
)
declText (MLText
uid 6669,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*154 (Net
uid 6678,0
decl (Decl
n "txll_dst_rdy_cu_n"
t "std_logic"
o 150
suid 271,0
)
declText (MLText
uid 6679,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*155 (Net
uid 6688,0
decl (Decl
n "txll_eof_cu_n"
t "std_logic"
o 154
suid 276,0
)
declText (MLText
uid 6689,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*156 (Net
uid 6690,0
decl (Decl
n "txll_sof_cu_n"
t "std_logic"
o 157
suid 277,0
)
declText (MLText
uid 6691,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*157 (Net
uid 6692,0
decl (Decl
n "txll_src_rdy_cu_n"
t "std_logic"
o 160
suid 278,0
)
declText (MLText
uid 6693,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*158 (MWC
uid 6819,0
optionalChildren [
*159 (CptPort
uid 6806,0
optionalChildren [
*160 (Line
uid 6810,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "221000,77000,222000,77000"
pts [
"221000,77000"
"222000,77000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6807,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "220250,76625,221000,77375"
)
tg (CPTG
uid 6808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6809,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "218000,76500,219500,77400"
st "din"
blo "218000,77200"
)
s (Text
uid 6828,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "218000,77400,218000,77400"
blo "218000,77400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 123
suid 1,0
)
)
)
*161 (CptPort
uid 6811,0
optionalChildren [
*162 (Line
uid 6815,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "225750,77000,226000,77000"
pts [
"226000,77000"
"225750,77000"
]
)
*163 (Circle
uid 6816,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "225000,76625,225750,77375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6812,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "226000,76625,226750,77375"
)
tg (CPTG
uid 6813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6814,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "227750,76500,229750,77400"
st "dout"
ju 2
blo "229750,77200"
)
s (Text
uid 6829,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "229750,77400,229750,77400"
ju 2
blo "229750,77400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 122
suid 2,0
)
)
)
*164 (CommentGraphic
uid 6817,0
shape (CustomPolygon
pts [
"222000,75000"
"225000,77000"
"222000,79000"
"222000,75000"
]
uid 6818,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "222000,75000,225000,79000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6820,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "221000,75000,226000,79000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6821,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
uid 6822,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,75200,227850,76100"
st "moduleware"
blo "222350,75900"
)
*166 (Text
uid 6823,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,76100,223850,77000"
st "inv"
blo "222350,76800"
)
*167 (Text
uid 6824,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,76100,223850,77000"
st "U_2"
blo "222350,76800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6825,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6826,0
text (MLText
uid 6827,0
va (VaSet
font "courier,8,0"
)
xt "218000,56300,218000,56300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*168 (MWC
uid 6830,0
optionalChildren [
*169 (CptPort
uid 6839,0
optionalChildren [
*170 (Line
uid 6844,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "221000,78000,222000,78000"
pts [
"221000,78000"
"222000,78000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6840,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "220250,77625,221000,78375"
)
tg (CPTG
uid 6841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6842,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "218000,77500,219500,78400"
st "din"
blo "218000,78200"
)
s (Text
uid 6843,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "218000,78400,218000,78400"
blo "218000,78400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 120
)
)
)
*171 (CptPort
uid 6845,0
optionalChildren [
*172 (Line
uid 6850,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "225750,78000,226000,78000"
pts [
"226000,78000"
"225750,78000"
]
)
*173 (Circle
uid 6851,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "225000,77625,225750,78375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6846,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "226000,77625,226750,78375"
)
tg (CPTG
uid 6847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6848,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "227750,77500,229750,78400"
st "dout"
ju 2
blo "229750,78200"
)
s (Text
uid 6849,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "229750,78400,229750,78400"
ju 2
blo "229750,78400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 119
)
)
)
*174 (CommentGraphic
uid 6852,0
shape (CustomPolygon
pts [
"222000,76000"
"225000,78000"
"222000,80000"
"222000,76000"
]
uid 6853,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "222000,76000,225000,80000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6831,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "221000,76000,226000,80000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6832,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 6833,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,76200,227850,77100"
st "moduleware"
blo "222350,76900"
)
*176 (Text
uid 6834,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,77100,223850,78000"
st "inv"
blo "222350,77800"
)
*177 (Text
uid 6835,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,77100,223850,78000"
st "U_3"
blo "222350,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6836,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6837,0
text (MLText
uid 6838,0
va (VaSet
font "courier,8,0"
)
xt "218000,57300,218000,57300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*178 (MWC
uid 6854,0
optionalChildren [
*179 (CptPort
uid 6863,0
optionalChildren [
*180 (Line
uid 6868,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "221000,76000,222000,76000"
pts [
"221000,76000"
"222000,76000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6864,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "220250,75625,221000,76375"
)
tg (CPTG
uid 6865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6866,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "218000,75500,219500,76400"
st "din"
blo "218000,76200"
)
s (Text
uid 6867,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "218000,76400,218000,76400"
blo "218000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 126
)
)
)
*181 (CptPort
uid 6869,0
optionalChildren [
*182 (Line
uid 6874,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "225750,76000,226000,76000"
pts [
"226000,76000"
"225750,76000"
]
)
*183 (Circle
uid 6875,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "225000,75625,225750,76375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6870,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "226000,75625,226750,76375"
)
tg (CPTG
uid 6871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6872,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "227750,75500,229750,76400"
st "dout"
ju 2
blo "229750,76200"
)
s (Text
uid 6873,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "229750,76400,229750,76400"
ju 2
blo "229750,76400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 125
)
)
)
*184 (CommentGraphic
uid 6876,0
shape (CustomPolygon
pts [
"222000,74000"
"225000,76000"
"222000,78000"
"222000,74000"
]
uid 6877,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "222000,74000,225000,78000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6855,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "221000,74000,226000,78000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6856,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
uid 6857,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,74200,227850,75100"
st "moduleware"
blo "222350,74900"
)
*186 (Text
uid 6858,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,75100,223850,76000"
st "inv"
blo "222350,75800"
)
*187 (Text
uid 6859,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,75100,223850,76000"
st "U_4"
blo "222350,75800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6860,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6861,0
text (MLText
uid 6862,0
va (VaSet
font "courier,8,0"
)
xt "218000,55300,218000,55300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*188 (MWC
uid 6878,0
optionalChildren [
*189 (CptPort
uid 6887,0
optionalChildren [
*190 (Line
uid 6892,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "225000,79000,226000,79000"
pts [
"226000,79000"
"225000,79000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6888,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "226000,78625,226750,79375"
)
tg (CPTG
uid 6889,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6890,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "676750,78500,678250,79400"
st "din"
ju 2
blo "678250,79200"
)
s (Text
uid 6891,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "678250,79400,678250,79400"
ju 2
blo "678250,79400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 116
)
)
)
*191 (CptPort
uid 6893,0
optionalChildren [
*192 (Line
uid 6898,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "221000,79000,221250,79000"
pts [
"221000,79000"
"221250,79000"
]
)
*193 (Circle
uid 6899,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "221250,78625,222000,79375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6894,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "220250,78625,221000,79375"
)
tg (CPTG
uid 6895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6896,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "675000,78500,677000,79400"
st "dout"
blo "675000,79200"
)
s (Text
uid 6897,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "675000,79400,675000,79400"
blo "675000,79400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 117
)
)
)
*194 (CommentGraphic
uid 6900,0
shape (CustomPolygon
pts [
"225000,77000"
"225000,81000"
"222000,79000"
"225000,77000"
]
uid 6901,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "222000,77000,225000,81000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6879,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "221000,77000,226000,81000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
uid 6881,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,77200,227850,78100"
st "moduleware"
blo "222350,77900"
)
*196 (Text
uid 6882,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,78100,223850,79000"
st "inv"
blo "222350,78800"
)
*197 (Text
uid 6883,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "222350,78100,223850,79000"
st "U_5"
blo "222350,78800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6884,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6885,0
text (MLText
uid 6886,0
va (VaSet
font "courier,8,0"
)
xt "218000,58300,218000,58300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*198 (Net
uid 6934,0
decl (Decl
n "rxll_dst_rdy_cu"
t "std_logic"
o 116
suid 291,0
)
declText (MLText
uid 6935,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*199 (Net
uid 6936,0
decl (Decl
n "rxll_src_rdy_cu"
t "std_logic"
o 125
suid 292,0
)
declText (MLText
uid 6937,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*200 (Net
uid 6938,0
decl (Decl
n "rxll_eof_cu"
t "std_logic"
o 119
suid 293,0
)
declText (MLText
uid 6939,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*201 (Net
uid 6940,0
decl (Decl
n "rxll_sof_cu"
t "std_logic"
o 122
suid 294,0
)
declText (MLText
uid 6941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*202 (HdlText
uid 7615,0
optionalChildren [
*203 (EmbeddedText
uid 7728,0
commentText (CommentText
uid 7729,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 7730,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "267000,109000,298000,128000"
)
oxt "0,0,18000,5000"
text (MLText
uid 7731,0
va (VaSet
font "clean,8,0"
)
xt "267200,109200,294200,123600"
st "
-- eb1 1                                        


stat_word_cu_o(15 downto 12) <=  cu_txll_fifo_status;
stat_word_cu_o(11) <=  cu_tx_collision;
stat_word_cu_o(10) <=  cu_tx_retransmit;
stat_word_cu_o(9) <=  cu_tx_overflow;
stat_word_cu_o(8) <=  cu_tx_ack;

stat_word_cu_o(7 downto 4) <= cu_rxll_fifo_status;
stat_word_cu_o(3) <= cu_rx_goodframe;
stat_word_cu_o(2) <= cu_rx_overflow;
stat_word_cu_o(1) <= cu_rx_framedrop;
stat_word_cu_o(0) <= cu_rx_dvld;





"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 19000
visibleWidth 31000
)
)
)
]
shape (Rectangle
uid 7616,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "272000,91000,286000,109000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7617,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 7618,0
va (VaSet
font "charter,8,0"
)
xt "275300,95000,276700,96000"
st "eb1"
blo "275300,95800"
tm "HdlTextNameMgr"
)
*205 (Text
uid 7619,0
va (VaSet
font "charter,8,0"
)
xt "275300,96000,275800,97000"
st "1"
blo "275300,96800"
tm "HdlTextNumberMgr"
)
]
)
)
*206 (Net
uid 7692,0
decl (Decl
n "cu_rxll_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
o 76
suid 301,0
)
declText (MLText
uid 7693,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*207 (Net
uid 7698,0
decl (Decl
n "cu_rx_framedrop"
t "std_logic"
o 73
suid 304,0
)
declText (MLText
uid 7699,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*208 (Net
uid 7746,0
decl (Decl
n "cu_txll_fifo_status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 81
suid 308,0
)
declText (MLText
uid 7747,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*209 (PortIoIn
uid 11726,0
shape (CompositeShape
uid 11727,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11728,0
sl 0
ro 270
xt "163000,125625,164500,126375"
)
(Line
uid 11729,0
sl 0
ro 270
xt "164500,126000,165000,126000"
pts [
"164500,126000"
"165000,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11730,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11731,0
va (VaSet
isHidden 1
)
xt "159200,125500,162000,126500"
st "usb_rst"
ju 2
blo "162000,126300"
tm "WireNameMgr"
)
)
)
*210 (PortIoIn
uid 11732,0
shape (CompositeShape
uid 11733,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11734,0
sl 0
ro 270
xt "163000,126625,164500,127375"
)
(Line
uid 11735,0
sl 0
ro 270
xt "164500,127000,165000,127000"
pts [
"164500,127000"
"165000,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11736,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11737,0
va (VaSet
isHidden 1
)
xt "159200,126500,162000,127500"
st "usb_clk"
ju 2
blo "162000,127300"
tm "WireNameMgr"
)
)
)
*211 (Net
uid 11742,0
decl (Decl
n "usb_rd_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 163
suid 315,0
)
declText (MLText
uid 11743,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*212 (Net
uid 11750,0
decl (Decl
n "usb_wr_sof"
t "std_logic"
preAdd 0
posAdd 0
o 171
suid 316,0
)
declText (MLText
uid 11751,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*213 (Net
uid 11758,0
decl (Decl
n "usb_wr_eof"
t "std_logic"
preAdd 0
posAdd 0
o 170
suid 317,0
)
declText (MLText
uid 11759,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*214 (Net
uid 11766,0
decl (Decl
n "usb_wr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 168
suid 318,0
)
declText (MLText
uid 11767,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*215 (Net
uid 11774,0
decl (Decl
n "usb_wrl_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 172
suid 319,0
)
declText (MLText
uid 11775,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*216 (Net
uid 11782,0
decl (Decl
n "usb_wr_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 169
suid 320,0
)
declText (MLText
uid 11783,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*217 (Net
uid 11790,0
decl (Decl
n "usb_rd_eof"
t "std_logic"
preAdd 0
posAdd 0
o 165
suid 321,0
)
declText (MLText
uid 11791,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*218 (Net
uid 11798,0
decl (Decl
n "usb_rd_sof"
t "std_logic"
o 166
suid 322,0
)
declText (MLText
uid 11799,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*219 (Net
uid 11814,0
decl (Decl
n "usb_rd_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 164
suid 324,0
)
declText (MLText
uid 11815,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*220 (Net
uid 11822,0
decl (Decl
n "usb_rd_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 167
suid 325,0
)
declText (MLText
uid 11823,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*221 (MWC
uid 14573,0
optionalChildren [
*222 (CptPort
uid 14540,0
optionalChildren [
*223 (Line
uid 14544,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "292000,59000,293000,59000"
pts [
"293000,59000"
"292000,59000"
]
)
*224 (Property
uid 14545,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14541,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "293000,58625,293750,59375"
)
tg (CPTG
uid 14542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14543,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "293551,58527,295551,59427"
st "dout"
ju 2
blo "295551,59227"
)
s (Text
uid 14583,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "295551,59427,295551,59427"
ju 2
blo "295551,59427"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 151
suid 2,0
)
)
)
*225 (CptPort
uid 14551,0
optionalChildren [
*226 (Line
uid 14555,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "291000,56000,291000,57667"
pts [
"291000,56000"
"291000,57667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14552,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "290625,55250,291375,56000"
)
tg (CPTG
uid 14553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14554,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "290527,53433,291427,54933"
st "sel"
ju 2
blo "291227,53433"
)
s (Text
uid 14585,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "291427,53433,291427,53433"
ju 2
blo "291427,53433"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 90
suid 4,0
)
)
)
*227 (CommentGraphic
uid 14556,0
shape (CustomPolygon
pts [
"290000,57000"
"292000,58334"
"292000,59666"
"290000,61000"
"290000,57000"
]
uid 14557,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "290000,57000,292000,61000"
)
oxt "7000,7000,9000,11000"
)
*228 (CommentGraphic
uid 14558,0
optionalChildren [
*229 (Property
uid 14560,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"290000,61000"
"290000,61000"
]
uid 14559,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "290000,61000,290000,61000"
)
oxt "7000,11000,7000,11000"
)
*230 (CommentGraphic
uid 14561,0
optionalChildren [
*231 (Property
uid 14563,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"290000,57000"
"290000,57000"
]
uid 14562,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "290000,57000,290000,57000"
)
oxt "7000,7000,7000,7000"
)
*232 (CommentText
uid 14564,0
shape (Rectangle
uid 14565,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "290000,57494,292000,59000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 14566,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290200,57694,291200,58594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*233 (CommentText
uid 14567,0
shape (Rectangle
uid 14568,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "290002,59444,292000,61000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 14569,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290202,59644,291202,60544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*234 (CommentText
uid 14570,0
shape (Rectangle
uid 14571,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "290111,58483,292111,59483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 14572,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290311,58683,291811,59583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
*235 (CptPort
uid 57634,0
optionalChildren [
*236 (Line
uid 57639,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "289000,58000,290000,58000"
pts [
"289000,58000"
"290000,58000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 57635,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "288250,57625,289000,58375"
)
tg (CPTG
uid 57636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57637,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "290000,57100,292000,58000"
st "din0"
blo "290000,57800"
)
s (Text
uid 57638,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290000,58000,290000,58000"
blo "290000,58000"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 152
suid 1,0
)
)
)
*237 (CptPort
uid 57640,0
optionalChildren [
*238 (Line
uid 57645,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "289000,60000,290000,60000"
pts [
"289000,60000"
"290000,60000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 57641,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "288250,59625,289000,60375"
)
tg (CPTG
uid 57642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57643,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "290000,59100,292000,60000"
st "din1"
blo "290000,59800"
)
s (Text
uid 57644,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290000,60000,290000,60000"
blo "290000,60000"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 149
suid 3,0
)
)
)
]
shape (Rectangle
uid 14574,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "289000,56000,293000,62000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 14575,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 14576,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "291350,59200,296850,60100"
st "moduleware"
blo "291350,59900"
)
*240 (Text
uid 14577,0
va (VaSet
font "courier,8,0"
)
xt "291350,60100,292850,61000"
st "mux"
blo "291350,60800"
)
*241 (Text
uid 14578,0
va (VaSet
font "courier,8,0"
)
xt "291350,61000,294850,61900"
st "Unetmux"
blo "291350,61700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14579,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14580,0
text (MLText
uid 14581,0
va (VaSet
font "courier,8,0"
)
xt "286000,36300,286000,36300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*242 (Net
uid 14586,0
decl (Decl
n "txll_dst_rdy_net"
t "std_logic"
o 151
suid 330,0
)
declText (MLText
uid 14587,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*243 (MWC
uid 14961,0
optionalChildren [
*244 (CptPort
uid 14970,0
optionalChildren [
*245 (Line
uid 14975,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "383000,68000,384000,68000"
pts [
"383000,68000"
"384000,68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14971,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382250,67625,383000,68375"
)
tg (CPTG
uid 14972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14973,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "380279,67551,382279,68451"
st "din0"
blo "380279,68251"
)
s (Text
uid 14974,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "380279,68451,380279,68451"
blo "380279,68451"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 139
)
)
)
*246 (CptPort
uid 14976,0
optionalChildren [
*247 (Line
uid 14981,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "386000,69000,387000,69000"
pts [
"387000,69000"
"386000,69000"
]
)
*248 (Property
uid 14982,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14977,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "387000,68625,387750,69375"
)
tg (CPTG
uid 14978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14979,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "387551,68527,389551,69427"
st "dout"
ju 2
blo "389551,69227"
)
s (Text
uid 14980,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "389551,69427,389551,69427"
ju 2
blo "389551,69427"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 57
)
)
)
*249 (CptPort
uid 14983,0
optionalChildren [
*250 (Line
uid 14988,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "383000,70000,384000,70000"
pts [
"383000,70000"
"384000,70000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14984,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "382250,69625,383000,70375"
)
tg (CPTG
uid 14985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14986,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "380279,69503,382279,70403"
st "din1"
blo "380279,70203"
)
s (Text
uid 14987,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "380279,70403,380279,70403"
blo "380279,70403"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 140
)
)
)
*251 (CptPort
uid 14989,0
optionalChildren [
*252 (Line
uid 14994,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "385000,66000,385000,67667"
pts [
"385000,66000"
"385000,67667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14990,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "384625,65250,385375,66000"
)
tg (CPTG
uid 14991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14992,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "384527,63433,385427,64933"
st "sel"
ju 2
blo "385227,63433"
)
s (Text
uid 14993,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "385427,63433,385427,63433"
ju 2
blo "385427,63433"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 92
)
)
)
*253 (CommentGraphic
uid 14995,0
shape (CustomPolygon
pts [
"384000,67000"
"386000,68334"
"386000,69666"
"384000,71000"
"384000,67000"
]
uid 14996,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "384000,67000,386000,71000"
)
oxt "7000,7000,9000,11000"
)
*254 (CommentGraphic
uid 14997,0
optionalChildren [
*255 (Property
uid 14999,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"384000,71000"
"384000,71000"
]
uid 14998,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "384000,71000,384000,71000"
)
oxt "7000,11000,7000,11000"
)
*256 (CommentGraphic
uid 15000,0
optionalChildren [
*257 (Property
uid 15002,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"384000,67000"
"384000,67000"
]
uid 15001,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "384000,67000,384000,67000"
)
oxt "7000,7000,7000,7000"
)
*258 (CommentText
uid 15003,0
shape (Rectangle
uid 15004,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384000,67494,386000,69000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 15005,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "384200,67694,385200,68594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*259 (CommentText
uid 15006,0
shape (Rectangle
uid 15007,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384002,69444,386000,71000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 15008,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "384202,69644,385202,70544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*260 (CommentText
uid 15009,0
shape (Rectangle
uid 15010,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "384111,68483,386111,69483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 15011,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "384311,68683,385811,69583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 14962,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "383000,66000,387000,72000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 14963,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
uid 14964,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "384350,70200,389850,71100"
st "moduleware"
blo "384350,70900"
)
*262 (Text
uid 14965,0
va (VaSet
font "courier,8,0"
)
xt "384350,71100,385850,72000"
st "mux"
blo "384350,71800"
)
*263 (Text
uid 14966,0
va (VaSet
font "courier,8,0"
)
xt "384350,72000,388350,72900"
st "Unetmux1"
blo "384350,72700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14967,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14968,0
text (MLText
uid 14969,0
va (VaSet
font "courier,8,0"
)
xt "380000,48300,380000,48300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*264 (Net
uid 15030,0
decl (Decl
n "tx_dst_rdy_net"
t "std_logic"
o 139
suid 340,0
)
declText (MLText
uid 15031,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*265 (Net
uid 16940,0
decl (Decl
n "net_sof"
t "std_logic"
o 99
suid 354,0
)
declText (MLText
uid 16941,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*266 (Net
uid 16942,0
decl (Decl
n "net_eof"
t "std_logic"
o 97
suid 355,0
)
declText (MLText
uid 16943,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*267 (Net
uid 16944,0
decl (Decl
n "net_src_rdy"
t "std_logic"
o 101
suid 356,0
)
declText (MLText
uid 16945,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*268 (Net
uid 16946,0
decl (Decl
n "net_dst_rdy"
t "std_logic"
o 95
suid 357,0
)
declText (MLText
uid 16947,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*269 (Net
uid 16948,0
decl (Decl
n "net_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 93
suid 358,0
)
declText (MLText
uid 16949,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*270 (MWC
uid 17144,0
optionalChildren [
*271 (CptPort
uid 17135,0
optionalChildren [
*272 (Line
uid 17139,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "207000,149000,207000,149000"
pts [
"207000,149000"
"207000,149000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 17136,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "207000,148625,207750,149375"
)
tg (CPTG
uid 17137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17138,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "207791,148544,209791,149444"
st "dout"
ju 2
blo "209791,149244"
)
s (Text
uid 17153,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "209791,149444,209791,149444"
ju 2
blo "209791,149444"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 1,0
)
)
)
*273 (CommentGraphic
uid 17140,0
shape (PolyLine2D
pts [
"207000,149000"
"205000,149000"
]
uid 17141,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "205000,149000,207000,149000"
)
oxt "6000,7000,8000,7000"
)
*274 (CommentGraphic
uid 17142,0
shape (PolyLine2D
pts [
"205000,148000"
"205000,150000"
]
uid 17143,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "205000,148000,205000,150000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 17145,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "205000,148000,207000,150000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 17146,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*275 (Text
uid 17147,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "199350,147200,204850,148100"
st "moduleware"
blo "199350,147900"
)
*276 (Text
uid 17148,0
va (VaSet
font "courier,8,0"
)
xt "199350,148100,203350,149000"
st "constval"
blo "199350,148800"
)
*277 (Text
uid 17149,0
va (VaSet
font "courier,8,0"
)
xt "199350,149000,204850,149900"
st "Uconstval0"
blo "199350,149700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17150,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17151,0
text (MLText
uid 17152,0
va (VaSet
font "courier,8,0"
)
xt "198000,128300,198000,128300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*278 (Net
uid 17176,0
decl (Decl
n "txll_dst_rdy_cu"
t "std_logic"
o 149
suid 364,0
)
declText (MLText
uid 17177,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*279 (Net
uid 17318,0
decl (Decl
n "net_sofb"
t "std_logic"
o 100
suid 365,0
)
declText (MLText
uid 17319,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*280 (Net
uid 17320,0
decl (Decl
n "net_eofb"
t "std_logic"
o 98
suid 366,0
)
declText (MLText
uid 17321,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*281 (Net
uid 17322,0
decl (Decl
n "net_src_rdyb"
t "std_logic"
o 102
suid 367,0
)
declText (MLText
uid 17323,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*282 (Net
uid 17324,0
decl (Decl
n "net_dst_rdyb"
t "std_logic"
o 96
suid 368,0
)
declText (MLText
uid 17325,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*283 (Net
uid 17326,0
decl (Decl
n "net_datab"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 94
suid 369,0
)
declText (MLText
uid 17327,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*284 (Net
uid 17400,0
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
o 111
suid 371,0
)
declText (MLText
uid 17401,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*285 (PortIoIn
uid 17767,0
shape (CompositeShape
uid 17768,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17769,0
sl 0
ro 270
xt "324000,68625,325500,69375"
)
(Line
uid 17770,0
sl 0
ro 270
xt "325500,69000,326000,69000"
pts [
"325500,69000"
"326000,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17771,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17772,0
va (VaSet
isHidden 1
)
xt "317500,68500,323000,69500"
st "macaddress_i"
ju 2
blo "323000,69300"
tm "WireNameMgr"
)
)
)
*286 (MWC
uid 22154,0
optionalChildren [
*287 (CptPort
uid 22163,0
optionalChildren [
*288 (Line
uid 22168,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "411000,11000,412000,11000"
pts [
"412000,11000"
"411000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22164,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "412000,10625,412750,11375"
)
tg (CPTG
uid 22165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22166,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "874750,10500,876250,11400"
st "din"
ju 2
blo "876250,11200"
)
s (Text
uid 22167,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "876250,11400,876250,11400"
ju 2
blo "876250,11400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 18
)
)
)
*289 (CptPort
uid 22169,0
optionalChildren [
*290 (Line
uid 22174,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "407000,11000,408000,11000"
pts [
"407000,11000"
"408000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22170,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "406250,10625,407000,11375"
)
tg (CPTG
uid 22171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22172,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "872250,10500,874250,11400"
st "dout"
blo "872250,11200"
)
s (Text
uid 22173,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "872250,11400,872250,11400"
blo "872250,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 113
)
)
)
*291 (Grouping
uid 22175,0
optionalChildren [
*292 (CommentGraphic
uid 22177,0
shape (CustomPolygon
pts [
"411000,9000"
"411000,13000"
"408000,11000"
"411000,9000"
]
uid 22178,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "408000,9000,411000,13000"
)
oxt "7000,6000,10000,10000"
)
*293 (CommentText
uid 22179,0
shape (Rectangle
uid 22180,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "408750,10000,411000,12000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 22181,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "408875,10550,410875,11450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 22176,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "408000,9000,411000,13000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 22155,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "407000,9000,412000,13000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 22156,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*294 (Text
uid 22157,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "408350,12200,413850,13100"
st "moduleware"
blo "408350,12900"
)
*295 (Text
uid 22158,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "408350,13100,410350,14000"
st "buff"
blo "408350,13800"
)
*296 (Text
uid 22159,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "408350,13100,413850,14000"
st "Ubuffrxclk"
blo "408350,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22160,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22161,0
text (MLText
uid 22162,0
va (VaSet
font "courier,8,0"
)
xt "404000,-9700,404000,-9700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*297 (Net
uid 22228,0
decl (Decl
n "rxfrst"
t "std_logic"
o 113
suid 377,0
)
declText (MLText
uid 22229,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*298 (MWC
uid 22290,0
optionalChildren [
*299 (CptPort
uid 22299,0
optionalChildren [
*300 (Line
uid 22304,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "404000,52000,405000,52000"
pts [
"405000,52000"
"404000,52000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22300,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "405000,51625,405750,52375"
)
tg (CPTG
uid 22301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22302,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1637750,141666,1639250,142566"
st "din"
ju 2
blo "1639250,142366"
)
s (Text
uid 22303,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "1639250,142566,1639250,142566"
ju 2
blo "1639250,142566"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 26
)
)
)
*301 (CptPort
uid 22305,0
optionalChildren [
*302 (Line
uid 22310,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "400000,52000,401000,52000"
pts [
"400000,52000"
"401000,52000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22306,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "399250,51625,400000,52375"
)
tg (CPTG
uid 22307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22308,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "865250,51500,867250,52400"
st "dout"
blo "865250,52200"
)
s (Text
uid 22309,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "865250,52400,865250,52400"
blo "865250,52400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 146
)
)
)
*303 (Grouping
uid 22311,0
optionalChildren [
*304 (CommentGraphic
uid 22313,0
shape (CustomPolygon
pts [
"404000,50000"
"404000,54000"
"401000,52000"
"404000,50000"
]
uid 22314,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "401000,50000,404000,54000"
)
oxt "7000,6000,10000,10000"
)
*305 (CommentText
uid 22315,0
shape (Rectangle
uid 22316,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "401750,51000,404000,53000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 22317,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "401875,51550,403875,52450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 22312,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "401000,50000,404000,54000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 22291,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "400000,50000,405000,54000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 22292,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*306 (Text
uid 22293,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "401350,49200,406850,50100"
st "moduleware"
blo "401350,49900"
)
*307 (Text
uid 22294,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "401350,50100,403350,51000"
st "buff"
blo "401350,50800"
)
*308 (Text
uid 22295,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "401350,50100,407350,51000"
st "Ubufftxfclk"
blo "401350,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22296,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22297,0
text (MLText
uid 22298,0
va (VaSet
font "courier,8,0"
)
xt "397000,31300,397000,31300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*309 (Net
uid 22318,0
decl (Decl
n "txfrst"
t "std_logic"
o 146
suid 378,0
)
declText (MLText
uid 22319,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*310 (PortIoOut
uid 24788,0
shape (CompositeShape
uid 24789,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24790,0
sl 0
ro 270
xt "216500,148625,218000,149375"
)
(Line
uid 24791,0
sl 0
ro 270
xt "216000,149000,216500,149000"
pts [
"216000,149000"
"216500,149000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24792,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24793,0
va (VaSet
isHidden 1
)
xt "219000,148500,226100,149500"
st "stat_word_usb_o"
blo "219000,149300"
tm "WireNameMgr"
)
)
)
*311 (PortIoOut
uid 24808,0
shape (CompositeShape
uid 24809,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24810,0
sl 0
ro 270
xt "295500,99625,297000,100375"
)
(Line
uid 24811,0
sl 0
ro 270
xt "295000,100000,295500,100000"
pts [
"295000,100000"
"295500,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24812,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24813,0
va (VaSet
isHidden 1
)
xt "298000,99500,304600,100500"
st "stat_word_cu_o"
blo "298000,100300"
tm "WireNameMgr"
)
)
)
*312 (Net
uid 24814,0
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 55
suid 384,0
)
declText (MLText
uid 24815,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*313 (Net
uid 26199,0
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 395,0
)
declText (MLText
uid 26200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*314 (SaComponent
uid 29127,0
optionalChildren [
*315 (CptPort
uid 29091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29092,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,-38375,252750,-37625"
)
tg (CPTG
uid 29093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29094,0
va (VaSet
)
xt "249700,-38500,251000,-37500"
st "srci"
ju 2
blo "251000,-37700"
)
)
thePort (LogicalPort
decl (Decl
n "srci"
t "std_logic"
o 1
)
)
)
*316 (CptPort
uid 29095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29096,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,-37375,252750,-36625"
)
tg (CPTG
uid 29097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29098,0
va (VaSet
)
xt "249600,-37500,251000,-36500"
st "sofi"
ju 2
blo "251000,-36700"
)
)
thePort (LogicalPort
decl (Decl
n "sofi"
t "std_logic"
o 2
)
)
)
*317 (CptPort
uid 29099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29100,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,-36375,252750,-35625"
)
tg (CPTG
uid 29101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29102,0
va (VaSet
)
xt "249600,-36500,251000,-35500"
st "eofi"
ju 2
blo "251000,-35700"
)
)
thePort (LogicalPort
decl (Decl
n "eofi"
t "std_logic"
o 3
)
)
)
*318 (CptPort
uid 29103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,-35375,252750,-34625"
)
tg (CPTG
uid 29105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29106,0
va (VaSet
)
xt "249300,-35500,251000,-34500"
st "dsto"
ju 2
blo "251000,-34700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dsto"
t "std_logic"
o 4
)
)
)
*319 (CptPort
uid 29107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29108,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "243250,-38375,244000,-37625"
)
tg (CPTG
uid 29109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29110,0
va (VaSet
)
xt "245000,-38500,246600,-37500"
st "srco"
blo "245000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "srco"
t "std_logic"
o 5
)
)
)
*320 (CptPort
uid 29111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29112,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "243250,-37375,244000,-36625"
)
tg (CPTG
uid 29113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29114,0
va (VaSet
)
xt "245000,-37500,246700,-36500"
st "sofo"
blo "245000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sofo"
t "std_logic"
o 6
)
)
)
*321 (CptPort
uid 29115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29116,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "243250,-36375,244000,-35625"
)
tg (CPTG
uid 29117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29118,0
va (VaSet
)
xt "245000,-36500,246700,-35500"
st "eofo"
blo "245000,-35700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eofo"
t "std_logic"
o 7
)
)
)
*322 (CptPort
uid 29119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "243250,-35375,244000,-34625"
)
tg (CPTG
uid 29121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29122,0
va (VaSet
)
xt "245000,-35500,246400,-34500"
st "dsti"
blo "245000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "dsti"
t "std_logic"
o 8
)
)
)
*323 (CptPort
uid 29123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29124,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,-41375,252750,-40625"
)
tg (CPTG
uid 29125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29126,0
va (VaSet
)
xt "250100,-41500,251000,-40500"
st "en"
ju 2
blo "251000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 9
)
)
)
]
shape (Rectangle
uid 29128,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "244000,-42000,252000,-34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29129,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
uid 29130,0
va (VaSet
font "helvetica,8,1"
)
xt "244250,-42000,245950,-41000"
st "utils"
blo "244250,-41200"
tm "BdLibraryNameMgr"
)
*325 (Text
uid 29131,0
va (VaSet
font "helvetica,8,1"
)
xt "244250,-41000,247750,-40000"
st "ll_enbuff"
blo "244250,-40200"
tm "CptNameMgr"
)
*326 (Text
uid 29132,0
va (VaSet
font "helvetica,8,1"
)
xt "244250,-40000,249350,-39000"
st "Ullenbuf_sf"
blo "244250,-39200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29133,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29134,0
text (MLText
uid 29135,0
va (VaSet
font "clean,8,0"
)
xt "248000,-39000,248000,-39000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*327 (SaComponent
uid 29172,0
optionalChildren [
*328 (CptPort
uid 29136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "217250,89625,218000,90375"
)
tg (CPTG
uid 29138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29139,0
va (VaSet
)
xt "219000,89500,220900,90500"
st "dstni"
blo "219000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "dstni"
t "std_logic"
o 8
suid 1,0
)
)
)
*329 (CptPort
uid 29140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,89625,226750,90375"
)
tg (CPTG
uid 29142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29143,0
va (VaSet
)
xt "223300,89500,225000,90500"
st "dsto"
ju 2
blo "225000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dsto"
t "std_logic"
o 4
suid 2,0
)
)
)
*330 (CptPort
uid 29144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29145,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,85625,226750,86375"
)
tg (CPTG
uid 29146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29147,0
va (VaSet
)
xt "224100,85500,225000,86500"
st "en"
ju 2
blo "225000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 9
suid 3,0
)
)
)
*331 (CptPort
uid 29148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,88625,226750,89375"
)
tg (CPTG
uid 29150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29151,0
va (VaSet
)
xt "223600,88500,225000,89500"
st "eofi"
ju 2
blo "225000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "eofi"
t "std_logic"
o 3
suid 4,0
)
)
)
*332 (CptPort
uid 29152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29153,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "217250,88625,218000,89375"
)
tg (CPTG
uid 29154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29155,0
va (VaSet
)
xt "219000,88500,221200,89500"
st "eofno"
blo "219000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eofno"
t "std_logic"
o 7
suid 5,0
)
)
)
*333 (CptPort
uid 29156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29157,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,87625,226750,88375"
)
tg (CPTG
uid 29158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29159,0
va (VaSet
)
xt "223600,87500,225000,88500"
st "sofi"
ju 2
blo "225000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "sofi"
t "std_logic"
o 2
suid 6,0
)
)
)
*334 (CptPort
uid 29160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29161,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "217250,87625,218000,88375"
)
tg (CPTG
uid 29162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29163,0
va (VaSet
)
xt "219000,87500,221200,88500"
st "sofno"
blo "219000,88300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sofno"
t "std_logic"
o 6
suid 7,0
)
)
)
*335 (CptPort
uid 29164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29165,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,86625,226750,87375"
)
tg (CPTG
uid 29166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29167,0
va (VaSet
)
xt "223700,86500,225000,87500"
st "srci"
ju 2
blo "225000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "srci"
t "std_logic"
o 1
suid 8,0
)
)
)
*336 (CptPort
uid 29168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29169,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "217250,86625,218000,87375"
)
tg (CPTG
uid 29170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29171,0
va (VaSet
)
xt "219000,86500,221100,87500"
st "srcno"
blo "219000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "srcno"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 29173,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "218000,85000,226000,91000"
)
oxt "15000,20000,23000,26000"
ttg (MlTextGroup
uid 29174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*337 (Text
uid 29175,0
va (VaSet
font "helvetica,8,1"
)
xt "221750,91000,223450,92000"
st "utils"
blo "221750,91800"
tm "BdLibraryNameMgr"
)
*338 (Text
uid 29176,0
va (VaSet
font "helvetica,8,1"
)
xt "221750,92000,226250,93000"
st "ll_enbuffn"
blo "221750,92800"
tm "CptNameMgr"
)
*339 (Text
uid 29177,0
va (VaSet
font "helvetica,8,1"
)
xt "221750,93000,227750,94000"
st "Ullenbuffn_cu"
blo "221750,93800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29179,0
text (MLText
uid 29180,0
va (VaSet
)
xt "2000,-32000,2000,-32000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*340 (SaComponent
uid 29519,0
optionalChildren [
*341 (CptPort
uid 29507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-49375,128000,-48625"
)
tg (CPTG
uid 29509,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29510,0
va (VaSet
font "courier,8,0"
)
xt "129000,-49450,130500,-48550"
st "rst"
blo "129000,-48750"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*342 (CptPort
uid 29511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141000,-46375,141750,-45625"
)
tg (CPTG
uid 29513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29514,0
va (VaSet
font "courier,8,0"
)
xt "133000,-46450,140000,-45550"
st "quanta_tick_o"
ju 2
blo "140000,-45750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "quanta_tick_o"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*343 (CptPort
uid 43273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127250,-50375,128000,-49625"
)
tg (CPTG
uid 43275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43276,0
va (VaSet
font "courier,8,0"
)
xt "129000,-50450,130500,-49550"
st "clk"
blo "129000,-49750"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 5,0
)
)
)
]
shape (Rectangle
uid 29520,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,-51000,141000,-45000"
)
oxt "22000,2000,37000,12000"
ttg (MlTextGroup
uid 29521,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*344 (Text
uid 29522,0
va (VaSet
font "courier,8,1"
)
xt "131250,-50900,137250,-50000"
st "ethernet_v4"
blo "131250,-50200"
tm "BdLibraryNameMgr"
)
*345 (Text
uid 29523,0
va (VaSet
font "courier,8,1"
)
xt "131250,-50000,139750,-49100"
st "PauseQuantaTimer"
blo "131250,-49300"
tm "CptNameMgr"
)
*346 (Text
uid 29524,0
va (VaSet
font "courier,8,1"
)
xt "131250,-49100,133250,-48200"
st "Upqt"
blo "131250,-48400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29525,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29526,0
text (MLText
uid 29527,0
va (VaSet
font "courier,8,0"
)
xt "126000,-56000,126000,-56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*347 (Net
uid 32010,0
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 401,0
)
declText (MLText
uid 32011,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*348 (Net
uid 32449,0
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 404,0
)
declText (MLText
uid 32450,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*349 (Net
uid 32451,0
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 405,0
)
declText (MLText
uid 32452,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*350 (PortIoOut
uid 33380,0
shape (CompositeShape
uid 33381,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 33382,0
sl 0
ro 270
xt "215500,-56375,217000,-55625"
)
(Line
uid 33383,0
sl 0
ro 270
xt "215000,-56000,215500,-56000"
pts [
"215000,-56000"
"215500,-56000"
]
)
]
)
sf 1
tg (WTG
uid 33384,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33385,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "218000,-56450,224000,-55550"
st "init_done_o"
blo "218000,-55750"
tm "WireNameMgr"
)
)
)
*351 (Net
uid 33408,0
decl (Decl
n "init_i"
t "std_logic"
o 11
suid 413,0
)
declText (MLText
uid 33409,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*352 (Net
uid 33462,0
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 416,0
)
declText (MLText
uid 33463,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*353 (PortIoIn
uid 35949,0
shape (CompositeShape
uid 35950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35951,0
sl 0
ro 270
xt "137000,-29375,138500,-28625"
)
(Line
uid 35952,0
sl 0
ro 270
xt "138500,-29000,139000,-29000"
pts [
"138500,-29000"
"139000,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35953,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35954,0
va (VaSet
isHidden 1
)
xt "132800,-29500,136000,-28500"
st "sf_sda_i"
ju 2
blo "136000,-28700"
tm "WireNameMgr"
)
)
)
*354 (PortIoOut
uid 35967,0
shape (CompositeShape
uid 35968,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35969,0
sl 0
ro 90
xt "137000,-28375,138500,-27625"
)
(Line
uid 35970,0
sl 0
ro 90
xt "138500,-28000,139000,-28000"
pts [
"139000,-28000"
"138500,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35971,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35972,0
va (VaSet
isHidden 1
)
xt "132500,-28500,136000,-27500"
st "sf_sda_o"
ju 2
blo "136000,-27700"
tm "WireNameMgr"
)
)
)
*355 (PortIoOut
uid 35973,0
shape (CompositeShape
uid 35974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35975,0
sl 0
ro 90
xt "137000,-27375,138500,-26625"
)
(Line
uid 35976,0
sl 0
ro 90
xt "138500,-27000,139000,-27000"
pts [
"139000,-27000"
"138500,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35977,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35978,0
va (VaSet
isHidden 1
)
xt "132200,-27500,136000,-26500"
st "sf_sda_to"
ju 2
blo "136000,-26700"
tm "WireNameMgr"
)
)
)
*356 (PortIoOut
uid 35987,0
shape (CompositeShape
uid 35988,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35989,0
sl 0
ro 270
xt "219500,46625,221000,47375"
)
(Line
uid 35990,0
sl 0
ro 270
xt "219000,47000,219500,47000"
pts [
"219000,47000"
"219500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35991,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35992,0
va (VaSet
isHidden 1
)
xt "222000,46500,227200,47500"
st "marv_md_to"
blo "222000,47300"
tm "WireNameMgr"
)
)
)
*357 (PortIoOut
uid 35993,0
shape (CompositeShape
uid 35994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35995,0
sl 0
ro 270
xt "219500,45625,221000,46375"
)
(Line
uid 35996,0
sl 0
ro 270
xt "219000,46000,219500,46000"
pts [
"219000,46000"
"219500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35997,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35998,0
va (VaSet
isHidden 1
)
xt "222000,45500,226400,46500"
st "marv_md_o"
blo "222000,46300"
tm "WireNameMgr"
)
)
)
*358 (Net
uid 35999,0
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 14
suid 427,0
)
declText (MLText
uid 36000,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*359 (Net
uid 36001,0
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 428,0
)
declText (MLText
uid 36002,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*360 (Net
uid 36003,0
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 429,0
)
declText (MLText
uid 36004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*361 (PortIoIn
uid 36005,0
shape (CompositeShape
uid 36006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 36007,0
sl 0
ro 90
xt "219500,44625,221000,45375"
)
(Line
uid 36008,0
sl 0
ro 90
xt "219000,45000,219500,45000"
pts [
"219500,45000"
"219000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 36009,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36010,0
va (VaSet
isHidden 1
)
xt "222000,44500,226100,45500"
st "marv_md_i"
blo "222000,45300"
tm "WireNameMgr"
)
)
)
*362 (Net
uid 36696,0
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 32
suid 431,0
)
declText (MLText
uid 36697,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*363 (PortIoOut
uid 36774,0
shape (CompositeShape
uid 36775,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 36776,0
sl 0
ro 270
xt "406500,128625,408000,129375"
)
(Line
uid 36777,0
sl 0
ro 270
xt "406000,129000,406500,129000"
pts [
"406000,129000"
"406500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 36778,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36779,0
va (VaSet
isHidden 1
)
xt "408750,128500,413050,129500"
st "dbg_bus_o"
blo "408750,129300"
tm "WireNameMgr"
)
)
)
*364 (Net
uid 41291,0
decl (Decl
n "clk_idelay"
t "std_logic"
o 4
suid 434,0
)
declText (MLText
uid 41292,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*365 (Net
uid 41832,0
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 437,0
)
declText (MLText
uid 41833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*366 (PortIoIn
uid 41834,0
shape (CompositeShape
uid 41835,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 41836,0
sl 0
ro 270
xt "165000,83625,166500,84375"
)
(Line
uid 41837,0
sl 0
ro 270
xt "166500,84000,167000,84000"
pts [
"166500,84000"
"167000,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41838,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41839,0
va (VaSet
isHidden 1
)
xt "161500,83500,164000,84500"
st "clk125"
ju 2
blo "164000,84300"
tm "WireNameMgr"
)
)
)
*367 (PortIoIn
uid 44235,0
shape (CompositeShape
uid 44236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 44237,0
sl 0
ro 270
xt "159000,-48375,160500,-47625"
)
(Line
uid 44238,0
sl 0
ro 270
xt "160500,-48000,161000,-48000"
pts [
"160500,-48000"
"161000,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 44239,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44240,0
va (VaSet
isHidden 1
)
xt "154000,-48500,158000,-47500"
st "clk_25_50"
ju 2
blo "158000,-47700"
tm "WireNameMgr"
)
)
)
*368 (Net
uid 45895,0
lang 2
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 47
suid 449,0
)
declText (MLText
uid 45896,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*369 (Net
uid 45897,0
lang 2
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 23
suid 450,0
)
declText (MLText
uid 45898,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*370 (Net
uid 45899,0
lang 2
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 48
suid 451,0
)
declText (MLText
uid 45900,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*371 (Net
uid 45901,0
lang 2
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 49
suid 452,0
)
declText (MLText
uid 45902,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*372 (Net
uid 47358,0
decl (Decl
n "mode_cu"
t "std_logic"
o 90
suid 454,0
)
declText (MLText
uid 47359,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*373 (Net
uid 47360,0
decl (Decl
n "mode_usb"
t "std_logic"
o 92
suid 455,0
)
declText (MLText
uid 47361,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*374 (HdlText
uid 49479,0
optionalChildren [
*375 (EmbeddedText
uid 49484,0
commentText (CommentText
uid 49485,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 49486,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "222000,-86000,251000,-47000"
)
oxt "0,0,18000,5000"
text (MLText
uid 49487,0
va (VaSet
font "clean,8,0"
)
xt "222200,-85800,248200,-48200"
st "
-- eb4

-- priority
sf_sel <= \"00\" when (sf_syncacq_o(0) = '1') else
          \"01\" when (sf_syncacq_o(1) = '1') else
          \"11\";

-- discrete enables

mode_sf <= '1' when sf_sel = \"00\" else
           '1' when sf_sel = \"01\" else
           '0';

mode_usb <= '0';

mode_cu <= '1' when sf_sel = \"11\" else
           '0';


-- signals

tx_ok <= sf_tx_ack(0) when sf_sel = \"00\" else
         sf_tx_ack(1) when sf_sel = \"01\" else
         cu_tx_ack    when sf_sel = \"11\" else
         '0';

rx_ok <= sf_rx_goodframe(0) when sf_sel = \"00\" else
         sf_rx_goodframe(1) when sf_sel = \"01\" else
         cu_rx_goodframe    when sf_sel = \"11\" else
         '0';


oks_sync : process (clk)
begin
  if falling_edge(clk) then
    tx_ok_q(0) <= tx_ok;
    rx_ok_q(0) <= rx_ok;
  end if;

  if rising_edge(clk) then
    tx_ok_q(1) <= tx_ok;
    rx_ok_q(1) <= rx_ok;
    tx_ok_o    <= tx_ok_q(0) or tx_ok_q(1);
    rx_ok_o    <= rx_ok_q(0) or rx_ok_q(1);
  end if;
end process;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 39000
visibleWidth 29000
)
)
)
]
shape (Rectangle
uid 49480,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "262000,-73000,267000,-61000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 49481,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*376 (Text
uid 49482,0
va (VaSet
font "charter,8,0"
)
xt "263300,-72000,264700,-71000"
st "eb4"
blo "263300,-71200"
tm "HdlTextNameMgr"
)
*377 (Text
uid 49483,0
va (VaSet
font "charter,8,0"
)
xt "263300,-71000,263800,-70000"
st "4"
blo "263300,-70200"
tm "HdlTextNumberMgr"
)
]
)
)
*378 (Net
uid 49528,0
decl (Decl
n "sf_sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 129
suid 461,0
)
declText (MLText
uid 49529,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*379 (Net
uid 52697,0
decl (Decl
n "mode_sf"
t "std_logic"
o 91
suid 482,0
)
declText (MLText
uid 52698,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*380 (Net
uid 52699,0
decl (Decl
n "txll_dst_rdy_sf"
t "std_logic"
o 152
suid 483,0
)
declText (MLText
uid 52700,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*381 (Net
uid 52763,0
decl (Decl
n "rxll_src_rdy_sf"
t "std_logic"
o 127
suid 485,0
)
declText (MLText
uid 52764,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*382 (Net
uid 52765,0
decl (Decl
n "rxll_sof_sf"
t "std_logic"
o 124
suid 486,0
)
declText (MLText
uid 52766,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*383 (Net
uid 52767,0
decl (Decl
n "rxll_eof_sf"
t "std_logic"
o 121
suid 487,0
)
declText (MLText
uid 52768,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*384 (Net
uid 52769,0
decl (Decl
n "rxll_dst_rdy_sf"
t "std_logic"
o 118
suid 488,0
)
declText (MLText
uid 52770,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*385 (Net
uid 52771,0
decl (Decl
n "rxll_data_sf"
t "slv16"
preAdd 0
o 115
suid 489,0
)
declText (MLText
uid 52772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*386 (Net
uid 52859,0
decl (Decl
n "machost_data_out_sf"
t "slv64_array"
b "(1 DOWNTO 0)"
o 87
suid 495,0
)
declText (MLText
uid 52860,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*387 (Net
uid 52959,0
decl (Decl
n "txll_src_rdy_sf"
t "std_logic"
o 162
suid 496,0
)
declText (MLText
uid 52960,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*388 (Net
uid 52961,0
decl (Decl
n "txll_sof_sf"
t "std_logic"
o 159
suid 497,0
)
declText (MLText
uid 52962,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*389 (Net
uid 52963,0
decl (Decl
n "txll_eof_sf"
t "std_logic"
o 156
suid 498,0
)
declText (MLText
uid 52964,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*390 (Net
uid 52965,0
decl (Decl
n "txll_dst_rdy_sf_int"
t "std_logic"
o 153
suid 499,0
)
declText (MLText
uid 52966,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*391 (Net
uid 53081,0
decl (Decl
n "machost_wr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 89
suid 503,0
)
declText (MLText
uid 53082,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*392 (Net
uid 53083,0
decl (Decl
n "machost_rd"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 88
suid 504,0
)
declText (MLText
uid 53084,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*393 (MWC
uid 53101,0
optionalChildren [
*394 (Grouping
uid 53122,0
optionalChildren [
*395 (CommentText
uid 53126,0
shape (Rectangle
uid 53127,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "245750,-24000,248000,-22000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 53128,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "245875,-23450,247875,-22550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*396 (CommentGraphic
uid 53124,0
shape (CustomPolygon
pts [
"248000,-25000"
"248000,-21000"
"245000,-23000"
"248000,-25000"
]
uid 53125,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "245000,-25000,248000,-21000"
)
oxt "7000,6000,10000,10000"
)
]
shape (GroupingShape
uid 53123,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "245000,-25000,248000,-21000"
)
oxt "7000,6000,10000,10000"
)
*397 (CptPort
uid 53116,0
optionalChildren [
*398 (Line
uid 53121,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,-23000,245000,-23000"
pts [
"244000,-23000"
"245000,-23000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53117,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "243250,-23375,244000,-22625"
)
tg (CPTG
uid 53118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53119,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "709250,-23500,711250,-22600"
st "dout"
blo "709250,-22800"
)
s (Text
uid 53120,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "709250,-22600,709250,-22600"
blo "709250,-22600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 88
)
)
)
*399 (CptPort
uid 53110,0
optionalChildren [
*400 (Line
uid 53115,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "248000,-23000,249000,-23000"
pts [
"249000,-23000"
"248000,-23000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53111,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "249000,-23375,249750,-22625"
)
tg (CPTG
uid 53112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 53113,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "711750,-23500,713250,-22600"
st "din"
ju 2
blo "713250,-22800"
)
s (Text
uid 53114,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "713250,-22600,713250,-22600"
ju 2
blo "713250,-22600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 71
)
)
)
]
shape (Rectangle
uid 53102,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "244000,-25000,249000,-21000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 53103,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*401 (Text
uid 53104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-21800,250850,-20900"
st "moduleware"
blo "245350,-21100"
)
*402 (Text
uid 53105,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-20900,247350,-20000"
st "buff"
blo "245350,-20200"
)
*403 (Text
uid 53106,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-20900,251350,-20000"
st "Ubuffrxclk2"
blo "245350,-20200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 53107,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 53108,0
text (MLText
uid 53109,0
va (VaSet
font "courier,8,0"
)
xt "241000,-43700,241000,-43700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*404 (MWC
uid 53129,0
optionalChildren [
*405 (Grouping
uid 53150,0
optionalChildren [
*406 (CommentText
uid 53154,0
shape (Rectangle
uid 53155,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "245750,-23000,248000,-21000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 53156,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "245875,-22450,247875,-21550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*407 (CommentGraphic
uid 53152,0
shape (CustomPolygon
pts [
"248000,-24000"
"248000,-20000"
"245000,-22000"
"248000,-24000"
]
uid 53153,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "245000,-24000,248000,-20000"
)
oxt "7000,6000,10000,10000"
)
]
shape (GroupingShape
uid 53151,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "245000,-24000,248000,-20000"
)
oxt "7000,6000,10000,10000"
)
*408 (CptPort
uid 53144,0
optionalChildren [
*409 (Line
uid 53149,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,-22000,245000,-22000"
pts [
"244000,-22000"
"245000,-22000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53145,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "243250,-22375,244000,-21625"
)
tg (CPTG
uid 53146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53147,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "709250,-22500,711250,-21600"
st "dout"
blo "709250,-21800"
)
s (Text
uid 53148,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "709250,-21600,709250,-21600"
blo "709250,-21600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 89
)
)
)
*410 (CptPort
uid 53138,0
optionalChildren [
*411 (Line
uid 53143,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "248000,-22000,249000,-22000"
pts [
"249000,-22000"
"248000,-22000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53139,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "249000,-22375,249750,-21625"
)
tg (CPTG
uid 53140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 53141,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "711750,-22500,713250,-21600"
st "din"
ju 2
blo "713250,-21800"
)
s (Text
uid 53142,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "713250,-21600,713250,-21600"
ju 2
blo "713250,-21600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 71
)
)
)
]
shape (Rectangle
uid 53130,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "244000,-24000,249000,-20000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 53131,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*412 (Text
uid 53132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-20800,250850,-19900"
st "moduleware"
blo "245350,-20100"
)
*413 (Text
uid 53133,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-19900,247350,-19000"
st "buff"
blo "245350,-19200"
)
*414 (Text
uid 53134,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-19900,251350,-19000"
st "Ubuffrxclk3"
blo "245350,-19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 53135,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 53136,0
text (MLText
uid 53137,0
va (VaSet
font "courier,8,0"
)
xt "241000,-42700,241000,-42700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*415 (Frame
uid 53193,0
shape (RectFrame
uid 53194,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "225000,-27000,265000,-14000"
)
title (TextAssociate
uid 53195,0
ps "TopLeftStrategy"
text (MLText
uid 53196,0
va (VaSet
font "charter,10,0"
)
xt "225300,-28600,240700,-27400"
st "g0: FOR i IN 0 TO 1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 53197,0
ps "TopLeftStrategy"
shape (Rectangle
uid 53198,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "225500,-26800,226500,-25200"
)
num (Text
uid 53199,0
va (VaSet
font "charter,10,0"
)
xt "225700,-26600,226300,-25400"
st "1"
blo "225700,-25600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 53200,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*416 (Text
uid 53201,0
va (VaSet
font "charter,10,1"
)
xt "256000,-14000,267200,-12700"
st "Frame Declarations"
blo "256000,-13000"
)
*417 (MLText
uid 53202,0
va (VaSet
font "charter,10,0"
)
xt "256000,-12700,256000,-12700"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "1"
)
*418 (Net
uid 53203,0
decl (Decl
n "ext_pause_clr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 82
suid 506,0
)
declText (MLText
uid 53204,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*419 (Net
uid 53211,0
decl (Decl
n "ext_pause_req"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 83
suid 507,0
)
declText (MLText
uid 53212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*420 (MWC
uid 53247,0
optionalChildren [
*421 (Grouping
uid 53268,0
optionalChildren [
*422 (CommentText
uid 53272,0
shape (Rectangle
uid 53273,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "245750,-18000,248000,-16000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 53274,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "245875,-17450,247875,-16550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*423 (CommentGraphic
uid 53270,0
shape (CustomPolygon
pts [
"248000,-19000"
"248000,-15000"
"245000,-17000"
"248000,-19000"
]
uid 53271,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "245000,-19000,248000,-15000"
)
oxt "7000,6000,10000,10000"
)
]
shape (GroupingShape
uid 53269,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "245000,-19000,248000,-15000"
)
oxt "7000,6000,10000,10000"
)
*424 (CptPort
uid 53262,0
optionalChildren [
*425 (Line
uid 53267,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,-17000,245000,-17000"
pts [
"244000,-17000"
"245000,-17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53263,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "243250,-17375,244000,-16625"
)
tg (CPTG
uid 53264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53265,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "709250,-17500,711250,-16600"
st "dout"
blo "709250,-16800"
)
s (Text
uid 53266,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "709250,-16600,709250,-16600"
blo "709250,-16600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 83
)
)
)
*426 (CptPort
uid 53256,0
optionalChildren [
*427 (Line
uid 53261,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "248000,-17000,249000,-17000"
pts [
"249000,-17000"
"248000,-17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53257,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "249000,-17375,249750,-16625"
)
tg (CPTG
uid 53258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 53259,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "711750,-17500,713250,-16600"
st "din"
ju 2
blo "713250,-16800"
)
s (Text
uid 53260,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "713250,-16600,713250,-16600"
ju 2
blo "713250,-16600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 71
)
)
)
]
shape (Rectangle
uid 53248,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "244000,-19000,249000,-15000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 53249,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*428 (Text
uid 53250,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-15800,250850,-14900"
st "moduleware"
blo "245350,-15100"
)
*429 (Text
uid 53251,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-14900,247350,-14000"
st "buff"
blo "245350,-14200"
)
*430 (Text
uid 53252,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-14900,251350,-14000"
st "Ubuffrxclk4"
blo "245350,-14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 53253,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 53254,0
text (MLText
uid 53255,0
va (VaSet
font "courier,8,0"
)
xt "241000,-37700,241000,-37700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*431 (MWC
uid 53275,0
optionalChildren [
*432 (Grouping
uid 53296,0
optionalChildren [
*433 (CommentText
uid 53300,0
shape (Rectangle
uid 53301,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "245750,-17000,248000,-15000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 53302,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "245875,-16450,247875,-15550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*434 (CommentGraphic
uid 53298,0
shape (CustomPolygon
pts [
"248000,-18000"
"248000,-14000"
"245000,-16000"
"248000,-18000"
]
uid 53299,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "245000,-18000,248000,-14000"
)
oxt "7000,6000,10000,10000"
)
]
shape (GroupingShape
uid 53297,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "245000,-18000,248000,-14000"
)
oxt "7000,6000,10000,10000"
)
*435 (CptPort
uid 53290,0
optionalChildren [
*436 (Line
uid 53295,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,-16000,245000,-16000"
pts [
"244000,-16000"
"245000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53291,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "243250,-16375,244000,-15625"
)
tg (CPTG
uid 53292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53293,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "709250,-16500,711250,-15600"
st "dout"
blo "709250,-15800"
)
s (Text
uid 53294,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "709250,-15600,709250,-15600"
blo "709250,-15600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 82
)
)
)
*437 (CptPort
uid 53284,0
optionalChildren [
*438 (Line
uid 53289,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "248000,-16000,249000,-16000"
pts [
"249000,-16000"
"248000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 53285,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "249000,-16375,249750,-15625"
)
tg (CPTG
uid 53286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 53287,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "711750,-16500,713250,-15600"
st "din"
ju 2
blo "713250,-15800"
)
s (Text
uid 53288,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "713250,-15600,713250,-15600"
ju 2
blo "713250,-15600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 71
)
)
)
]
shape (Rectangle
uid 53276,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "244000,-18000,249000,-14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 53277,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*439 (Text
uid 53278,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-14800,250850,-13900"
st "moduleware"
blo "245350,-14100"
)
*440 (Text
uid 53279,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-13900,247350,-13000"
st "buff"
blo "245350,-13200"
)
*441 (Text
uid 53280,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "245350,-13900,251350,-13000"
st "Ubuffrxclk5"
blo "245350,-13200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 53281,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 53282,0
text (MLText
uid 53283,0
va (VaSet
font "courier,8,0"
)
xt "241000,-36700,241000,-36700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*442 (Net
uid 53349,0
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 46
suid 509,0
)
declText (MLText
uid 53350,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*443 (PortIoOut
uid 53419,0
shape (CompositeShape
uid 53420,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53421,0
sl 0
ro 90
xt "137000,-20375,138500,-19625"
)
(Line
uid 53422,0
sl 0
ro 90
xt "138500,-20000,139000,-20000"
pts [
"139000,-20000"
"138500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 53423,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53424,0
va (VaSet
isHidden 1
)
xt "130900,-20500,136000,-19500"
st "sf_ratesel_o"
ju 2
blo "136000,-19700"
tm "WireNameMgr"
)
)
)
*444 (PortIoIn
uid 53425,0
shape (CompositeShape
uid 53426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53427,0
sl 0
ro 270
xt "137000,-22375,138500,-21625"
)
(Line
uid 53428,0
sl 0
ro 270
xt "138500,-22000,139000,-22000"
pts [
"138500,-22000"
"139000,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 53429,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53430,0
va (VaSet
isHidden 1
)
xt "132500,-22500,136000,-21500"
st "sfp_los_i"
ju 2
blo "136000,-21700"
tm "WireNameMgr"
)
)
)
*445 (PortIoIn
uid 53431,0
shape (CompositeShape
uid 53432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53433,0
sl 0
ro 270
xt "137000,-23375,138500,-22625"
)
(Line
uid 53434,0
sl 0
ro 270
xt "138500,-23000,139000,-23000"
pts [
"138500,-23000"
"139000,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 53435,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53436,0
va (VaSet
isHidden 1
)
xt "131200,-23500,136000,-22500"
st "sf_txfault_i"
ju 2
blo "136000,-22700"
tm "WireNameMgr"
)
)
)
*446 (PortIoIn
uid 53437,0
shape (CompositeShape
uid 53438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53439,0
sl 0
ro 270
xt "137000,-24375,138500,-23625"
)
(Line
uid 53440,0
sl 0
ro 270
xt "138500,-24000,139000,-24000"
pts [
"138500,-24000"
"139000,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 53441,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53442,0
va (VaSet
isHidden 1
)
xt "131100,-24500,136000,-23500"
st "sf_absent_i"
ju 2
blo "136000,-23700"
tm "WireNameMgr"
)
)
)
*447 (Net
uid 53660,0
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 515,0
)
declText (MLText
uid 53661,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*448 (Net
uid 53662,0
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 516,0
)
declText (MLText
uid 53663,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*449 (Net
uid 53664,0
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 517,0
)
declText (MLText
uid 53665,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*450 (PortIoOut
uid 54243,0
shape (CompositeShape
uid 54244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 54245,0
sl 0
ro 270
xt "217500,-29375,219000,-28625"
)
(Line
uid 54246,0
sl 0
ro 270
xt "217000,-29000,217500,-29000"
pts [
"217000,-29000"
"217500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 54247,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54248,0
va (VaSet
isHidden 1
)
xt "220000,-29500,225700,-28500"
st "sf_syncacq_o"
blo "220000,-28700"
tm "WireNameMgr"
)
)
)
*451 (PortIoOut
uid 54249,0
shape (CompositeShape
uid 54250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 54251,0
sl 0
ro 270
xt "217500,-26375,219000,-25625"
)
(Line
uid 54252,0
sl 0
ro 270
xt "217000,-26000,217500,-26000"
pts [
"217000,-26000"
"217500,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 54253,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54254,0
va (VaSet
isHidden 1
)
xt "220000,-26500,226000,-25500"
st "sf_mac_stat_o"
blo "220000,-25700"
tm "WireNameMgr"
)
)
)
*452 (PortIoOut
uid 54255,0
shape (CompositeShape
uid 54256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 54257,0
sl 0
ro 270
xt "217500,-27375,219000,-26625"
)
(Line
uid 54258,0
sl 0
ro 270
xt "217000,-27000,217500,-27000"
pts [
"217000,-27000"
"217500,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 54259,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54260,0
va (VaSet
isHidden 1
)
xt "220000,-27500,226500,-26500"
st "sf_stat_word_o"
blo "220000,-26700"
tm "WireNameMgr"
)
)
)
*453 (Net
uid 54261,0
decl (Decl
n "sf_stat_word_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 50
suid 519,0
)
declText (MLText
uid 54262,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*454 (Net
uid 54263,0
decl (Decl
n "sf_mac_stat_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 45
suid 520,0
)
declText (MLText
uid 54264,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*455 (Net
uid 54265,0
decl (Decl
n "sf_syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 51
suid 521,0
)
declText (MLText
uid 54266,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*456 (Net
uid 54319,0
decl (Decl
n "sf_tx_ack"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 130
suid 527,0
)
declText (MLText
uid 54320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*457 (Net
uid 54325,0
decl (Decl
n "rx_ok_o"
t "std_logic"
o 44
suid 528,0
)
declText (MLText
uid 54326,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*458 (PortIoOut
uid 54335,0
shape (CompositeShape
uid 54336,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 54337,0
sl 0
ro 270
xt "276500,-64375,278000,-63625"
)
(Line
uid 54338,0
sl 0
ro 270
xt "276000,-64000,276500,-64000"
pts [
"276000,-64000"
"276500,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 54339,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54340,0
va (VaSet
isHidden 1
)
xt "279000,-64500,282200,-63500"
st "rx_ok_o"
blo "279000,-63700"
tm "WireNameMgr"
)
)
)
*459 (PortIoOut
uid 54341,0
shape (CompositeShape
uid 54342,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 54343,0
sl 0
ro 270
xt "276500,-63375,278000,-62625"
)
(Line
uid 54344,0
sl 0
ro 270
xt "276000,-63000,276500,-63000"
pts [
"276000,-63000"
"276500,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 54345,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54346,0
va (VaSet
isHidden 1
)
xt "279000,-63500,282200,-62500"
st "tx_ok_o"
blo "279000,-62700"
tm "WireNameMgr"
)
)
)
*460 (Net
uid 54357,0
decl (Decl
n "tx_ok_o"
t "std_logic"
o 58
suid 529,0
)
declText (MLText
uid 54358,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*461 (Net
uid 54361,0
decl (Decl
n "cu_rx_dvld"
t "std_logic"
o 72
suid 530,0
)
declText (MLText
uid 54362,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*462 (Net
uid 54848,0
decl (Decl
n "sf_rx_goodframe"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 128
suid 531,0
)
declText (MLText
uid 54849,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*463 (Net
uid 54864,0
decl (Decl
n "cu_rx_goodframe"
t "std_logic"
o 74
suid 533,0
)
declText (MLText
uid 54865,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*464 (Net
uid 54884,0
decl (Decl
n "rx_ok_q"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 109
suid 534,0
)
declText (MLText
uid 54885,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*465 (Net
uid 54886,0
decl (Decl
n "tx_ok_q"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 143
suid 535,0
)
declText (MLText
uid 54887,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*466 (Net
uid 54904,0
decl (Decl
n "rx_ok"
t "std_logic"
o 108
suid 536,0
)
declText (MLText
uid 54905,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*467 (Net
uid 54906,0
decl (Decl
n "tx_ok"
t "std_logic"
o 142
suid 537,0
)
declText (MLText
uid 54907,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*468 (SaComponent
uid 57108,0
optionalChildren [
*469 (CptPort
uid 56904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-51375,173000,-50625"
)
tg (CPTG
uid 56906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56907,0
va (VaSet
font "courier,8,0"
)
xt "174000,-51450,178500,-50550"
st "REFCLK1_i"
blo "174000,-50750"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 4
suid 214,0
)
)
)
*470 (CptPort
uid 56908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-50375,173000,-49625"
)
tg (CPTG
uid 56910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56911,0
va (VaSet
font "courier,8,0"
)
xt "174000,-50450,178500,-49550"
st "REFCLK2_i"
blo "174000,-49750"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 3
suid 215,0
)
)
)
*471 (CptPort
uid 56912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-10375,173000,-9625"
)
tg (CPTG
uid 56914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56915,0
va (VaSet
font "courier,8,0"
)
xt "174000,-10450,186000,-9550"
st "machost_addr_i : (10:0)"
blo "174000,-9750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 2
suid 232,0
)
)
)
*472 (CptPort
uid 56916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-9375,173000,-8625"
)
tg (CPTG
uid 56918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56919,0
va (VaSet
font "courier,8,0"
)
xt "174000,-9450,186000,-8550"
st "machost_data_i : (63:0)"
blo "174000,-8750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
suid 245,0
)
)
)
*473 (CptPort
uid 56920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-10375,204750,-9625"
)
tg (CPTG
uid 56922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56923,0
va (VaSet
font "courier,8,0"
)
xt "194000,-10450,203000,-9550"
st "spare_o0 : (63:0)"
ju 2
blo "203000,-9750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 14
suid 341,0
)
)
)
*474 (CptPort
uid 56924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-9375,204750,-8625"
)
tg (CPTG
uid 56926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56927,0
va (VaSet
font "courier,8,0"
)
xt "194000,-9450,203000,-8550"
st "spare_o1 : (63:0)"
ju 2
blo "203000,-8750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 16
suid 342,0
)
)
)
*475 (CptPort
uid 56928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-46375,173000,-45625"
)
tg (CPTG
uid 56930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56931,0
va (VaSet
font "courier,8,0"
)
xt "174000,-46450,184000,-45550"
st "quanta_timer_tick_i"
blo "174000,-45750"
)
)
thePort (LogicalPort
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 18
suid 345,0
)
)
)
*476 (CptPort
uid 56932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56933,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-6375,204750,-5625"
)
tg (CPTG
uid 56934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56935,0
va (VaSet
font "courier,8,0"
)
xt "194000,-6450,203000,-5550"
st "spare_i0 : (63:0)"
ju 2
blo "203000,-5750"
)
)
thePort (LogicalPort
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 15
suid 346,0
)
)
)
*477 (CptPort
uid 56936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56937,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-5375,204750,-4625"
)
tg (CPTG
uid 56938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56939,0
va (VaSet
font "courier,8,0"
)
xt "194000,-5450,203000,-4550"
st "spare_i1 : (63:0)"
ju 2
blo "203000,-4750"
)
)
thePort (LogicalPort
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 17
suid 347,0
)
)
)
*478 (CptPort
uid 56940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-54375,173000,-53625"
)
tg (CPTG
uid 56942,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56943,0
va (VaSet
font "courier,8,0"
)
xt "174000,-54450,178500,-53550"
st "hostclk_i"
blo "174000,-53750"
)
)
thePort (LogicalPort
decl (Decl
n "hostclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 359,0
)
)
)
*479 (CptPort
uid 56944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-48375,173000,-47625"
)
tg (CPTG
uid 56946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56947,0
va (VaSet
font "courier,8,0"
)
xt "174000,-48450,180000,-47550"
st "clk_25_50_i"
blo "174000,-47750"
)
)
thePort (LogicalPort
decl (Decl
n "clk_25_50_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 365,0
)
)
)
*480 (CptPort
uid 56948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-56375,173000,-55625"
)
tg (CPTG
uid 56950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56951,0
va (VaSet
font "courier,8,0"
)
xt "174000,-56450,177000,-55550"
st "init_i"
blo "174000,-55750"
)
)
thePort (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
preAdd 0
o 7
suid 378,0
)
)
)
*481 (CptPort
uid 56952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-53375,173000,-52625"
)
tg (CPTG
uid 56954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56955,0
va (VaSet
font "courier,8,0"
)
xt "174000,-53450,180500,-52550"
st "host_reset_i"
blo "174000,-52750"
)
)
thePort (LogicalPort
decl (Decl
n "host_reset_i"
t "std_logic"
preAdd 0
o 8
suid 385,0
)
)
)
*482 (CptPort
uid 56956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56957,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-41375,204750,-40625"
)
tg (CPTG
uid 56958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56959,0
va (VaSet
font "courier,8,0"
)
xt "196000,-41450,203000,-40550"
st "tx_fifo_clk_i"
ju 2
blo "203000,-40750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_clk_i"
t "std_logic"
preAdd 0
o 9
suid 389,0
)
)
)
*483 (CptPort
uid 56960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-26375,204750,-25625"
)
tg (CPTG
uid 56962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56963,0
va (VaSet
font "courier,8,0"
)
xt "194500,-26450,203000,-25550"
st "mac_stat : (1:0)"
ju 2
blo "203000,-25750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 22
suid 390,0
)
)
)
*484 (CptPort
uid 56964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-27375,204750,-26625"
)
tg (CPTG
uid 56966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56967,0
va (VaSet
font "courier,8,0"
)
xt "194000,-27450,203000,-26550"
st "stat_word : (1:0)"
ju 2
blo "203000,-26750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 21
suid 391,0
)
)
)
*485 (CptPort
uid 56968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56969,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-16375,204750,-15625"
)
tg (CPTG
uid 56970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56971,0
va (VaSet
font "courier,8,0"
)
xt "192000,-16450,203000,-15550"
st "ext_pause_clr : (1:0)"
ju 2
blo "203000,-15750"
)
)
thePort (LogicalPort
decl (Decl
n "ext_pause_clr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 29
suid 395,0
)
)
)
*486 (CptPort
uid 56972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56973,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-17375,204750,-16625"
)
tg (CPTG
uid 56974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56975,0
va (VaSet
font "courier,8,0"
)
xt "192000,-17450,203000,-16550"
st "ext_pause_req : (1:0)"
ju 2
blo "203000,-16750"
)
)
thePort (LogicalPort
decl (Decl
n "ext_pause_req"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 30
suid 396,0
)
)
)
*487 (CptPort
uid 56976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56977,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-52375,204750,-51625"
)
tg (CPTG
uid 56978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56979,0
va (VaSet
font "courier,8,0"
)
xt "196000,-52450,203000,-51550"
st "rx_fifo_clk_i"
ju 2
blo "203000,-51750"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_clk_i"
t "std_logic"
preAdd 0
o 19
suid 397,0
)
)
)
*488 (CptPort
uid 56980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56981,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-34375,204750,-33625"
)
tg (CPTG
uid 56982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56983,0
va (VaSet
font "courier,8,0"
)
xt "198500,-34450,203000,-33550"
st "tx_data_i"
ju 2
blo "203000,-33750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i"
t "slv16"
preAdd 0
o 47
suid 398,0
)
)
)
*489 (CptPort
uid 56984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-38375,173000,-37625"
)
tg (CPTG
uid 56986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56987,0
va (VaSet
font "courier,8,0"
)
xt "174000,-38450,181000,-37550"
st "rxp_i : (1:0)"
blo "174000,-37750"
)
)
thePort (LogicalPort
decl (Decl
n "rxp_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 32
suid 399,0
)
)
)
*490 (CptPort
uid 56988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-39375,173000,-38625"
)
tg (CPTG
uid 56990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56991,0
va (VaSet
font "courier,8,0"
)
xt "174000,-39450,181000,-38550"
st "rxn_i : (1:0)"
blo "174000,-38750"
)
)
thePort (LogicalPort
decl (Decl
n "rxn_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 33
suid 400,0
)
)
)
*491 (CptPort
uid 56992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-56375,204750,-55625"
)
tg (CPTG
uid 56994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56995,0
va (VaSet
font "courier,8,0"
)
xt "197000,-56450,203000,-55550"
st "resetdone_o"
ju 2
blo "203000,-55750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "resetdone_o"
t "std_logic"
o 20
suid 401,0
)
)
)
*492 (CptPort
uid 56996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 56997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-48375,204750,-47625"
)
tg (CPTG
uid 56998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56999,0
va (VaSet
font "courier,8,0"
)
xt "199000,-48450,203000,-47550"
st "rx_sof_o"
ju 2
blo "203000,-47750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof_o"
t "std_logic"
o 44
suid 402,0
)
)
)
*493 (CptPort
uid 57000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-47375,204750,-46625"
)
tg (CPTG
uid 57002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57003,0
va (VaSet
font "courier,8,0"
)
xt "199000,-47450,203000,-46550"
st "rx_eof_o"
ju 2
blo "203000,-46750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof_o"
t "std_logic"
o 46
suid 403,0
)
)
)
*494 (CptPort
uid 57004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-49375,204750,-48625"
)
tg (CPTG
uid 57006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57007,0
va (VaSet
font "courier,8,0"
)
xt "196500,-49450,203000,-48550"
st "rx_src_rdy_o"
ju 2
blo "203000,-48750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o"
t "std_logic"
o 45
suid 404,0
)
)
)
*495 (CptPort
uid 57008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57009,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-46375,204750,-45625"
)
tg (CPTG
uid 57010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57011,0
va (VaSet
font "courier,8,0"
)
xt "196500,-46450,203000,-45550"
st "rx_dst_rdy_i"
ju 2
blo "203000,-45750"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy_i"
t "std_logic"
o 43
suid 405,0
)
)
)
*496 (CptPort
uid 57012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57013,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-51375,204750,-50625"
)
tg (CPTG
uid 57014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57015,0
va (VaSet
font "courier,8,0"
)
xt "196000,-51450,203000,-50550"
st "rx_fifo_rst_i"
ju 2
blo "203000,-50750"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 406,0
)
)
)
*497 (CptPort
uid 57016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-45375,204750,-44625"
)
tg (CPTG
uid 57018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57019,0
va (VaSet
font "courier,8,0"
)
xt "198500,-45450,203000,-44550"
st "rx_data_o"
ju 2
blo "203000,-44750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "slv16"
preAdd 0
o 42
suid 407,0
)
)
)
*498 (CptPort
uid 57020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57021,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-37375,204750,-36625"
)
tg (CPTG
uid 57022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57023,0
va (VaSet
font "courier,8,0"
)
xt "199000,-37450,203000,-36550"
st "tx_sof_i"
ju 2
blo "203000,-36750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic"
o 51
suid 408,0
)
)
)
*499 (CptPort
uid 57024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57025,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-36375,204750,-35625"
)
tg (CPTG
uid 57026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57027,0
va (VaSet
font "courier,8,0"
)
xt "199000,-36450,203000,-35550"
st "tx_eof_i"
ju 2
blo "203000,-35750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic"
o 48
suid 409,0
)
)
)
*500 (CptPort
uid 57028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57029,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-38375,204750,-37625"
)
tg (CPTG
uid 57030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57031,0
va (VaSet
font "courier,8,0"
)
xt "196500,-38450,203000,-37550"
st "tx_src_rdy_i"
ju 2
blo "203000,-37750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 49
suid 410,0
)
)
)
*501 (CptPort
uid 57032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-35375,204750,-34625"
)
tg (CPTG
uid 57034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57035,0
va (VaSet
font "courier,8,0"
)
xt "196500,-35450,203000,-34550"
st "tx_dst_rdy_o"
ju 2
blo "203000,-34750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 50
suid 411,0
)
)
)
*502 (CptPort
uid 57036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57037,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-41375,173000,-40625"
)
tg (CPTG
uid 57038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57039,0
va (VaSet
font "courier,8,0"
)
xt "174000,-41450,181000,-40550"
st "txp_o : (1:0)"
blo "174000,-40750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txp_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 34
suid 412,0
)
)
)
*503 (CptPort
uid 57040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57041,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-40375,173000,-39625"
)
tg (CPTG
uid 57042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57043,0
va (VaSet
font "courier,8,0"
)
xt "174000,-40450,181000,-39550"
st "txn_o : (1:0)"
blo "174000,-39750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txn_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 35
suid 413,0
)
)
)
*504 (CptPort
uid 57044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57045,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-30375,173000,-29625"
)
tg (CPTG
uid 57046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57047,0
va (VaSet
font "courier,8,0"
)
xt "174000,-30450,182500,-29550"
st "sf_scl_o : (1:0)"
blo "174000,-29750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 414,0
)
)
)
*505 (CptPort
uid 57048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-28375,173000,-27625"
)
tg (CPTG
uid 57050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57051,0
va (VaSet
font "courier,8,0"
)
xt "174000,-28450,182500,-27550"
st "sf_sda_i : (1:0)"
blo "174000,-27750"
)
)
thePort (LogicalPort
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 415,0
)
)
)
*506 (CptPort
uid 57052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57053,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-20375,173000,-19625"
)
tg (CPTG
uid 57054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57055,0
va (VaSet
font "courier,8,0"
)
xt "174000,-20450,184500,-19550"
st "sf_ratesel_o : (1:0)"
blo "174000,-19750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 10
suid 418,0
)
)
)
*507 (CptPort
uid 57056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57057,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-35375,173000,-34625"
)
tg (CPTG
uid 57058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57059,0
va (VaSet
font "courier,8,0"
)
xt "174000,-35450,185500,-34550"
st "sf_txdisable_o : (1:0)"
blo "174000,-34750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_txdisable_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 11
suid 419,0
)
)
)
*508 (CptPort
uid 57060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-29375,204750,-28625"
)
tg (CPTG
uid 57062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57063,0
va (VaSet
font "courier,8,0"
)
xt "194000,-29450,203000,-28550"
st "syncacq_o : (1:0)"
ju 2
blo "203000,-28750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 28
suid 420,0
)
)
)
*509 (CptPort
uid 57064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-22375,173000,-21625"
)
tg (CPTG
uid 57066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57067,0
va (VaSet
font "courier,8,0"
)
xt "174000,-22450,183000,-21550"
st "sfp_los_i : (1:0)"
blo "174000,-21750"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 27
suid 421,0
)
)
)
*510 (CptPort
uid 57068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-23375,173000,-22625"
)
tg (CPTG
uid 57070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57071,0
va (VaSet
font "courier,8,0"
)
xt "174000,-23450,184500,-22550"
st "sf_txfault_i : (1:0)"
blo "174000,-22750"
)
)
thePort (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
suid 423,0
)
)
)
*511 (CptPort
uid 57072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57073,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-23375,204750,-22625"
)
tg (CPTG
uid 57074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57075,0
va (VaSet
font "courier,8,0"
)
xt "192500,-23450,203000,-22550"
st "machost_rd_i : (1:0)"
ju 2
blo "203000,-22750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_rd_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 39
suid 424,0
)
)
)
*512 (CptPort
uid 57076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57077,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-22375,204750,-21625"
)
tg (CPTG
uid 57078,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57079,0
va (VaSet
font "courier,8,0"
)
xt "192500,-22450,203000,-21550"
st "machost_wr_i : (1:0)"
ju 2
blo "203000,-21750"
)
)
thePort (LogicalPort
decl (Decl
n "machost_wr_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 37
suid 425,0
)
)
)
*513 (CptPort
uid 57080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-20375,204750,-19625"
)
tg (CPTG
uid 57082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57083,0
va (VaSet
font "courier,8,0"
)
xt "191500,-20450,203000,-19550"
st "machost_data_o : (1:0)"
ju 2
blo "203000,-19750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "machost_data_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 38
suid 426,0
)
)
)
*514 (CptPort
uid 57084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57085,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-40375,204750,-39625"
)
tg (CPTG
uid 57086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57087,0
va (VaSet
font "courier,8,0"
)
xt "196000,-40450,203000,-39550"
st "tx_fifo_rst_i"
ju 2
blo "203000,-39750"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 427,0
)
)
)
*515 (CptPort
uid 57088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-24375,173000,-23625"
)
tg (CPTG
uid 57090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57091,0
va (VaSet
font "courier,8,0"
)
xt "174000,-24450,184000,-23550"
st "sf_absent_i : (1:0)"
blo "174000,-23750"
)
)
thePort (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
suid 428,0
)
)
)
*516 (CptPort
uid 57092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57093,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-29375,173000,-28625"
)
tg (CPTG
uid 57094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57095,0
va (VaSet
font "courier,8,0"
)
xt "174000,-29450,182500,-28550"
st "sf_sda_o : (1:0)"
blo "174000,-28750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 23
suid 429,0
)
)
)
*517 (CptPort
uid 57096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57097,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,-27375,173000,-26625"
)
tg (CPTG
uid 57098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57099,0
va (VaSet
font "courier,8,0"
)
xt "174000,-27450,183000,-26550"
st "sf_sda_to : (1:0)"
blo "174000,-26750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
suid 430,0
)
)
)
*518 (CptPort
uid 57100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-3375,204750,-2625"
)
tg (CPTG
uid 57102,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57103,0
va (VaSet
font "courier,8,0"
)
xt "194500,-3450,203000,-2550"
st "tx_ack_o : (1:0)"
ju 2
blo "203000,-2750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ack_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 40
suid 432,0
)
)
)
*519 (CptPort
uid 57104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,-2375,204750,-1625"
)
tg (CPTG
uid 57106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57107,0
va (VaSet
font "courier,8,0"
)
xt "191500,-2450,203000,-1550"
st "rx_goodframe_o : (1:0)"
ju 2
blo "203000,-1750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_goodframe_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 41
suid 433,0
)
)
)
]
shape (Rectangle
uid 57109,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "173000,-57000,204000,-1000"
)
oxt "40000,117000,71000,173000"
ttg (MlTextGroup
uid 57110,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*520 (Text
uid 57111,0
va (VaSet
font "courier,8,1"
)
xt "182850,-42000,188850,-41100"
st "ethernet_v4"
blo "182850,-41300"
tm "BdLibraryNameMgr"
)
*521 (Text
uid 57112,0
va (VaSet
font "courier,8,1"
)
xt "182850,-41100,188850,-40200"
st "eth2x16_top"
blo "182850,-40400"
tm "CptNameMgr"
)
*522 (Text
uid 57113,0
va (VaSet
font "courier,8,1"
)
xt "182850,-40200,188350,-39300"
st "Usfeth2x16"
blo "182850,-39500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 57114,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 57115,0
text (MLText
uid 57116,0
va (VaSet
font "courier,8,0"
)
xt "178000,-173000,178000,-173000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*523 (SaComponent
uid 57625,0
optionalChildren [
*524 (CptPort
uid 57374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57375,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,72625,204750,73375"
)
tg (CPTG
uid 57376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57377,0
sl 0
va (VaSet
)
xt "195400,72500,203000,73500"
st "RX_LL_CLOCK_0"
ju 2
blo "203000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
o 1
suid 1,0
)
)
)
*525 (CptPort
uid 57378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57379,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,73625,204750,74375"
)
tg (CPTG
uid 57380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57381,0
sl 0
va (VaSet
)
xt "195500,73500,203000,74500"
st "RX_LL_RESET_0"
ju 2
blo "203000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
o 2
suid 2,0
)
)
)
*526 (CptPort
uid 57382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,79625,204750,80375"
)
tg (CPTG
uid 57384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57385,0
sl 0
va (VaSet
)
xt "193200,79500,203000,80500"
st "RX_LL_DATA_0 : (15:0)"
ju 2
blo "203000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*527 (CptPort
uid 57386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,76625,204750,77375"
)
tg (CPTG
uid 57388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57389,0
sl 0
va (VaSet
)
xt "195500,76500,203000,77500"
st "RX_LL_SOF_N_0"
ju 2
blo "203000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
o 4
suid 4,0
)
)
)
*528 (CptPort
uid 57390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,77625,204750,78375"
)
tg (CPTG
uid 57392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57393,0
sl 0
va (VaSet
)
xt "195500,77500,203000,78500"
st "RX_LL_EOF_N_0"
ju 2
blo "203000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
o 5
suid 5,0
)
)
)
*529 (CptPort
uid 57394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,75625,204750,76375"
)
tg (CPTG
uid 57396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57397,0
sl 0
va (VaSet
)
xt "193100,75500,203000,76500"
st "RX_LL_SRC_RDY_N_0"
ju 2
blo "203000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
o 6
suid 6,0
)
)
)
*530 (CptPort
uid 57398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57399,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,78625,204750,79375"
)
tg (CPTG
uid 57400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57401,0
sl 0
va (VaSet
)
xt "193300,78500,203000,79500"
st "RX_LL_DST_RDY_N_0"
ju 2
blo "203000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
o 7
suid 7,0
)
)
)
*531 (CptPort
uid 57402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,53625,204750,54375"
)
tg (CPTG
uid 57404,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57405,0
sl 0
va (VaSet
)
xt "190400,53500,203000,54500"
st "RX_LL_FIFO_STATUS_0 : (3:0)"
ju 2
blo "203000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
posAdd 0
o 8
suid 8,0
)
)
)
*532 (CptPort
uid 57406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57407,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,84625,204750,85375"
)
tg (CPTG
uid 57408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57409,0
sl 0
va (VaSet
)
xt "195600,84500,203000,85500"
st "TX_LL_CLOCK_0"
ju 2
blo "203000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
o 9
suid 9,0
)
)
)
*533 (CptPort
uid 57410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57411,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,83625,204750,84375"
)
tg (CPTG
uid 57412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57413,0
sl 0
va (VaSet
)
xt "195700,83500,203000,84500"
st "TX_LL_RESET_0"
ju 2
blo "203000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
o 10
suid 10,0
)
)
)
*534 (CptPort
uid 57414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57415,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,90625,204750,91375"
)
tg (CPTG
uid 57416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57417,0
sl 0
va (VaSet
)
xt "193400,90500,203000,91500"
st "TX_LL_DATA_0 : (15:0)"
ju 2
blo "203000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
)
)
*535 (CptPort
uid 57418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57419,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,87625,204750,88375"
)
tg (CPTG
uid 57420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57421,0
sl 0
va (VaSet
)
xt "195700,87500,203000,88500"
st "TX_LL_SOF_N_0"
ju 2
blo "203000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
o 12
suid 12,0
)
)
)
*536 (CptPort
uid 57422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57423,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,88625,204750,89375"
)
tg (CPTG
uid 57424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57425,0
sl 0
va (VaSet
)
xt "195700,88500,203000,89500"
st "TX_LL_EOF_N_0"
ju 2
blo "203000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
o 13
suid 13,0
)
)
)
*537 (CptPort
uid 57426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57427,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,86625,204750,87375"
)
tg (CPTG
uid 57428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57429,0
sl 0
va (VaSet
)
xt "193300,86500,203000,87500"
st "TX_LL_SRC_RDY_N_0"
ju 2
blo "203000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
o 14
suid 14,0
)
)
)
*538 (CptPort
uid 57430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,89625,204750,90375"
)
tg (CPTG
uid 57432,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57433,0
sl 0
va (VaSet
)
xt "193500,89500,203000,90500"
st "TX_LL_DST_RDY_N_0"
ju 2
blo "203000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
posAdd 0
o 15
suid 15,0
)
)
)
*539 (CptPort
uid 57434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,56625,204750,57375"
)
tg (CPTG
uid 57436,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57437,0
sl 0
va (VaSet
)
xt "193100,56500,203000,57500"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "203000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 16
suid 16,0
)
)
)
*540 (CptPort
uid 57438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,57625,204750,58375"
)
tg (CPTG
uid 57440,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57441,0
sl 0
va (VaSet
)
xt "190000,57500,203000,58500"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "203000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 17
suid 17,0
)
)
)
*541 (CptPort
uid 57442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,58625,204750,59375"
)
tg (CPTG
uid 57444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57445,0
sl 0
va (VaSet
)
xt "190400,58500,203000,59500"
st "EMAC0CLIENTRXSTATS : (6:0)"
ju 2
blo "203000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 18
suid 18,0
)
)
)
*542 (CptPort
uid 57446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,59625,204750,60375"
)
tg (CPTG
uid 57448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57449,0
sl 0
va (VaSet
)
xt "191100,59500,203000,60500"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "203000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 19
suid 19,0
)
)
)
*543 (CptPort
uid 57450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,60625,204750,61375"
)
tg (CPTG
uid 57452,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57453,0
sl 0
va (VaSet
)
xt "188900,60500,203000,61500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "203000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 20
suid 20,0
)
)
)
*544 (CptPort
uid 57454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,51625,173000,52375"
)
tg (CPTG
uid 57456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57457,0
sl 0
va (VaSet
)
xt "174000,51500,188000,52500"
st "CLIENTEMAC0TXIFGDELAY : (7:0)"
blo "174000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
o 21
suid 21,0
)
)
)
*545 (CptPort
uid 57458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,61625,204750,62375"
)
tg (CPTG
uid 57460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57461,0
sl 0
va (VaSet
)
xt "193000,61500,203000,62500"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "203000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 22
suid 22,0
)
)
)
*546 (CptPort
uid 57462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,62625,204750,63375"
)
tg (CPTG
uid 57464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57465,0
sl 0
va (VaSet
)
xt "191300,62500,203000,63500"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "203000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 23
suid 23,0
)
)
)
*547 (CptPort
uid 57466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,63625,204750,64375"
)
tg (CPTG
uid 57468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57469,0
sl 0
va (VaSet
)
xt "189100,63500,203000,64500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "203000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 24
suid 24,0
)
)
)
*548 (CptPort
uid 57470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,52625,173000,53375"
)
tg (CPTG
uid 57472,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57473,0
sl 0
va (VaSet
)
xt "174000,52500,185200,53500"
st "CLIENTEMAC0PAUSEREQ"
blo "174000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
o 25
suid 25,0
)
)
)
*549 (CptPort
uid 57474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,53625,173000,54375"
)
tg (CPTG
uid 57476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57477,0
sl 0
va (VaSet
)
xt "174000,53500,188000,54500"
st "CLIENTEMAC0PAUSEVAL : (15:0)"
blo "174000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 DOWNTO 0)"
posAdd 0
o 26
suid 26,0
)
)
)
*550 (CptPort
uid 57478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,83625,173000,84375"
)
tg (CPTG
uid 57480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57481,0
sl 0
va (VaSet
)
xt "174000,83500,178800,84500"
st "GTX_CLK_0"
blo "174000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "GTX_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
o 27
suid 27,0
)
)
)
*551 (CptPort
uid 57482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,68625,204750,69375"
)
tg (CPTG
uid 57484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57485,0
sl 0
va (VaSet
)
xt "194700,68500,203000,69500"
st "RX_CLIENT_CLK_0"
ju 2
blo "203000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
o 28
suid 28,0
)
)
)
*552 (CptPort
uid 57486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,81625,204750,82375"
)
tg (CPTG
uid 57488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57489,0
sl 0
va (VaSet
)
xt "194900,81500,203000,82500"
st "TX_CLIENT_CLK_0"
ju 2
blo "203000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
posAdd 0
o 29
suid 29,0
)
)
)
*553 (CptPort
uid 57490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,32625,204750,33375"
)
tg (CPTG
uid 57492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57493,0
sl 0
va (VaSet
)
xt "195300,32500,203000,33500"
st "GMII_TXD_0 : (7:0)"
ju 2
blo "203000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TXD_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- GMII Interface - EMAC0"
preAdd 0
o 30
suid 30,0
)
)
)
*554 (CptPort
uid 57494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,33625,204750,34375"
)
tg (CPTG
uid 57496,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57497,0
sl 0
va (VaSet
)
xt "196600,33500,203000,34500"
st "GMII_TX_EN_0"
ju 2
blo "203000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_EN_0"
t "std_logic"
o 31
suid 31,0
)
)
)
*555 (CptPort
uid 57498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,34625,204750,35375"
)
tg (CPTG
uid 57500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57501,0
sl 0
va (VaSet
)
xt "196600,34500,203000,35500"
st "GMII_TX_ER_0"
ju 2
blo "203000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_ER_0"
t "std_logic"
o 32
suid 32,0
)
)
)
*556 (CptPort
uid 57502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,30625,204750,31375"
)
tg (CPTG
uid 57504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57505,0
sl 0
va (VaSet
)
xt "196100,30500,203000,31500"
st "GMII_TX_CLK_0"
ju 2
blo "203000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_CLK_0"
t "std_logic"
o 33
suid 33,0
)
)
)
*557 (CptPort
uid 57506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,32625,173000,33375"
)
tg (CPTG
uid 57508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57509,0
sl 0
va (VaSet
)
xt "174000,32500,181900,33500"
st "GMII_RXD_0 : (7:0)"
blo "174000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RXD_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 34
suid 34,0
)
)
)
*558 (CptPort
uid 57510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,33625,173000,34375"
)
tg (CPTG
uid 57512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57513,0
sl 0
va (VaSet
)
xt "174000,33500,180600,34500"
st "GMII_RX_DV_0"
blo "174000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_DV_0"
t "std_logic"
o 35
suid 35,0
)
)
)
*559 (CptPort
uid 57514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,34625,173000,35375"
)
tg (CPTG
uid 57516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57517,0
sl 0
va (VaSet
)
xt "174000,34500,180600,35500"
st "GMII_RX_ER_0"
blo "174000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_ER_0"
t "std_logic"
o 36
suid 36,0
)
)
)
*560 (CptPort
uid 57518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,35625,173000,36375"
)
tg (CPTG
uid 57520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57521,0
sl 0
va (VaSet
)
xt "174000,35500,181100,36500"
st "GMII_RX_CLK_0"
blo "174000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_CLK_0"
t "std_logic"
o 37
suid 37,0
)
)
)
*561 (CptPort
uid 57522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,68625,173000,69375"
)
tg (CPTG
uid 57524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57525,0
sl 0
va (VaSet
)
xt "174000,68500,177900,69500"
st "HOSTCLK"
blo "174000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
posAdd 0
o 53
suid 53,0
)
)
)
*562 (CptPort
uid 57526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,30625,173000,31375"
)
tg (CPTG
uid 57528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57529,0
sl 0
va (VaSet
)
xt "174000,30500,177400,31500"
st "REFCLK"
blo "174000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK"
t "std_logic"
prec "-- Reference clock for RGMII IODELAYs"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*563 (CptPort
uid 57530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,94625,173000,95375"
)
tg (CPTG
uid 57532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57533,0
sl 0
va (VaSet
)
xt "174000,94500,176800,95500"
st "RESET"
blo "174000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
o 62
suid 55,0
)
)
)
*564 (CptPort
uid 57534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,36625,173000,37375"
)
tg (CPTG
uid 57536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57537,0
sl 0
va (VaSet
)
xt "174000,36500,179400,37500"
st "GMII_COL_0"
blo "174000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_COL_0"
t "std_logic"
o 39
suid 62,0
)
)
)
*565 (CptPort
uid 57538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,37625,173000,38375"
)
tg (CPTG
uid 57540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57541,0
sl 0
va (VaSet
)
xt "174000,37500,179500,38500"
st "GMII_CRS_0"
blo "174000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "GMII_CRS_0"
t "std_logic"
posAdd 0
o 40
suid 63,0
)
)
)
*566 (CptPort
uid 57542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,44625,173000,45375"
)
tg (CPTG
uid 57544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57545,0
sl 0
va (VaSet
)
xt "174000,44500,181500,45500"
st "HOSTADDR : (9:0)"
blo "174000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 48
suid 64,0
)
)
)
*567 (CptPort
uid 57546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,40625,173000,41375"
)
tg (CPTG
uid 57548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57549,0
sl 0
va (VaSet
)
xt "174000,40500,181400,41500"
st "HOSTEMAC1SEL"
blo "174000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 52
suid 65,0
)
)
)
*568 (CptPort
uid 57550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,47625,173000,48375"
)
tg (CPTG
uid 57552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57553,0
sl 0
va (VaSet
)
xt "174000,47500,180300,48500"
st "HOSTMIIMRDY"
blo "174000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 50
suid 66,0
)
)
)
*569 (CptPort
uid 57554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,41625,173000,42375"
)
tg (CPTG
uid 57556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57557,0
sl 0
va (VaSet
)
xt "174000,41500,180200,42500"
st "HOSTMIIMSEL"
blo "174000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 47
suid 67,0
)
)
)
*570 (CptPort
uid 57558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,42625,173000,43375"
)
tg (CPTG
uid 57560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57561,0
sl 0
va (VaSet
)
xt "174000,42500,182700,43500"
st "HOSTOPCODE : (1:0)"
blo "174000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Generic Host Interface"
preAdd 0
o 45
suid 68,0
)
)
)
*571 (CptPort
uid 57562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57563,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,45625,173000,46375"
)
tg (CPTG
uid 57564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57565,0
sl 0
va (VaSet
)
xt "174000,45500,183000,46500"
st "HOSTRDDATA : (31:0)"
blo "174000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 51
suid 69,0
)
)
)
*572 (CptPort
uid 57566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,43625,173000,44375"
)
tg (CPTG
uid 57568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57569,0
sl 0
va (VaSet
)
xt "174000,43500,178000,44500"
st "HOSTREQ"
blo "174000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 46
suid 70,0
)
)
)
*573 (CptPort
uid 57570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,46625,173000,47375"
)
tg (CPTG
uid 57572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57573,0
sl 0
va (VaSet
)
xt "174000,46500,183100,47500"
st "HOSTWRDATA : (31:0)"
blo "174000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 49
suid 71,0
)
)
)
*574 (CptPort
uid 57574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,43625,204750,44375"
)
tg (CPTG
uid 57576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57577,0
sl 0
va (VaSet
)
xt "200100,43500,203000,44500"
st "MDC_0"
ju 2
blo "203000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 41
suid 72,0
)
)
)
*575 (CptPort
uid 57578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57579,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,44625,204750,45375"
)
tg (CPTG
uid 57580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57581,0
sl 0
va (VaSet
)
xt "199200,44500,203000,45500"
st "MDIO_0_I"
ju 2
blo "203000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 42
suid 73,0
)
)
)
*576 (CptPort
uid 57582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,45625,204750,46375"
)
tg (CPTG
uid 57584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57585,0
sl 0
va (VaSet
)
xt "198800,45500,203000,46500"
st "MDIO_0_O"
ju 2
blo "203000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 43
suid 74,0
)
)
)
*577 (CptPort
uid 57586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,46625,204750,47375"
)
tg (CPTG
uid 57588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57589,0
sl 0
va (VaSet
)
xt "199000,46500,203000,47500"
st "MDIO_0_T"
ju 2
blo "203000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
posAdd 0
o 44
suid 75,0
)
)
)
*578 (CptPort
uid 57590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,38625,173000,39375"
)
tg (CPTG
uid 57592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57593,0
sl 0
va (VaSet
)
xt "174000,38500,180300,39500"
st "MII_TX_CLK_0"
blo "174000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "MII_TX_CLK_0"
t "std_logic"
o 38
suid 76,0
)
)
)
*579 (CptPort
uid 57594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,92625,204750,93375"
)
tg (CPTG
uid 57596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57597,0
sl 0
va (VaSet
)
xt "197900,92500,203000,93500"
st "rx_overflow"
ju 2
blo "203000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_overflow"
t "std_logic"
o 57
suid 77,0
)
)
)
*580 (CptPort
uid 57598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,93625,204750,94375"
)
tg (CPTG
uid 57600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57601,0
sl 0
va (VaSet
)
xt "200500,93500,203000,94500"
st "tx_ack"
ju 2
blo "203000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ack"
t "std_logic"
o 58
suid 78,0
)
)
)
*581 (CptPort
uid 57602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,94625,204750,95375"
)
tg (CPTG
uid 57604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57605,0
sl 0
va (VaSet
)
xt "198100,94500,203000,95500"
st "tx_collision"
ju 2
blo "203000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_collision"
t "std_logic"
o 59
suid 79,0
)
)
)
*582 (CptPort
uid 57606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,95625,204750,96375"
)
tg (CPTG
uid 57608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57609,0
sl 0
va (VaSet
)
xt "195600,95500,203000,96500"
st "tx_fifo_stat : (3:0)"
ju 2
blo "203000,96300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_stat"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 55
suid 80,0
)
)
)
*583 (CptPort
uid 57610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,96625,204750,97375"
)
tg (CPTG
uid 57612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57613,0
sl 0
va (VaSet
)
xt "197900,96500,203000,97500"
st "tx_overflow"
ju 2
blo "203000,97300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_overflow"
t "std_logic"
o 56
suid 81,0
)
)
)
*584 (CptPort
uid 57614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,97625,204750,98375"
)
tg (CPTG
uid 57616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57617,0
sl 0
va (VaSet
)
xt "197500,97500,203000,98500"
st "tx_retransmit"
ju 2
blo "203000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_retransmit"
t "std_logic"
posAdd 0
o 60
suid 82,0
)
)
)
*585 (CptPort
uid 57618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "204000,98625,204750,99375"
)
tg (CPTG
uid 57620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57621,0
sl 0
va (VaSet
)
xt "197200,98500,203000,99500"
st "rx_goodframe"
ju 2
blo "203000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_goodframe"
t "std_logic"
o 61
suid 83,0
)
)
)
*586 (CommentText
uid 57622,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 57623,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "200000,120000,215000,125000"
)
oxt "0,0,15000,5000"
text (MLText
uid 57624,0
va (VaSet
fg "0,0,32768"
)
xt "200200,120200,214800,124200"
st "
-------------------------------------------------------------------------------
-- The entity declaration for the local link design.
-------------------------------------------------------------------------------
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
*587 (CommentText
uid 29425,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 29426,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "200000,120000,215000,125000"
)
oxt "0,0,15000,5000"
text (MLText
uid 29427,0
va (VaSet
fg "0,0,32768"
)
xt "200200,120200,214800,124200"
st "
-------------------------------------------------------------------------------
-- The entity declaration for the local link design.
-------------------------------------------------------------------------------
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
]
shape (Rectangle
uid 57626,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "173000,27000,204000,111000"
)
oxt "15000,-49000,46000,35000"
ttg (MlTextGroup
uid 57627,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*588 (Text
uid 57628,0
va (VaSet
font "helvetica,8,1"
)
xt "173700,61000,179100,62000"
st "ethernet_v4"
blo "173700,61800"
tm "BdLibraryNameMgr"
)
*589 (Text
uid 57629,0
va (VaSet
font "helvetica,8,1"
)
xt "173700,62000,182300,63000"
st "eth_gmii16_locallink"
blo "173700,62800"
tm "CptNameMgr"
)
*590 (Text
uid 57630,0
va (VaSet
font "helvetica,8,1"
)
xt "173700,63000,180100,64000"
st "Ugmii_locallink"
blo "173700,63800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 57631,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 57632,0
text (MLText
uid 57633,0
va (VaSet
)
xt "67000,27000,67000,27000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
selT 0
)
archFileType "UNKNOWN"
)
*591 (SaComponent
uid 57832,0
optionalChildren [
*592 (CptPort
uid 57780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,13625,331000,14375"
)
tg (CPTG
uid 57782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57783,0
va (VaSet
)
xt "332000,13500,336500,14500"
st "net_data_i"
blo "332000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "net_data_i"
t "slv16"
o 1
)
)
)
*593 (CptPort
uid 57784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,10625,331000,11375"
)
tg (CPTG
uid 57786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57787,0
va (VaSet
)
xt "332000,10500,335600,11500"
st "net_sof_i"
blo "332000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "net_sof_i"
t "std_logic"
o 2
)
)
)
*594 (CptPort
uid 57788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,11625,331000,12375"
)
tg (CPTG
uid 57790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57791,0
va (VaSet
)
xt "332000,11500,335600,12500"
st "net_eof_i"
blo "332000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "net_eof_i"
t "std_logic"
o 3
)
)
)
*595 (CptPort
uid 57792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,12625,331000,13375"
)
tg (CPTG
uid 57794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57795,0
va (VaSet
)
xt "332000,12500,338100,13500"
st "net_dst_rdy_o"
blo "332000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "net_dst_rdy_o"
t "std_logic"
o 4
)
)
)
*596 (CptPort
uid 57796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,9625,331000,10375"
)
tg (CPTG
uid 57798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57799,0
va (VaSet
)
xt "332000,9500,337700,10500"
st "net_src_rdy_i"
blo "332000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "net_src_rdy_i"
t "std_logic"
o 5
)
)
)
*597 (CptPort
uid 57800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "348000,13625,348750,14375"
)
tg (CPTG
uid 57802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57803,0
va (VaSet
)
xt "341800,13500,347000,14500"
st "hsio_data_o"
ju 2
blo "347000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_data_o"
t "slv16"
o 6
i "x\"0000\""
)
)
)
*598 (CptPort
uid 57804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "348000,10625,348750,11375"
)
tg (CPTG
uid 57806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57807,0
va (VaSet
)
xt "342200,10500,347000,11500"
st "hsio_sof_o"
ju 2
blo "347000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_sof_o"
t "std_logic"
o 7
)
)
)
*599 (CptPort
uid 57808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "348000,11625,348750,12375"
)
tg (CPTG
uid 57810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57811,0
va (VaSet
)
xt "342200,11500,347000,12500"
st "hsio_eof_o"
ju 2
blo "347000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_eof_o"
t "std_logic"
o 8
)
)
)
*600 (CptPort
uid 57812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57813,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "348000,12625,348750,13375"
)
tg (CPTG
uid 57814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57815,0
va (VaSet
)
xt "340800,12500,347000,13500"
st "hsio_dst_rdy_i"
ju 2
blo "347000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_dst_rdy_i"
t "std_logic"
o 9
)
)
)
*601 (CptPort
uid 57816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "348000,9625,348750,10375"
)
tg (CPTG
uid 57818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57819,0
va (VaSet
)
xt "340600,9500,347000,10500"
st "hsio_src_rdy_o"
ju 2
blo "347000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_src_rdy_o"
t "std_logic"
o 10
)
)
)
*602 (CptPort
uid 57820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "348000,6625,348750,7375"
)
tg (CPTG
uid 57822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 57823,0
va (VaSet
)
xt "341200,6500,347000,7500"
st "rx_src_mac_o"
ju 2
blo "347000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_mac_o"
t "slv48"
o 11
)
)
)
*603 (CptPort
uid 57824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,5625,331000,6375"
)
tg (CPTG
uid 57826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57827,0
va (VaSet
)
xt "332000,5500,333000,6500"
st "clk"
blo "332000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 12
)
)
)
*604 (CptPort
uid 57828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "330250,6625,331000,7375"
)
tg (CPTG
uid 57830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 57831,0
va (VaSet
)
xt "332000,6500,333000,7500"
st "rst"
blo "332000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
)
)
)
*605 (CommentText
uid 17306,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 17307,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "331000,-2000,346000,3000"
)
oxt "0,0,15000,5000"
text (MLText
uid 17308,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "331200,-1800,343900,-800"
st "
--use ieee.std_logic_unsigned.all;
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
*606 (CommentText
uid 45235,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 45236,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "331000,-3000,346000,2000"
)
oxt "0,0,15000,5000"
text (MLText
uid 45237,0
va (VaSet
fg "0,0,32768"
)
xt "331200,-2800,343900,-1800"
st "

"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
]
shape (Rectangle
uid 57833,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "331000,5000,348000,16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 57834,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*607 (Text
uid 57835,0
va (VaSet
font "helvetica,8,1"
)
xt "334350,6000,336050,7000"
st "hsio"
blo "334350,6800"
tm "BdLibraryNameMgr"
)
*608 (Text
uid 57836,0
va (VaSet
font "helvetica,8,1"
)
xt "334350,7000,341650,8000"
st "net_rx_pktfmt16"
blo "334350,7800"
tm "CptNameMgr"
)
*609 (Text
uid 57837,0
va (VaSet
font "helvetica,8,1"
)
xt "334350,8000,340250,9000"
st "Unetrxpktfmt"
blo "334350,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 57838,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 57839,0
text (MLText
uid 57840,0
va (VaSet
font "clean,8,0"
)
xt "339000,3000,339000,3000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*610 (Net
uid 59328,0
decl (Decl
n "rst_in"
t "std_logic"
o 17
suid 539,0
)
declText (MLText
uid 59329,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*611 (PortIoIn
uid 59330,0
shape (CompositeShape
uid 59331,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 59332,0
sl 0
ro 270
xt "123000,-71375,124500,-70625"
)
(Line
uid 59333,0
sl 0
ro 270
xt "124500,-71000,125000,-71000"
pts [
"124500,-71000"
"125000,-71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 59334,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 59335,0
va (VaSet
isHidden 1
)
xt "119800,-71500,122000,-70500"
st "rst_in"
ju 2
blo "122000,-70700"
tm "WireNameMgr"
)
)
)
*612 (HdlText
uid 59384,0
optionalChildren [
*613 (EmbeddedText
uid 59403,0
commentText (CommentText
uid 59404,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 59405,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "122000,-70000,146000,-65000"
)
oxt "0,0,18000,5000"
text (MLText
uid 59406,0
va (VaSet
font "clean,8,0"
)
xt "122200,-69800,141700,-68200"
st "
-- eb6 6 -- seperate downstream resets
rst <= rst_in when rising_edge(clk);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 24000
)
)
)
]
shape (Rectangle
uid 59385,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,-73000,134000,-70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 59386,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*614 (Text
uid 59387,0
va (VaSet
font "charter,8,0"
)
xt "130300,-73000,131700,-72000"
st "eb6"
blo "130300,-72200"
tm "HdlTextNameMgr"
)
*615 (Text
uid 59388,0
va (VaSet
font "charter,8,0"
)
xt "130300,-72000,130800,-71000"
st "6"
blo "130300,-71200"
tm "HdlTextNumberMgr"
)
]
)
)
*616 (PortIoIn
uid 59397,0
shape (CompositeShape
uid 59398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 59399,0
sl 0
ro 270
xt "123000,-72375,124500,-71625"
)
(Line
uid 59400,0
sl 0
ro 270
xt "124500,-72000,125000,-72000"
pts [
"124500,-72000"
"125000,-72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 59401,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 59402,0
va (VaSet
isHidden 1
)
xt "121000,-72500,122000,-71500"
st "clk"
ju 2
blo "122000,-71700"
tm "WireNameMgr"
)
)
)
*617 (Net
uid 61319,0
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 145
suid 542,0
)
declText (MLText
uid 61320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*618 (Net
uid 61321,0
decl (Decl
n "tx_sof"
t "std_logic"
o 144
suid 543,0
)
declText (MLText
uid 61322,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*619 (Net
uid 61323,0
decl (Decl
n "tx_eof"
t "std_logic"
o 141
suid 544,0
)
declText (MLText
uid 61324,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*620 (Net
uid 61325,0
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 138
suid 545,0
)
declText (MLText
uid 61326,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*621 (Net
uid 61464,0
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 112
suid 549,0
)
declText (MLText
uid 61465,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*622 (Net
uid 61466,0
decl (Decl
n "rx_sof"
t "std_logic"
o 110
suid 550,0
)
declText (MLText
uid 61467,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*623 (Net
uid 61468,0
decl (Decl
n "rx_eof"
t "std_logic"
o 107
suid 551,0
)
declText (MLText
uid 61469,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*624 (Net
uid 61470,0
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 106
suid 552,0
)
declText (MLText
uid 61471,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*625 (Net
uid 61472,0
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 105
suid 553,0
)
declText (MLText
uid 61473,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*626 (Net
uid 62441,0
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 27
suid 554,0
)
declText (MLText
uid 62442,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*627 (PortIoIn
uid 62443,0
shape (CompositeShape
uid 62444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 62445,0
sl 0
ro 90
xt "410500,55625,412000,56375"
)
(Line
uid 62446,0
sl 0
ro 90
xt "410000,56000,410500,56000"
pts [
"410500,56000"
"410000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 62447,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 62448,0
va (VaSet
isHidden 1
)
xt "413000,55500,415800,56500"
st "tx_lls_i"
blo "413000,56300"
tm "WireNameMgr"
)
)
)
*628 (Net
uid 62449,0
decl (Decl
n "tx_lld_o"
t "std_logic"
o 57
suid 555,0
)
declText (MLText
uid 62450,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*629 (PortIoOut
uid 62451,0
shape (CompositeShape
uid 62452,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 62453,0
sl 0
ro 270
xt "410500,68625,412000,69375"
)
(Line
uid 62454,0
sl 0
ro 270
xt "410000,69000,410500,69000"
pts [
"410000,69000"
"410500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 62455,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 62456,0
va (VaSet
isHidden 1
)
xt "413000,68500,416200,69500"
st "tx_lld_o"
blo "413000,69300"
tm "WireNameMgr"
)
)
)
*630 (SaComponent
uid 63383,0
optionalChildren [
*631 (CptPort
uid 63392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "337000,124625,337750,125375"
)
tg (CPTG
uid 63394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63395,0
va (VaSet
font "courier,8,0"
)
xt "335000,124550,336000,125450"
st "hi"
ju 2
blo "336000,125250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*632 (CptPort
uid 63396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "337000,125625,337750,126375"
)
tg (CPTG
uid 63398,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63399,0
va (VaSet
font "courier,8,0"
)
xt "335000,125550,336000,126450"
st "lo"
ju 2
blo "336000,126250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 63384,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "331000,124000,337000,127000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 63385,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*633 (Text
uid 63386,0
va (VaSet
font "courier,8,1"
)
xt "332600,127000,335100,127900"
st "utils"
blo "332600,127700"
tm "BdLibraryNameMgr"
)
*634 (Text
uid 63387,0
va (VaSet
font "courier,8,1"
)
xt "332600,127900,336100,128800"
st "m_power"
blo "332600,128600"
tm "CptNameMgr"
)
*635 (Text
uid 63388,0
va (VaSet
font "courier,8,1"
)
xt "332600,128800,336100,129700"
st "Umpower"
blo "332600,129500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 63389,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 63390,0
text (MLText
uid 63391,0
va (VaSet
font "courier,8,0"
)
xt "333500,116000,333500,116000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*636 (MWC
uid 64365,0
optionalChildren [
*637 (CptPort
uid 64374,0
optionalChildren [
*638 (Line
uid 64379,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "403000,22000,404000,22000"
pts [
"404000,22000"
"403000,22000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 64375,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "404000,21625,404750,22375"
)
tg (CPTG
uid 64376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64377,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "866750,21500,868250,22400"
st "din"
ju 2
blo "868250,22200"
)
s (Text
uid 64378,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "868250,22400,868250,22400"
ju 2
blo "868250,22400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 19
)
)
)
*639 (CptPort
uid 64380,0
optionalChildren [
*640 (Line
uid 64385,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "399000,22000,400000,22000"
pts [
"399000,22000"
"400000,22000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 64381,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "398250,21625,399000,22375"
)
tg (CPTG
uid 64382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64383,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "864250,21500,866250,22400"
st "dout"
blo "864250,22200"
)
s (Text
uid 64384,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "864250,22400,864250,22400"
blo "864250,22400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 106
)
)
)
*641 (Grouping
uid 64386,0
optionalChildren [
*642 (CommentGraphic
uid 64388,0
shape (CustomPolygon
pts [
"403000,20000"
"403000,24000"
"400000,22000"
"403000,20000"
]
uid 64389,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "400000,20000,403000,24000"
)
oxt "7000,6000,10000,10000"
)
*643 (CommentText
uid 64390,0
shape (Rectangle
uid 64391,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "400750,21000,403000,23000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 64392,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "400875,21550,402875,22450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 64387,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "400000,20000,403000,24000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 64366,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "399000,20000,404000,24000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 64367,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*644 (Text
uid 64368,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "400350,23200,405850,24100"
st "moduleware"
blo "400350,23900"
)
*645 (Text
uid 64369,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "400350,24100,402350,25000"
st "buff"
blo "400350,24800"
)
*646 (Text
uid 64370,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "400350,24100,406350,25000"
st "Ubuffrxclk1"
blo "400350,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 64371,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64372,0
text (MLText
uid 64373,0
va (VaSet
font "courier,8,0"
)
xt "396000,1300,396000,1300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*647 (PortIoOut
uid 64393,0
shape (CompositeShape
uid 64394,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64395,0
sl 0
ro 270
xt "417500,14625,419000,15375"
)
(Line
uid 64396,0
sl 0
ro 270
xt "417000,15000,417500,15000"
pts [
"417000,15000"
"417500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64397,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64398,0
va (VaSet
isHidden 1
)
xt "420000,14500,423100,15500"
st "rx_lls_o"
blo "420000,15300"
tm "WireNameMgr"
)
)
)
*648 (Net
uid 64399,0
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 43
suid 557,0
)
declText (MLText
uid 64400,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*649 (Net
uid 64409,0
decl (Decl
n "rx_lld_i"
t "std_logic"
o 19
suid 558,0
)
declText (MLText
uid 64410,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*650 (PortIoIn
uid 64411,0
shape (CompositeShape
uid 64412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64413,0
sl 0
ro 90
xt "417500,21625,419000,22375"
)
(Line
uid 64414,0
sl 0
ro 90
xt "417000,22000,417500,22000"
pts [
"417500,22000"
"417000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64415,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64416,0
va (VaSet
isHidden 1
)
xt "420000,21500,422900,22500"
st "rx_lld_i"
blo "420000,22300"
tm "WireNameMgr"
)
)
)
*651 (CommentText
uid 65339,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 65340,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "291000,-58000,317000,-19000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 65341,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "291200,-57800,316500,-19400"
st "
Statwords SF
--------------------------------------
statword_o(63 downto 32) <= rxdcount_i;
  statword_o(31 downto 28) <= tx_overflow_count;
  statword_o(27 downto 24) <= tx_fifo_stat_i;
  statword_o(23 downto 20) <= sfp_los_count;
  statword_o(19)           <= tx_overflow_i;
--statword_o(18)
  statword_o(17)           <= not(sfp_not_present_i);
  statword_o(16)           <= sfp_txfault_i;
  statword_o(15 downto 12) <= rx_overflow_count;
  statword_o(11 downto 8)  <= rx_fifo_stat_i;
  statword_o( 7 downto 4)  <= rx_framedrop_count;
  statword_o( 3)           <= rx_overflow_i;
  statword_o( 2)           <= rx_framedrop_i;
  statword_o( 1)           <= sfp_los_i;
  statword_o( 0)           <= syncaqu_i;


StatwordMarvell                                       
---------------------------------------
stat_word_cu_o(15 downto 12) <=  txll_fifo_status;
stat_word_cu_o(11) <=  tx_collision;
stat_word_cu_o(10) <=  tx_retransmit;
stat_word_cu_o(9) <=  tx_overflow;
stat_word_cu_o(8) <=  tx_ack;

stat_word_cu_o(7 downto 4) <= rxll_fifo_status;
stat_word_cu_o(3) <= '0';
stat_word_cu_o(2) <= rx_overflow;
stat_word_cu_o(1) <= rx_framedrop;
stat_word_cu_o(0) <= rx_data_valid;

"
tm "CommentText"
visibleHeight 39000
visibleWidth 26000
)
)
*652 (HdlText
uid 68195,0
optionalChildren [
*653 (EmbeddedText
uid 68200,0
commentText (CommentText
uid 68201,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 68202,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "307000,62000,325000,66000"
)
oxt "0,0,18000,5000"
text (MLText
uid 68203,0
va (VaSet
font "clean,8,0"
)
xt "307200,62200,322700,65400"
st "
-- byte swap
txll_data_net <= 
 txll_data_net0(7 downto 0) & 
 txll_data_net0(15 downto 8);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 68196,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "313000,60000,321000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 68197,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*654 (Text
uid 68198,0
va (VaSet
font "charter,8,0"
)
xt "313300,60000,314700,61000"
st "eb7"
blo "313300,60800"
tm "HdlTextNameMgr"
)
*655 (Text
uid 68199,0
va (VaSet
font "charter,8,0"
)
xt "313300,61000,313800,62000"
st "7"
blo "313300,61800"
tm "HdlTextNumberMgr"
)
]
)
)
*656 (Net
uid 68234,0
decl (Decl
n "txll_data_net0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 148
suid 564,0
)
declText (MLText
uid 68235,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*657 (SaComponent
uid 69220,0
optionalChildren [
*658 (CptPort
uid 69164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,52625,336000,53375"
)
tg (CPTG
uid 69166,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69167,0
va (VaSet
)
xt "337000,52500,338000,53500"
st "clk"
blo "337000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
suid 1,0
)
)
)
*659 (CptPort
uid 69168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69169,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,59625,356750,60375"
)
tg (CPTG
uid 69170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69171,0
va (VaSet
)
xt "349300,59500,355000,60500"
st "data_i : (15:0)"
ju 2
blo "355000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "--alt_dest_type_en_i : in std_logic;
--***    alt_dest_mac_en_i : in std_logic;
--***    mac_alt_dest_i   : in  std_logic_vector (47 downto 0);

-- input interface"
preAdd 0
o 1
suid 2,0
)
)
)
*660 (CptPort
uid 69172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,61625,356750,62375"
)
tg (CPTG
uid 69174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69175,0
va (VaSet
)
xt "351100,61500,355000,62500"
st "dst_rdy_o"
ju 2
blo "355000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
suid 4,0
)
)
)
*661 (CptPort
uid 69176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69177,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,57625,356750,58375"
)
tg (CPTG
uid 69178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69179,0
va (VaSet
)
xt "353100,57500,355000,58500"
st "eof_i"
ju 2
blo "355000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
suid 5,0
)
)
)
*662 (CptPort
uid 69180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69181,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,60625,336000,61375"
)
tg (CPTG
uid 69182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69183,0
va (VaSet
)
xt "337000,60500,343900,61500"
st "ll_data_o : (15:0)"
blo "337000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- net client side (output) interface"
eolc "--(7 downto 0);  -- Erdem"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
)
*663 (CptPort
uid 69184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,58625,336000,59375"
)
tg (CPTG
uid 69186,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69187,0
va (VaSet
)
xt "337000,58500,342000,59500"
st "ll_dst_rdy_i"
blo "337000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 11
suid 7,0
)
)
)
*664 (CptPort
uid 69188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69189,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,57625,336000,58375"
)
tg (CPTG
uid 69190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69191,0
va (VaSet
)
xt "337000,57500,340100,58500"
st "ll_eof_o"
blo "337000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
suid 8,0
)
)
)
*665 (CptPort
uid 69192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69193,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,56625,336000,57375"
)
tg (CPTG
uid 69194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69195,0
va (VaSet
)
xt "337000,56500,340100,57500"
st "ll_sof_o"
blo "337000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
preAdd 0
o 9
suid 9,0
)
)
)
*666 (CptPort
uid 69196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69197,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,55625,336000,56375"
)
tg (CPTG
uid 69198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69199,0
va (VaSet
)
xt "337000,55500,342200,56500"
st "ll_src_rdy_o"
blo "337000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 12
suid 10,0
)
)
)
*667 (CptPort
uid 69200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,69625,336000,70375"
)
tg (CPTG
uid 69202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69203,0
va (VaSet
)
xt "337000,69500,344600,70500"
st "mac_dest_i : (47:0)"
blo "337000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_dest_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "--data_length_i : in  std_logic_vector (15 downto 0);  -- HSIO length field"
preAdd 0
o 6
suid 11,0
)
)
)
*668 (CptPort
uid 69204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,68625,336000,69375"
)
tg (CPTG
uid 69206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69207,0
va (VaSet
)
xt "337000,68500,345400,69500"
st "mac_source_i : (47:0)"
blo "337000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_source_i"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 7
suid 12,0
)
)
)
*669 (CptPort
uid 69208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "335250,53625,336000,54375"
)
tg (CPTG
uid 69210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69211,0
va (VaSet
)
xt "337000,53500,338000,54500"
st "rst"
blo "337000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
suid 13,0
)
)
)
*670 (CptPort
uid 69212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69213,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,56625,356750,57375"
)
tg (CPTG
uid 69214,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69215,0
va (VaSet
)
xt "353100,56500,355000,57500"
st "sof_i"
ju 2
blo "355000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
suid 14,0
)
)
)
*671 (CptPort
uid 69216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69217,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "356000,55625,356750,56375"
)
tg (CPTG
uid 69218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69219,0
va (VaSet
)
xt "351500,55500,355000,56500"
st "src_rdy_i"
ju 2
blo "355000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
posAdd 0
o 5
suid 15,0
)
)
)
]
shape (Rectangle
uid 69221,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "336000,52000,356000,71000"
)
oxt "15000,8000,35000,27000"
ttg (MlTextGroup
uid 69222,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*672 (Text
uid 69223,0
va (VaSet
font "helvetica,8,1"
)
xt "341450,52000,343150,53000"
st "hsio"
blo "341450,52800"
tm "BdLibraryNameMgr"
)
*673 (Text
uid 69224,0
va (VaSet
font "helvetica,8,1"
)
xt "341450,53000,348750,54000"
st "net_tx_pktfmt16"
blo "341450,53800"
tm "CptNameMgr"
)
*674 (Text
uid 69225,0
va (VaSet
font "helvetica,8,1"
)
xt "341450,54000,347050,55000"
st "Utx_pkt_fmt"
blo "341450,54800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 69226,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 69227,0
text (MLText
uid 69228,0
va (VaSet
)
xt "340000,51000,340000,51000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*675 (SaComponent
uid 70219,0
optionalChildren [
*676 (CptPort
uid 70155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,8625,304000,9375"
)
tg (CPTG
uid 70157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70158,0
va (VaSet
)
xt "305000,8500,307800,9500"
st "data0_i"
blo "305000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "data0_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 10
suid 1,0
)
)
)
*677 (CptPort
uid 70159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,18625,304000,19375"
)
tg (CPTG
uid 70161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70162,0
va (VaSet
)
xt "305000,18500,307800,19500"
st "data1_i"
blo "305000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "data1_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 15
suid 2,0
)
)
)
*678 (CptPort
uid 70163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,13625,319750,14375"
)
tg (CPTG
uid 70165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70166,0
va (VaSet
)
xt "315400,13500,318000,14500"
st "data_o"
ju 2
blo "318000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 5
suid 3,0
)
)
)
*679 (CptPort
uid 70167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70168,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,7625,304000,8375"
)
tg (CPTG
uid 70169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70170,0
va (VaSet
)
xt "305000,7500,309900,8500"
st "dst_rdy0_o"
blo "305000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy0_o"
t "std_logic"
o 9
suid 4,0
)
)
)
*680 (CptPort
uid 70171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70172,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,17625,304000,18375"
)
tg (CPTG
uid 70173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70174,0
va (VaSet
)
xt "305000,17500,309900,18500"
st "dst_rdy1_o"
blo "305000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy1_o"
t "std_logic"
o 14
suid 5,0
)
)
)
*681 (CptPort
uid 70175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70176,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,12625,319750,13375"
)
tg (CPTG
uid 70177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70178,0
va (VaSet
)
xt "314400,12500,318000,13500"
st "dst_rdy_i"
ju 2
blo "318000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 4
suid 6,0
)
)
)
*682 (CptPort
uid 70179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,6625,304000,7375"
)
tg (CPTG
uid 70181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70182,0
va (VaSet
)
xt "305000,6500,307400,7500"
st "eof0_i"
blo "305000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "eof0_i"
t "std_logic"
o 7
suid 7,0
)
)
)
*683 (CptPort
uid 70183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,16625,304000,17375"
)
tg (CPTG
uid 70185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70186,0
va (VaSet
)
xt "305000,16500,307400,17500"
st "eof1_i"
blo "305000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "eof1_i"
t "std_logic"
o 12
suid 8,0
)
)
)
*684 (CptPort
uid 70187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,11625,319750,12375"
)
tg (CPTG
uid 70189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70190,0
va (VaSet
)
xt "315800,11500,318000,12500"
st "eof_o"
ju 2
blo "318000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
suid 9,0
)
)
)
*685 (CptPort
uid 70191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,11625,304000,12375"
)
tg (CPTG
uid 70193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70194,0
va (VaSet
)
xt "305000,11500,306000,12500"
st "sel"
blo "305000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 16
suid 10,0
)
)
)
*686 (CptPort
uid 70195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,5625,304000,6375"
)
tg (CPTG
uid 70197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70198,0
va (VaSet
)
xt "305000,5500,307400,6500"
st "sof0_i"
blo "305000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "sof0_i"
t "std_logic"
prec "-- Port 0"
preAdd 0
o 6
suid 11,0
)
)
)
*687 (CptPort
uid 70199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,15625,304000,16375"
)
tg (CPTG
uid 70201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70202,0
va (VaSet
)
xt "305000,15500,307400,16500"
st "sof1_i"
blo "305000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "sof1_i"
t "std_logic"
prec "-- Port 1"
preAdd 0
o 11
suid 12,0
)
)
)
*688 (CptPort
uid 70203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,10625,319750,11375"
)
tg (CPTG
uid 70205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70206,0
va (VaSet
)
xt "315800,10500,318000,11500"
st "sof_o"
ju 2
blo "318000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
prec "-- Common"
preAdd 0
o 1
suid 13,0
)
)
)
*689 (CptPort
uid 70207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,4625,304000,5375"
)
tg (CPTG
uid 70209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70210,0
va (VaSet
)
xt "305000,4500,309500,5500"
st "src_rdy0_i"
blo "305000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy0_i"
t "std_logic"
o 8
suid 14,0
)
)
)
*690 (CptPort
uid 70211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "303250,14625,304000,15375"
)
tg (CPTG
uid 70213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70214,0
va (VaSet
)
xt "305000,14500,309500,15500"
st "src_rdy1_i"
blo "305000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy1_i"
t "std_logic"
o 13
suid 15,0
)
)
)
*691 (CptPort
uid 70215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "319000,9625,319750,10375"
)
tg (CPTG
uid 70217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70218,0
va (VaSet
)
xt "314200,9500,318000,10500"
st "src_rdy_o"
ju 2
blo "318000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 3
suid 16,0
)
)
)
]
shape (Rectangle
uid 70220,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "304000,4000,319000,21000"
)
oxt "15000,11000,30000,28000"
ttg (MlTextGroup
uid 70221,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*692 (Text
uid 70222,0
va (VaSet
font "helvetica,8,1"
)
xt "311700,17500,314900,18500"
st "locallink"
blo "311700,18300"
tm "BdLibraryNameMgr"
)
*693 (Text
uid 70223,0
va (VaSet
font "helvetica,8,1"
)
xt "311700,18500,318600,19500"
st "ll_mux_passive"
blo "311700,19300"
tm "CptNameMgr"
)
*694 (Text
uid 70224,0
va (VaSet
font "helvetica,8,1"
)
xt "311700,19500,317200,20500"
st "Ullmuxrxnet"
blo "311700,20300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 70225,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 70226,0
text (MLText
uid 70227,0
va (VaSet
)
xt "306000,3000,318300,4000"
st "DATA_WIDTH = 16    ( integer )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "16"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*695 (SaComponent
uid 70292,0
optionalChildren [
*696 (CptPort
uid 70228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,13625,367000,14375"
)
tg (CPTG
uid 70230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70231,0
va (VaSet
)
xt "368000,13500,370800,14500"
st "data0_i"
blo "368000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "data0_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 10
suid 1,0
)
)
)
*697 (CptPort
uid 70232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,23625,367000,24375"
)
tg (CPTG
uid 70234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70235,0
va (VaSet
)
xt "368000,23500,370800,24500"
st "data1_i"
blo "368000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "data1_i"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 15
suid 2,0
)
)
)
*698 (CptPort
uid 70236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "382000,17625,382750,18375"
)
tg (CPTG
uid 70238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70239,0
va (VaSet
)
xt "378400,17500,381000,18500"
st "data_o"
ju 2
blo "381000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(DATA_WIDTH-1 DOWNTO 0)"
posAdd 0
o 5
suid 3,0
)
)
)
*699 (CptPort
uid 70240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70241,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,12625,367000,13375"
)
tg (CPTG
uid 70242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70243,0
va (VaSet
)
xt "368000,12500,372900,13500"
st "dst_rdy0_o"
blo "368000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy0_o"
t "std_logic"
o 9
suid 4,0
)
)
)
*700 (CptPort
uid 70244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70245,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,22625,367000,23375"
)
tg (CPTG
uid 70246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70247,0
va (VaSet
)
xt "368000,22500,372900,23500"
st "dst_rdy1_o"
blo "368000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy1_o"
t "std_logic"
o 14
suid 5,0
)
)
)
*701 (CptPort
uid 70248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70249,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "382000,21625,382750,22375"
)
tg (CPTG
uid 70250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70251,0
va (VaSet
)
xt "377400,21500,381000,22500"
st "dst_rdy_i"
ju 2
blo "381000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 4
suid 6,0
)
)
)
*702 (CptPort
uid 70252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,11625,367000,12375"
)
tg (CPTG
uid 70254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70255,0
va (VaSet
)
xt "368000,11500,370400,12500"
st "eof0_i"
blo "368000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "eof0_i"
t "std_logic"
o 7
suid 7,0
)
)
)
*703 (CptPort
uid 70256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,21625,367000,22375"
)
tg (CPTG
uid 70258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70259,0
va (VaSet
)
xt "368000,21500,370400,22500"
st "eof1_i"
blo "368000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "eof1_i"
t "std_logic"
o 12
suid 8,0
)
)
)
*704 (CptPort
uid 70260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "382000,16625,382750,17375"
)
tg (CPTG
uid 70262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70263,0
va (VaSet
)
xt "378800,16500,381000,17500"
st "eof_o"
ju 2
blo "381000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
suid 9,0
)
)
)
*705 (CptPort
uid 70264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,16625,367000,17375"
)
tg (CPTG
uid 70266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70267,0
va (VaSet
)
xt "368000,16500,369000,17500"
st "sel"
blo "368000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 16
suid 10,0
)
)
)
*706 (CptPort
uid 70268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,10625,367000,11375"
)
tg (CPTG
uid 70270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70271,0
va (VaSet
)
xt "368000,10500,370400,11500"
st "sof0_i"
blo "368000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "sof0_i"
t "std_logic"
prec "-- Port 0"
preAdd 0
o 6
suid 11,0
)
)
)
*707 (CptPort
uid 70272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,20625,367000,21375"
)
tg (CPTG
uid 70274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70275,0
va (VaSet
)
xt "368000,20500,370400,21500"
st "sof1_i"
blo "368000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "sof1_i"
t "std_logic"
prec "-- Port 1"
preAdd 0
o 11
suid 12,0
)
)
)
*708 (CptPort
uid 70276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "382000,15625,382750,16375"
)
tg (CPTG
uid 70278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70279,0
va (VaSet
)
xt "378800,15500,381000,16500"
st "sof_o"
ju 2
blo "381000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
prec "-- Common"
preAdd 0
o 1
suid 13,0
)
)
)
*709 (CptPort
uid 70280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,9625,367000,10375"
)
tg (CPTG
uid 70282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70283,0
va (VaSet
)
xt "368000,9500,372500,10500"
st "src_rdy0_i"
blo "368000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy0_i"
t "std_logic"
o 8
suid 14,0
)
)
)
*710 (CptPort
uid 70284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "366250,19625,367000,20375"
)
tg (CPTG
uid 70286,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70287,0
va (VaSet
)
xt "368000,19500,372500,20500"
st "src_rdy1_i"
blo "368000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy1_i"
t "std_logic"
o 13
suid 15,0
)
)
)
*711 (CptPort
uid 70288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "382000,14625,382750,15375"
)
tg (CPTG
uid 70290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70291,0
va (VaSet
)
xt "377200,14500,381000,15500"
st "src_rdy_o"
ju 2
blo "381000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 3
suid 16,0
)
)
)
]
shape (Rectangle
uid 70293,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "367000,9000,382000,26000"
)
oxt "15000,11000,30000,28000"
ttg (MlTextGroup
uid 70294,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*712 (Text
uid 70295,0
va (VaSet
font "helvetica,8,1"
)
xt "373700,9500,376900,10500"
st "locallink"
blo "373700,10300"
tm "BdLibraryNameMgr"
)
*713 (Text
uid 70296,0
va (VaSet
font "helvetica,8,1"
)
xt "373700,10500,380600,11500"
st "ll_mux_passive"
blo "373700,11300"
tm "CptNameMgr"
)
*714 (Text
uid 70297,0
va (VaSet
font "helvetica,8,1"
)
xt "373700,11500,379400,12500"
st "Ullmuxrxusb"
blo "373700,12300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 70298,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 70299,0
text (MLText
uid 70300,0
va (VaSet
)
xt "369000,8000,381300,9000"
st "DATA_WIDTH = 16    ( integer )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "integer"
value "16"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*715 (SaComponent
uid 70321,0
optionalChildren [
*716 (CptPort
uid 70301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "408000,14625,408750,15375"
)
tg (CPTG
uid 70303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70304,0
va (VaSet
)
xt "406200,14500,407000,15500"
st "lls"
ju 2
blo "407000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls"
t "t_llsrc"
o 1
)
)
)
*717 (CptPort
uid 70305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "397250,14625,398000,15375"
)
tg (CPTG
uid 70307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70308,0
va (VaSet
)
xt "399000,14500,402500,15500"
st "src_rdy_i"
blo "399000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
o 2
)
)
)
*718 (CptPort
uid 70309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "397250,15625,398000,16375"
)
tg (CPTG
uid 70311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70312,0
va (VaSet
)
xt "399000,15500,400900,16500"
st "sof_i"
blo "399000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 3
)
)
)
*719 (CptPort
uid 70313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "397250,16625,398000,17375"
)
tg (CPTG
uid 70315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70316,0
va (VaSet
)
xt "399000,16500,400900,17500"
st "eof_i"
blo "399000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 4
)
)
)
*720 (CptPort
uid 70317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "397250,17625,398000,18375"
)
tg (CPTG
uid 70319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70320,0
va (VaSet
)
xt "399000,17500,404700,18500"
st "data_i : (15:0)"
blo "399000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
]
shape (Rectangle
uid 70322,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "398000,14000,408000,19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 70323,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*721 (Text
uid 70324,0
va (VaSet
font "helvetica,8,1"
)
xt "404200,16000,407400,17000"
st "locallink"
blo "404200,16800"
tm "BdLibraryNameMgr"
)
*722 (Text
uid 70325,0
va (VaSet
font "helvetica,8,1"
)
xt "404200,17000,407800,18000"
st "lls_make"
blo "404200,17800"
tm "CptNameMgr"
)
*723 (Text
uid 70326,0
va (VaSet
font "helvetica,8,1"
)
xt "404200,18000,407900,19000"
st "Ullsmake"
blo "404200,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 70327,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 70328,0
text (MLText
uid 70329,0
va (VaSet
font "clean,8,0"
)
xt "403000,14000,403000,14000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*724 (SaComponent
uid 70350,0
optionalChildren [
*725 (CptPort
uid 70330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70331,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "390250,59625,391000,60375"
)
tg (CPTG
uid 70332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70333,0
va (VaSet
)
xt "392000,59500,398000,60500"
st "data_o : (15:0)"
blo "392000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*726 (CptPort
uid 70334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70335,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "390250,57625,391000,58375"
)
tg (CPTG
uid 70336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70337,0
va (VaSet
)
xt "392000,57500,394200,58500"
st "eof_o"
blo "392000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
)
)
)
*727 (CptPort
uid 70338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70339,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "390250,56625,391000,57375"
)
tg (CPTG
uid 70340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70341,0
va (VaSet
)
xt "392000,56500,394200,57500"
st "sof_o"
blo "392000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 3
)
)
)
*728 (CptPort
uid 70342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70343,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "390250,55625,391000,56375"
)
tg (CPTG
uid 70344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70345,0
va (VaSet
)
xt "392000,55500,395800,56500"
st "src_rdy_o"
blo "392000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 4
)
)
)
*729 (CptPort
uid 70346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70347,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "402000,55625,402750,56375"
)
tg (CPTG
uid 70348,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70349,0
va (VaSet
)
xt "399500,55500,401000,56500"
st "lls_i"
ju 2
blo "401000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc"
o 5
)
)
)
]
shape (Rectangle
uid 70351,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "391000,55000,402000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 70352,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*730 (Text
uid 70353,0
va (VaSet
font "helvetica,8,1"
)
xt "397650,57000,400850,58000"
st "locallink"
blo "397650,57800"
tm "BdLibraryNameMgr"
)
*731 (Text
uid 70354,0
va (VaSet
font "helvetica,8,1"
)
xt "397650,58000,401350,59000"
st "lls_break"
blo "397650,58800"
tm "CptNameMgr"
)
*732 (Text
uid 70355,0
va (VaSet
font "helvetica,8,1"
)
xt "397650,59000,401450,60000"
st "Ullsbreak"
blo "397650,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 70356,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 70357,0
text (MLText
uid 70358,0
va (VaSet
font "clean,8,0"
)
xt "396500,55000,396500,55000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*733 (Wire
uid 1146,0
shape (OrthoPolyLine
uid 1147,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-38000,172250,-38000"
pts [
"150000,-38000"
"172250,-38000"
]
)
end &489
sat 16
eat 32
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1151,0
va (VaSet
)
xt "151000,-39000,155800,-38000"
st "sf_rxp(1:0)"
blo "151000,-38200"
tm "WireNameMgr"
)
)
on &30
)
*734 (Wire
uid 1168,0
shape (OrthoPolyLine
uid 1169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-40000,172250,-40000"
pts [
"172250,-40000"
"150000,-40000"
]
)
start &503
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1173,0
va (VaSet
)
xt "151000,-41000,155900,-40000"
st "sf_txm(1:0)"
blo "151000,-40200"
tm "WireNameMgr"
)
)
on &32
)
*735 (Wire
uid 1174,0
shape (OrthoPolyLine
uid 1175,0
va (VaSet
vasetType 3
)
xt "169000,-50000,172250,-50000"
pts [
"169000,-50000"
"172250,-50000"
]
)
end &470
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1179,0
va (VaSet
)
xt "170000,-51000,171100,-50000"
st "LO"
blo "170000,-50200"
tm "WireNameMgr"
)
)
on &33
)
*736 (Wire
uid 1186,0
shape (OrthoPolyLine
uid 1187,0
va (VaSet
vasetType 3
)
xt "165000,133000,176250,133000"
pts [
"165000,133000"
"176250,133000"
]
)
start &26
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1191,0
va (VaSet
)
xt "165000,132000,168600,133000"
st "usb_rxf_i"
blo "165000,132800"
tm "WireNameMgr"
)
)
on &34
)
*737 (Wire
uid 1204,0
shape (OrthoPolyLine
uid 1205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-41000,172250,-41000"
pts [
"172250,-41000"
"150000,-41000"
]
)
start &502
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1209,0
va (VaSet
)
xt "151000,-42000,155800,-41000"
st "sf_txp(1:0)"
blo "151000,-41200"
tm "WireNameMgr"
)
)
on &35
)
*738 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
)
xt "141750,-46000,172250,-46000"
pts [
"141750,-46000"
"172250,-46000"
]
)
start &342
end &475
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
)
xt "144000,-47000,151100,-46000"
st "quanta_timer_tick"
blo "144000,-46200"
tm "WireNameMgr"
)
)
on &36
)
*739 (Wire
uid 1238,0
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-38000,148000,-38000"
pts [
"139000,-38000"
"148000,-38000"
]
)
start &21
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1243,0
va (VaSet
)
xt "140000,-39000,142600,-38000"
st "sf_rxm"
blo "140000,-38200"
tm "WireNameMgr"
)
)
on &37
)
*740 (Wire
uid 1244,0
shape (OrthoPolyLine
uid 1245,0
va (VaSet
vasetType 3
)
xt "356750,58000,390250,58000"
pts [
"390250,58000"
"356750,58000"
]
)
start &726
end &661
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
va (VaSet
)
xt "358000,57000,360500,58000"
st "tx_eof"
blo "358000,57800"
tm "WireNameMgr"
)
)
on &619
)
*741 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-34000,218000,-34000"
pts [
"218000,-34000"
"204750,-34000"
]
)
end &488
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
)
xt "206000,-35000,211500,-34000"
st "txll_data_net"
blo "206000,-34200"
tm "WireNameMgr"
)
)
on &147
)
*742 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-5000,218000,-5000"
pts [
"218000,-5000"
"204750,-5000"
]
)
end &477
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1287,0
va (VaSet
)
xt "206000,-6000,212600,-5000"
st "sparein1 : (63:0)"
blo "206000,-5200"
tm "WireNameMgr"
)
)
on &41
)
*743 (Wire
uid 1288,0
shape (OrthoPolyLine
uid 1289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-39000,148000,-39000"
pts [
"139000,-39000"
"148000,-39000"
]
)
start &20
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1293,0
va (VaSet
)
xt "140000,-40000,142500,-39000"
st "sf_rxp"
blo "140000,-39200"
tm "WireNameMgr"
)
)
on &30
)
*744 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "326000,69000,335250,69000"
pts [
"326000,69000"
"335250,69000"
]
)
start &285
end &668
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
)
xt "326000,68000,334400,69000"
st "macaddress_i : (47:0)"
blo "326000,68800"
tm "WireNameMgr"
)
)
on &48
)
*745 (Wire
uid 1322,0
shape (OrthoPolyLine
uid 1323,0
va (VaSet
vasetType 3
)
xt "252750,-37000,264000,-37000"
pts [
"264000,-37000"
"252750,-37000"
]
)
end &316
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1325,0
va (VaSet
)
xt "254000,-38000,259100,-37000"
st "txll_sof_net"
blo "254000,-37200"
tm "WireNameMgr"
)
)
on &144
)
*746 (Wire
uid 1350,0
shape (OrthoPolyLine
uid 1351,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-30000,172250,-30000"
pts [
"172250,-30000"
"150000,-30000"
]
)
start &504
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1355,0
va (VaSet
)
xt "151000,-31000,156500,-30000"
st "sf_scl_o(1:0)"
blo "151000,-30200"
tm "WireNameMgr"
)
)
on &368
)
*747 (Wire
uid 1362,0
shape (OrthoPolyLine
uid 1363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-35000,172250,-35000"
pts [
"172250,-35000"
"150000,-35000"
]
)
start &507
es 0
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1367,0
va (VaSet
)
xt "151000,-36000,157900,-35000"
st "sf_tx_dis_o(1:0)"
blo "151000,-35200"
tm "WireNameMgr"
)
)
on &38
)
*748 (Wire
uid 1368,0
shape (OrthoPolyLine
uid 1369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "356750,60000,390250,60000"
pts [
"390250,60000"
"356750,60000"
]
)
start &725
end &659
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1371,0
va (VaSet
)
xt "358000,59000,364300,60000"
st "tx_data : (15:0)"
blo "358000,59800"
tm "WireNameMgr"
)
)
on &620
)
*749 (Wire
uid 1382,0
shape (OrthoPolyLine
uid 1383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-30000,148000,-30000"
pts [
"148000,-30000"
"139000,-30000"
]
)
end &23
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1387,0
va (VaSet
)
xt "140000,-31000,143200,-30000"
st "sf_scl_o"
blo "140000,-30200"
tm "WireNameMgr"
)
)
on &368
)
*750 (Wire
uid 1388,0
shape (OrthoPolyLine
uid 1389,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-41000,148000,-41000"
pts [
"148000,-41000"
"139000,-41000"
]
)
end &18
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1393,0
va (VaSet
)
xt "140000,-42000,142500,-41000"
st "sf_txp"
blo "140000,-41200"
tm "WireNameMgr"
)
)
on &35
)
*751 (Wire
uid 1416,0
shape (OrthoPolyLine
uid 1417,0
va (VaSet
vasetType 3
)
xt "387000,69000,410000,69000"
pts [
"387000,69000"
"410000,69000"
]
)
start &246
end &629
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1419,0
va (VaSet
)
xt "388000,68000,391200,69000"
st "tx_lld_o"
blo "388000,68800"
tm "WireNameMgr"
)
)
on &628
)
*752 (Wire
uid 1420,0
shape (OrthoPolyLine
uid 1421,0
va (VaSet
vasetType 3
)
xt "356750,56000,390250,56000"
pts [
"390250,56000"
"356750,56000"
]
)
start &728
end &671
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1423,0
va (VaSet
)
xt "358000,55000,362600,56000"
st "tx_src_rdy"
blo "358000,55800"
tm "WireNameMgr"
)
)
on &617
)
*753 (Wire
uid 1442,0
shape (OrthoPolyLine
uid 1443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-6000,218000,-6000"
pts [
"218000,-6000"
"204750,-6000"
]
)
end &476
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1447,0
va (VaSet
)
xt "206000,-7000,212600,-6000"
st "sparein0 : (63:0)"
blo "206000,-6200"
tm "WireNameMgr"
)
)
on &47
)
*754 (Wire
uid 1454,0
shape (OrthoPolyLine
uid 1455,0
va (VaSet
vasetType 3
)
xt "356750,57000,390250,57000"
pts [
"390250,57000"
"356750,57000"
]
)
start &727
end &670
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1457,0
va (VaSet
)
xt "358000,56000,360500,57000"
st "tx_sof"
blo "358000,56800"
tm "WireNameMgr"
)
)
on &618
)
*755 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-35000,148000,-35000"
pts [
"148000,-35000"
"139000,-35000"
]
)
end &24
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1467,0
va (VaSet
)
xt "140000,-36000,145100,-35000"
st "sf_tx_dis_o"
blo "140000,-35200"
tm "WireNameMgr"
)
)
on &38
)
*756 (Wire
uid 1468,0
shape (OrthoPolyLine
uid 1469,0
va (VaSet
vasetType 3
)
xt "165000,131000,176250,131000"
pts [
"165000,131000"
"176250,131000"
]
)
start &25
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1473,0
va (VaSet
)
xt "165000,130000,168700,131000"
st "usb_txe_i"
blo "165000,130800"
tm "WireNameMgr"
)
)
on &42
)
*757 (Wire
uid 1478,0
shape (OrthoPolyLine
uid 1479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "325000,70000,335250,70000"
pts [
"325000,70000"
"335250,70000"
]
)
end &667
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1483,0
va (VaSet
)
xt "326000,69000,333700,70000"
st "rx_src_mac : (47:0)"
blo "326000,69800"
tm "WireNameMgr"
)
)
on &284
)
*758 (Wire
uid 1506,0
shape (OrthoPolyLine
uid 1507,0
va (VaSet
vasetType 3
)
xt "123000,-50000,127250,-50000"
pts [
"123000,-50000"
"127250,-50000"
]
)
end &343
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1511,0
va (VaSet
)
xt "124000,-51000,125000,-50000"
st "clk"
blo "124000,-50200"
tm "WireNameMgr"
)
)
on &347
)
*759 (Wire
uid 1532,0
shape (OrthoPolyLine
uid 1533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-40000,148000,-40000"
pts [
"148000,-40000"
"139000,-40000"
]
)
end &19
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1537,0
va (VaSet
)
xt "140000,-41000,142600,-40000"
st "sf_txm"
blo "140000,-40200"
tm "WireNameMgr"
)
)
on &32
)
*760 (Wire
uid 1550,0
shape (OrthoPolyLine
uid 1551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-29000,148000,-29000"
pts [
"139000,-29000"
"148000,-29000"
]
)
start &353
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1555,0
va (VaSet
)
xt "140000,-30000,143200,-29000"
st "sf_sda_i"
blo "140000,-29200"
tm "WireNameMgr"
)
)
on &369
)
*761 (Wire
uid 1574,0
shape (OrthoPolyLine
uid 1575,0
va (VaSet
vasetType 3
)
xt "165000,137000,176250,137000"
pts [
"176250,137000"
"165000,137000"
]
)
end &29
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
)
xt "166000,136000,169700,137000"
st "usb_wr_o"
blo "166000,136800"
tm "WireNameMgr"
)
)
on &44
)
*762 (Wire
uid 1580,0
shape (OrthoPolyLine
uid 1581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-39000,172250,-39000"
pts [
"150000,-39000"
"172250,-39000"
]
)
end &490
sat 16
eat 32
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1585,0
va (VaSet
)
xt "151000,-40000,155900,-39000"
st "sf_rxm(1:0)"
blo "151000,-39200"
tm "WireNameMgr"
)
)
on &37
)
*763 (Wire
uid 1586,0
shape (OrthoPolyLine
uid 1587,0
va (VaSet
vasetType 3
)
xt "165000,135000,176250,135000"
pts [
"176250,135000"
"165000,135000"
]
)
end &28
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1591,0
va (VaSet
)
xt "166000,134000,169600,135000"
st "usb_rd_o"
blo "166000,134800"
tm "WireNameMgr"
)
)
on &43
)
*764 (Wire
uid 1598,0
shape (OrthoPolyLine
uid 1599,0
va (VaSet
vasetType 3
)
xt "161000,-54000,172250,-54000"
pts [
"161000,-54000"
"172250,-54000"
]
)
end &478
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1601,0
va (VaSet
)
xt "162000,-55000,163000,-54000"
st "clk"
blo "162000,-54200"
tm "WireNameMgr"
)
)
on &347
)
*765 (Wire
uid 1608,0
shape (OrthoPolyLine
uid 1609,0
va (VaSet
vasetType 3
)
xt "226750,-35000,243250,-35000"
pts [
"226750,-35000"
"243250,-35000"
]
)
end &322
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1611,0
va (VaSet
)
xt "228000,-36000,235800,-35000"
st "txll_dst_rdy_sf_int"
blo "228000,-35200"
tm "WireNameMgr"
)
)
on &390
)
*766 (Wire
uid 1612,0
shape (OrthoPolyLine
uid 1613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "165000,139000,176250,139000"
pts [
"176250,139000"
"165000,139000"
]
)
end &27
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1617,0
va (VaSet
)
xt "166000,138000,169500,139000"
st "usb_d_io"
blo "166000,138800"
tm "WireNameMgr"
)
)
on &45
)
*767 (Wire
uid 1640,0
shape (OrthoPolyLine
uid 1641,0
va (VaSet
vasetType 3
)
xt "252750,-36000,264000,-36000"
pts [
"264000,-36000"
"252750,-36000"
]
)
end &317
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1643,0
va (VaSet
)
xt "254000,-37000,259100,-36000"
st "txll_eof_net"
blo "254000,-36200"
tm "WireNameMgr"
)
)
on &145
)
*768 (Wire
uid 1644,0
shape (OrthoPolyLine
uid 1645,0
va (VaSet
vasetType 3
)
xt "405000,52000,410000,52000"
pts [
"410000,52000"
"405000,52000"
]
)
start &22
end &299
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1647,0
va (VaSet
)
xt "406000,51000,411300,52000"
st "tx_fifo_rst_i"
blo "406000,51800"
tm "WireNameMgr"
)
)
on &143
)
*769 (Wire
uid 1652,0
shape (OrthoPolyLine
uid 1653,0
va (VaSet
vasetType 3
)
xt "161000,-51000,172250,-51000"
pts [
"161000,-51000"
"172250,-51000"
]
)
start &17
end &469
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1655,0
va (VaSet
)
xt "162000,-52000,164500,-51000"
st "refclk1"
blo "162000,-51200"
tm "WireNameMgr"
)
)
on &46
)
*770 (Wire
uid 1656,0
shape (OrthoPolyLine
uid 1657,0
va (VaSet
vasetType 3
)
xt "252750,-38000,264000,-38000"
pts [
"264000,-38000"
"252750,-38000"
]
)
end &315
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1659,0
va (VaSet
)
xt "254000,-39000,260700,-38000"
st "txll_src_rdy_net"
blo "254000,-38200"
tm "WireNameMgr"
)
)
on &146
)
*771 (Wire
uid 1678,0
shape (OrthoPolyLine
uid 1679,0
va (VaSet
vasetType 3
)
xt "123000,-49000,127250,-49000"
pts [
"123000,-49000"
"127250,-49000"
]
)
end &341
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1683,0
va (VaSet
)
xt "124000,-50000,125000,-49000"
st "rst"
blo "124000,-49200"
tm "WireNameMgr"
)
)
on &124
)
*772 (Wire
uid 1690,0
shape (OrthoPolyLine
uid 1691,0
va (VaSet
vasetType 3
)
xt "161000,-56000,172250,-56000"
pts [
"161000,-56000"
"172250,-56000"
]
)
start &16
end &480
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1693,0
va (VaSet
)
xt "162000,-57000,163900,-56000"
st "init_i"
blo "162000,-56200"
tm "WireNameMgr"
)
)
on &351
)
*773 (Wire
uid 3488,0
shape (OrthoPolyLine
uid 3489,0
va (VaSet
vasetType 3
)
xt "204750,45000,219000,45000"
pts [
"204750,45000"
"219000,45000"
]
)
start &575
end &361
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3491,0
va (VaSet
)
xt "206000,44000,210100,45000"
st "marv_md_i"
blo "206000,44800"
tm "WireNameMgr"
)
)
on &358
)
*774 (Wire
uid 3498,0
shape (OrthoPolyLine
uid 3499,0
va (VaSet
vasetType 3
)
xt "204750,79000,221000,79000"
pts [
"204750,79000"
"221000,79000"
]
)
start &530
end &191
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3501,0
va (VaSet
)
xt "206000,78000,213400,79000"
st "rxll_dst_rdy_cu_n"
blo "206000,78800"
tm "WireNameMgr"
)
)
on &153
)
*775 (Wire
uid 3508,0
shape (OrthoPolyLine
uid 3509,0
va (VaSet
vasetType 3
)
xt "202000,21000,213000,21000"
pts [
"202000,21000"
"213000,21000"
]
)
start &64
end &95
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3511,0
va (VaSet
)
xt "202000,20000,208300,21000"
st "gmii_gtx_clk_o"
blo "202000,20800"
tm "WireNameMgr"
)
)
on &100
)
*776 (Wire
uid 3512,0
shape (OrthoPolyLine
uid 3513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,33000,172250,33000"
pts [
"161000,33000"
"172250,33000"
]
)
start &59
end &557
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3515,0
va (VaSet
)
xt "163000,32000,167500,33000"
st "gmii_rxd_i"
blo "163000,32800"
tm "WireNameMgr"
)
)
on &101
)
*777 (Wire
uid 3516,0
shape (OrthoPolyLine
uid 3517,0
va (VaSet
vasetType 3
)
xt "161000,34000,172250,34000"
pts [
"161000,34000"
"172250,34000"
]
)
start &58
end &558
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3519,0
va (VaSet
)
xt "163000,33000,168500,34000"
st "gmii_rx_dv_i"
blo "163000,33800"
tm "WireNameMgr"
)
)
on &102
)
*778 (Wire
uid 3520,0
shape (OrthoPolyLine
uid 3521,0
va (VaSet
vasetType 3
)
xt "161000,35000,172250,35000"
pts [
"161000,35000"
"172250,35000"
]
)
start &55
end &559
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3523,0
va (VaSet
)
xt "163000,34000,168200,35000"
st "gmii_rx_er_i"
blo "163000,34800"
tm "WireNameMgr"
)
)
on &103
)
*779 (Wire
uid 3524,0
shape (OrthoPolyLine
uid 3525,0
va (VaSet
vasetType 3
)
xt "161000,36000,172250,36000"
pts [
"161000,36000"
"172250,36000"
]
)
start &57
end &560
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3527,0
va (VaSet
)
xt "163000,35000,168500,36000"
st "gmii_rx_clk_i"
blo "163000,35800"
tm "WireNameMgr"
)
)
on &104
)
*780 (Wire
uid 3528,0
shape (OrthoPolyLine
uid 3529,0
va (VaSet
vasetType 3
)
xt "161000,37000,172250,37000"
pts [
"161000,37000"
"172250,37000"
]
)
start &60
end &564
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3531,0
va (VaSet
)
xt "163000,36000,167300,37000"
st "gmii_col_i"
blo "163000,36800"
tm "WireNameMgr"
)
)
on &105
)
*781 (Wire
uid 3532,0
shape (OrthoPolyLine
uid 3533,0
va (VaSet
vasetType 3
)
xt "161000,38000,172250,38000"
pts [
"161000,38000"
"172250,38000"
]
)
start &56
end &565
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3535,0
va (VaSet
)
xt "163000,37000,167300,38000"
st "gmii_crs_i"
blo "163000,37800"
tm "WireNameMgr"
)
)
on &106
)
*782 (Wire
uid 3560,0
shape (OrthoPolyLine
uid 3561,0
va (VaSet
vasetType 3
)
xt "167000,95000,172250,95000"
pts [
"167000,95000"
"172250,95000"
]
)
end &563
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3565,0
va (VaSet
)
xt "169000,94000,170000,95000"
st "rst"
blo "169000,94800"
tm "WireNameMgr"
)
)
on &124
)
*783 (Wire
uid 3572,0
shape (OrthoPolyLine
uid 3573,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,19000,303250,80000"
pts [
"204750,80000"
"234000,80000"
"234000,19000"
"303250,19000"
]
)
start &526
end &677
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3575,0
va (VaSet
)
xt "206000,79000,211100,80000"
st "rxll_data_cu"
blo "206000,79800"
tm "WireNameMgr"
)
)
on &149
)
*784 (Wire
uid 3576,0
shape (OrthoPolyLine
uid 3577,0
va (VaSet
vasetType 3
)
xt "204750,77000,221000,77000"
pts [
"204750,77000"
"221000,77000"
]
)
start &527
end &159
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3579,0
va (VaSet
)
xt "206000,76000,211700,77000"
st "rxll_sof_cu_n"
blo "206000,76800"
tm "WireNameMgr"
)
)
on &150
)
*785 (Wire
uid 3580,0
shape (OrthoPolyLine
uid 3581,0
va (VaSet
vasetType 3
)
xt "204750,78000,221000,78000"
pts [
"204750,78000"
"221000,78000"
]
)
start &528
end &169
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3583,0
va (VaSet
)
xt "206000,77000,211700,78000"
st "rxll_eof_cu_n"
blo "206000,77800"
tm "WireNameMgr"
)
)
on &151
)
*786 (Wire
uid 3584,0
shape (OrthoPolyLine
uid 3585,0
va (VaSet
vasetType 3
)
xt "204750,76000,221000,76000"
pts [
"204750,76000"
"221000,76000"
]
)
start &529
end &179
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3587,0
va (VaSet
)
xt "206000,75000,213300,76000"
st "rxll_src_rdy_cu_n"
blo "206000,75800"
tm "WireNameMgr"
)
)
on &152
)
*787 (Wire
uid 3606,0
shape (OrthoPolyLine
uid 3607,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,59000,220000,59000"
pts [
"204750,59000"
"220000,59000"
]
)
start &541
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3611,0
va (VaSet
)
xt "206000,58000,216200,59000"
st "EMAC0CLIENTRXSTATS"
blo "206000,58800"
tm "WireNameMgr"
)
)
on &107
)
*788 (Wire
uid 3612,0
shape (OrthoPolyLine
uid 3613,0
va (VaSet
vasetType 3
)
xt "204750,60000,220000,60000"
pts [
"204750,60000"
"220000,60000"
]
)
start &542
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3617,0
va (VaSet
)
xt "206000,59000,217900,60000"
st "EMAC0CLIENTRXSTATSVLD"
blo "206000,59800"
tm "WireNameMgr"
)
)
on &108
)
*789 (Wire
uid 3618,0
shape (OrthoPolyLine
uid 3619,0
va (VaSet
vasetType 3
)
xt "204750,61000,220000,61000"
pts [
"204750,61000"
"220000,61000"
]
)
start &543
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3623,0
va (VaSet
)
xt "205000,60000,219100,61000"
st "EMAC0CLIENTRXSTATSBYTEVLD"
blo "205000,60800"
tm "WireNameMgr"
)
)
on &109
)
*790 (Wire
uid 3636,0
shape (OrthoPolyLine
uid 3637,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,52000,172250,52000"
pts [
"150000,52000"
"172250,52000"
]
)
start &50
end &544
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3641,0
va (VaSet
)
xt "151000,51000,162600,52000"
st "CLIENTEMAC0TXIFGDELAY"
blo "151000,51800"
tm "WireNameMgr"
)
)
on &110
)
*791 (Wire
uid 3642,0
shape (OrthoPolyLine
uid 3643,0
va (VaSet
vasetType 3
)
xt "204750,62000,220000,62000"
pts [
"204750,62000"
"220000,62000"
]
)
start &545
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3647,0
va (VaSet
)
xt "206000,61000,216000,62000"
st "EMAC0CLIENTTXSTATS"
blo "206000,61800"
tm "WireNameMgr"
)
)
on &111
)
*792 (Wire
uid 3648,0
shape (OrthoPolyLine
uid 3649,0
va (VaSet
vasetType 3
)
xt "204750,63000,220000,63000"
pts [
"204750,63000"
"220000,63000"
]
)
start &546
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3653,0
va (VaSet
)
xt "206000,62000,217700,63000"
st "EMAC0CLIENTTXSTATSVLD"
blo "206000,62800"
tm "WireNameMgr"
)
)
on &112
)
*793 (Wire
uid 3654,0
shape (OrthoPolyLine
uid 3655,0
va (VaSet
vasetType 3
)
xt "204750,64000,220000,64000"
pts [
"204750,64000"
"220000,64000"
]
)
start &547
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3659,0
va (VaSet
)
xt "205000,63000,218900,64000"
st "EMAC0CLIENTTXSTATSBYTEVLD"
blo "205000,63800"
tm "WireNameMgr"
)
)
on &113
)
*794 (Wire
uid 3660,0
shape (OrthoPolyLine
uid 3661,0
va (VaSet
vasetType 3
)
xt "150000,53000,172250,53000"
pts [
"150000,53000"
"172250,53000"
]
)
start &50
end &548
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3665,0
va (VaSet
)
xt "151000,52000,162200,53000"
st "CLIENTEMAC0PAUSEREQ"
blo "151000,52800"
tm "WireNameMgr"
)
)
on &114
)
*795 (Wire
uid 3666,0
shape (OrthoPolyLine
uid 3667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,54000,172250,54000"
pts [
"150000,54000"
"172250,54000"
]
)
start &50
end &549
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3671,0
va (VaSet
)
xt "151000,53000,162100,54000"
st "CLIENTEMAC0PAUSEVAL"
blo "151000,53800"
tm "WireNameMgr"
)
)
on &115
)
*796 (Wire
uid 3672,0
shape (OrthoPolyLine
uid 3673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,33000,219000,33000"
pts [
"204750,33000"
"219000,33000"
]
)
start &553
end &99
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3675,0
va (VaSet
)
xt "205000,32000,209800,33000"
st "gmii_txd_o"
blo "205000,32800"
tm "WireNameMgr"
)
)
on &116
)
*797 (Wire
uid 3676,0
shape (OrthoPolyLine
uid 3677,0
va (VaSet
vasetType 3
)
xt "204750,34000,219000,34000"
pts [
"204750,34000"
"219000,34000"
]
)
start &554
end &98
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3679,0
va (VaSet
)
xt "205000,33000,210700,34000"
st "gmii_tx_en_o"
blo "205000,33800"
tm "WireNameMgr"
)
)
on &117
)
*798 (Wire
uid 3680,0
shape (OrthoPolyLine
uid 3681,0
va (VaSet
vasetType 3
)
xt "204750,35000,219000,35000"
pts [
"204750,35000"
"219000,35000"
]
)
start &555
end &97
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3683,0
va (VaSet
)
xt "205000,34000,210500,35000"
st "gmii_tx_er_o"
blo "205000,34800"
tm "WireNameMgr"
)
)
on &118
)
*799 (Wire
uid 3684,0
shape (OrthoPolyLine
uid 3685,0
va (VaSet
vasetType 3
)
xt "204750,31000,218000,31000"
pts [
"204750,31000"
"218000,31000"
]
)
start &556
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3689,0
va (VaSet
)
xt "205000,30000,210800,31000"
st "gmii_tx_clk_o"
blo "205000,30800"
tm "WireNameMgr"
)
)
on &119
)
*800 (Wire
uid 3690,0
shape (OrthoPolyLine
uid 3691,0
va (VaSet
vasetType 3
)
xt "204750,44000,219000,44000"
pts [
"204750,44000"
"219000,44000"
]
)
start &574
end &96
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3693,0
va (VaSet
)
xt "206000,43000,211300,44000"
st "marv_mdc_o"
blo "206000,43800"
tm "WireNameMgr"
)
)
on &120
)
*801 (Wire
uid 3694,0
shape (OrthoPolyLine
uid 3695,0
va (VaSet
vasetType 3
)
xt "204750,46000,219000,46000"
pts [
"204750,46000"
"219000,46000"
]
)
start &576
end &357
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3697,0
va (VaSet
)
xt "206000,45000,210400,46000"
st "marv_md_o"
blo "206000,45800"
tm "WireNameMgr"
)
)
on &359
)
*802 (Wire
uid 3698,0
shape (OrthoPolyLine
uid 3699,0
va (VaSet
vasetType 3
)
xt "204750,47000,219000,47000"
pts [
"204750,47000"
"219000,47000"
]
)
start &577
end &356
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3701,0
va (VaSet
)
xt "206000,46000,211200,47000"
st "marv_md_to"
blo "206000,46800"
tm "WireNameMgr"
)
)
on &360
)
*803 (Wire
uid 3722,0
shape (OrthoPolyLine
uid 3723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,91000,215000,91000"
pts [
"215000,91000"
"204750,91000"
]
)
end &534
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3725,0
va (VaSet
)
xt "206000,90000,211500,91000"
st "txll_data_net"
blo "206000,90800"
tm "WireNameMgr"
)
)
on &147
)
*804 (Wire
uid 3726,0
shape (OrthoPolyLine
uid 3727,0
va (VaSet
vasetType 3
)
xt "204750,88000,217250,88000"
pts [
"217250,88000"
"204750,88000"
]
)
start &334
end &535
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3729,0
va (VaSet
)
xt "206000,87000,211700,88000"
st "txll_sof_cu_n"
blo "206000,87800"
tm "WireNameMgr"
)
)
on &156
)
*805 (Wire
uid 3730,0
shape (OrthoPolyLine
uid 3731,0
va (VaSet
vasetType 3
)
xt "204750,89000,217250,89000"
pts [
"217250,89000"
"204750,89000"
]
)
start &332
end &536
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3733,0
va (VaSet
)
xt "206000,88000,211700,89000"
st "txll_eof_cu_n"
blo "206000,88800"
tm "WireNameMgr"
)
)
on &155
)
*806 (Wire
uid 3734,0
shape (OrthoPolyLine
uid 3735,0
va (VaSet
vasetType 3
)
xt "204750,87000,217250,87000"
pts [
"217250,87000"
"204750,87000"
]
)
start &336
end &537
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3737,0
va (VaSet
)
xt "206000,86000,213300,87000"
st "txll_src_rdy_cu_n"
blo "206000,86800"
tm "WireNameMgr"
)
)
on &157
)
*807 (Wire
uid 3738,0
shape (OrthoPolyLine
uid 3739,0
va (VaSet
vasetType 3
)
xt "167000,69000,172250,69000"
pts [
"167000,69000"
"172250,69000"
]
)
end &561
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3743,0
va (VaSet
)
xt "168000,68000,169000,69000"
st "clk"
blo "168000,68800"
tm "WireNameMgr"
)
)
on &347
)
*808 (Wire
uid 3744,0
shape (OrthoPolyLine
uid 3745,0
va (VaSet
vasetType 3
)
xt "204750,85000,213000,85000"
pts [
"213000,85000"
"204750,85000"
]
)
end &532
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3749,0
va (VaSet
)
xt "206000,84000,207000,85000"
st "clk"
blo "206000,84800"
tm "WireNameMgr"
)
)
on &347
)
*809 (Wire
uid 3750,0
shape (OrthoPolyLine
uid 3751,0
va (VaSet
vasetType 3
)
xt "202000,17000,213000,17000"
pts [
"202000,17000"
"213000,17000"
]
)
start &75
end &94
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3753,0
va (VaSet
)
xt "202000,16000,207700,17000"
st "marv_coma_o"
blo "202000,16800"
tm "WireNameMgr"
)
)
on &121
)
*810 (Wire
uid 3754,0
shape (OrthoPolyLine
uid 3755,0
va (VaSet
vasetType 3
)
xt "202000,19000,213000,19000"
pts [
"202000,19000"
"213000,19000"
]
)
start &86
end &93
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3757,0
va (VaSet
)
xt "202000,18000,208100,19000"
st "marv_reset_no"
blo "202000,18800"
tm "WireNameMgr"
)
)
on &122
)
*811 (Wire
uid 3758,0
shape (OrthoPolyLine
uid 3759,0
va (VaSet
vasetType 3
)
xt "129000,33000,144000,33000"
pts [
"129000,33000"
"144000,33000"
]
)
start &49
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3763,0
va (VaSet
)
xt "135000,32000,140000,33000"
st "marv_int_ni"
blo "135000,32800"
tm "WireNameMgr"
)
)
on &123
)
*812 (Wire
uid 3764,0
shape (OrthoPolyLine
uid 3765,0
va (VaSet
vasetType 3
)
xt "190000,21000,197000,21000"
pts [
"190000,21000"
"197000,21000"
]
)
end &62
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3769,0
va (VaSet
)
xt "192000,20000,194500,21000"
st "clk125"
blo "192000,20800"
tm "WireNameMgr"
)
)
on &31
)
*813 (Wire
uid 3770,0
shape (OrthoPolyLine
uid 3771,0
va (VaSet
vasetType 3
)
xt "190000,17000,197000,17000"
pts [
"190000,17000"
"197000,17000"
]
)
end &73
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3775,0
va (VaSet
)
xt "192000,16000,193100,17000"
st "LO"
blo "192000,16800"
tm "WireNameMgr"
)
)
on &33
)
*814 (Wire
uid 3776,0
shape (OrthoPolyLine
uid 3777,0
va (VaSet
vasetType 3
)
xt "190000,19000,197000,19000"
pts [
"190000,19000"
"197000,19000"
]
)
end &84
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3781,0
va (VaSet
)
xt "192000,18000,193000,19000"
st "rst"
blo "192000,18800"
tm "WireNameMgr"
)
)
on &124
)
*815 (Wire
uid 3782,0
shape (OrthoPolyLine
uid 3783,0
va (VaSet
vasetType 3
)
xt "167000,84000,172250,84000"
pts [
"167000,84000"
"172250,84000"
]
)
start &366
end &550
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3787,0
va (VaSet
)
xt "169000,83000,171500,84000"
st "clk125"
blo "169000,83800"
tm "WireNameMgr"
)
)
on &31
)
*816 (Wire
uid 3788,0
shape (OrthoPolyLine
uid 3789,0
va (VaSet
vasetType 3
)
xt "161000,31000,172250,31000"
pts [
"161000,31000"
"172250,31000"
]
)
start &140
end &562
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3793,0
va (VaSet
)
xt "163000,30000,167100,31000"
st "clk_idelay"
blo "163000,30800"
tm "WireNameMgr"
)
)
on &364
)
*817 (Wire
uid 3794,0
shape (OrthoPolyLine
uid 3795,0
va (VaSet
vasetType 3
)
xt "204750,94000,214000,94000"
pts [
"204750,94000"
"214000,94000"
]
)
start &580
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3799,0
va (VaSet
)
xt "206000,93000,209800,94000"
st "cu_tx_ack"
blo "206000,93800"
tm "WireNameMgr"
)
)
on &125
)
*818 (Wire
uid 3800,0
shape (OrthoPolyLine
uid 3801,0
va (VaSet
vasetType 3
)
xt "204750,95000,214000,95000"
pts [
"204750,95000"
"214000,95000"
]
)
start &581
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3805,0
va (VaSet
)
xt "206000,94000,212200,95000"
st "cu_tx_collision"
blo "206000,94800"
tm "WireNameMgr"
)
)
on &126
)
*819 (Wire
uid 3806,0
shape (OrthoPolyLine
uid 3807,0
va (VaSet
vasetType 3
)
xt "204750,98000,214000,98000"
pts [
"204750,98000"
"214000,98000"
]
)
start &584
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3811,0
va (VaSet
)
xt "206000,97000,212800,98000"
st "cu_tx_retransmit"
blo "206000,97800"
tm "WireNameMgr"
)
)
on &127
)
*820 (Wire
uid 3812,0
shape (OrthoPolyLine
uid 3813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,54000,220000,54000"
pts [
"204750,54000"
"220000,54000"
]
)
start &531
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3817,0
va (VaSet
)
xt "206000,53000,213500,54000"
st "cu_rxll_fifo_status"
blo "206000,53800"
tm "WireNameMgr"
)
)
on &206
)
*821 (Wire
uid 3818,0
shape (OrthoPolyLine
uid 3819,0
va (VaSet
vasetType 3
)
xt "161000,39000,172250,39000"
pts [
"161000,39000"
"172250,39000"
]
)
start &54
end &578
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3821,0
va (VaSet
)
xt "163000,38000,168000,39000"
st "mii_tx_clk_i"
blo "163000,38800"
tm "WireNameMgr"
)
)
on &128
)
*822 (Wire
uid 3822,0
shape (OrthoPolyLine
uid 3823,0
va (VaSet
vasetType 3
)
xt "204750,93000,214000,93000"
pts [
"204750,93000"
"214000,93000"
]
)
start &579
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3827,0
va (VaSet
)
xt "206000,92000,212400,93000"
st "cu_rx_overflow"
blo "206000,92800"
tm "WireNameMgr"
)
)
on &129
)
*823 (Wire
uid 3828,0
shape (OrthoPolyLine
uid 3829,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,96000,214000,96000"
pts [
"204750,96000"
"214000,96000"
]
)
start &582
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3833,0
va (VaSet
)
xt "206000,95000,213500,96000"
st "cu_txll_fifo_status"
blo "206000,95800"
tm "WireNameMgr"
)
)
on &208
)
*824 (Wire
uid 3834,0
shape (OrthoPolyLine
uid 3835,0
va (VaSet
vasetType 3
)
xt "204750,97000,214000,97000"
pts [
"204750,97000"
"214000,97000"
]
)
start &583
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3839,0
va (VaSet
)
xt "206000,96000,212400,97000"
st "cu_tx_overflow"
blo "206000,96800"
tm "WireNameMgr"
)
)
on &130
)
*825 (Wire
uid 3840,0
shape (OrthoPolyLine
uid 3841,0
va (VaSet
vasetType 3
)
xt "204750,73000,213000,73000"
pts [
"213000,73000"
"204750,73000"
]
)
end &524
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3845,0
va (VaSet
)
xt "206000,72000,207000,73000"
st "clk"
blo "206000,72800"
tm "WireNameMgr"
)
)
on &347
)
*826 (Wire
uid 5091,0
shape (OrthoPolyLine
uid 5092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,43000,172250,43000"
pts [
"150000,43000"
"172250,43000"
]
)
start &131
end &570
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5098,0
va (VaSet
)
xt "151000,42000,160400,43000"
st "sm_host_opcode : (1:0)"
blo "151000,42800"
tm "WireNameMgr"
)
)
on &135
)
*827 (Wire
uid 5099,0
shape (OrthoPolyLine
uid 5100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,45000,172250,45000"
pts [
"150000,45000"
"172250,45000"
]
)
start &131
end &566
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5106,0
va (VaSet
)
xt "151000,44000,159300,45000"
st "sm_host_addr : (9:0)"
blo "151000,44800"
tm "WireNameMgr"
)
)
on &136
)
*828 (Wire
uid 5107,0
shape (OrthoPolyLine
uid 5108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,47000,172250,47000"
pts [
"150000,47000"
"172250,47000"
]
)
start &131
end &573
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5114,0
va (VaSet
)
xt "151000,46000,160600,47000"
st "sm_host_wrdata : (31:0)"
blo "151000,46800"
tm "WireNameMgr"
)
)
on &137
)
*829 (Wire
uid 5115,0
shape (OrthoPolyLine
uid 5116,0
va (VaSet
vasetType 3
)
xt "150000,44000,172250,44000"
pts [
"150000,44000"
"172250,44000"
]
)
start &131
end &572
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5122,0
va (VaSet
)
xt "151000,43000,156400,44000"
st "sm_host_req"
blo "151000,43800"
tm "WireNameMgr"
)
)
on &138
)
*830 (Wire
uid 5123,0
shape (OrthoPolyLine
uid 5124,0
va (VaSet
vasetType 3
)
xt "150000,42000,172250,42000"
pts [
"150000,42000"
"172250,42000"
]
)
start &131
end &569
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5130,0
va (VaSet
)
xt "151000,41000,157800,42000"
st "sm_host_miimsel"
blo "151000,41800"
tm "WireNameMgr"
)
)
on &139
)
*831 (Wire
uid 5418,0
shape (OrthoPolyLine
uid 5419,0
va (VaSet
vasetType 3
)
xt "169000,41000,172250,41000"
pts [
"169000,41000"
"172250,41000"
]
)
end &567
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5423,0
va (VaSet
)
xt "170000,40000,171100,41000"
st "LO"
blo "170000,40800"
tm "WireNameMgr"
)
)
on &33
)
*832 (Wire
uid 6190,0
shape (OrthoPolyLine
uid 6191,0
va (VaSet
vasetType 3
)
xt "412000,11000,417000,11000"
pts [
"417000,11000"
"412000,11000"
]
)
start &141
end &287
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6195,0
va (VaSet
)
xt "412000,10000,417300,11000"
st "rx_fifo_rst_i"
blo "412000,10800"
tm "WireNameMgr"
)
)
on &148
)
*833 (Wire
uid 6196,0
shape (OrthoPolyLine
uid 6197,0
va (VaSet
vasetType 3
)
xt "382750,17000,397250,17000"
pts [
"382750,17000"
"397250,17000"
]
)
start &704
end &719
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6201,0
va (VaSet
)
xt "384000,16000,386500,17000"
st "rx_eof"
blo "384000,16800"
tm "WireNameMgr"
)
)
on &623
)
*834 (Wire
uid 6202,0
shape (OrthoPolyLine
uid 6203,0
va (VaSet
vasetType 3
)
xt "382750,15000,397250,15000"
pts [
"382750,15000"
"397250,15000"
]
)
start &711
end &717
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6207,0
va (VaSet
)
xt "384000,14000,388600,15000"
st "rx_src_rdy"
blo "384000,14800"
tm "WireNameMgr"
)
)
on &621
)
*835 (Wire
uid 6208,0
shape (OrthoPolyLine
uid 6209,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "382750,18000,397250,18000"
pts [
"382750,18000"
"397250,18000"
]
)
start &698
end &720
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 6212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6213,0
va (VaSet
)
xt "384000,17000,390300,18000"
st "rx_data : (15:0)"
blo "384000,17800"
tm "WireNameMgr"
)
)
on &625
)
*836 (Wire
uid 6214,0
shape (OrthoPolyLine
uid 6215,0
va (VaSet
vasetType 3
)
xt "382750,16000,397250,16000"
pts [
"382750,16000"
"397250,16000"
]
)
start &708
end &718
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 6218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6219,0
va (VaSet
)
xt "384000,15000,386500,16000"
st "rx_sof"
blo "384000,15800"
tm "WireNameMgr"
)
)
on &622
)
*837 (Wire
uid 6226,0
shape (OrthoPolyLine
uid 6227,0
va (VaSet
vasetType 3
)
xt "382750,22000,399000,22000"
pts [
"399000,22000"
"382750,22000"
]
)
start &639
end &701
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6231,0
va (VaSet
)
xt "384000,21000,388700,22000"
st "rx_dst_rdy"
blo "384000,21800"
tm "WireNameMgr"
)
)
on &624
)
*838 (Wire
uid 6256,0
shape (OrthoPolyLine
uid 6257,0
va (VaSet
vasetType 3
)
xt "204750,-51000,211000,-51000"
pts [
"211000,-51000"
"204750,-51000"
]
)
end &496
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 6262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6263,0
va (VaSet
)
xt "212000,-52000,214100,-51000"
st "rxfrst"
blo "212000,-51200"
tm "WireNameMgr"
)
)
on &297
)
*839 (Wire
uid 6296,0
shape (OrthoPolyLine
uid 6297,0
va (VaSet
vasetType 3
)
xt "204750,-52000,211000,-52000"
pts [
"211000,-52000"
"204750,-52000"
]
)
end &487
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 6302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6303,0
va (VaSet
)
xt "212000,-53000,213000,-52000"
st "clk"
blo "212000,-52200"
tm "WireNameMgr"
)
)
on &347
)
*840 (Wire
uid 6670,0
shape (OrthoPolyLine
uid 6671,0
va (VaSet
vasetType 3
)
xt "204750,90000,217250,90000"
pts [
"204750,90000"
"217250,90000"
]
)
start &538
end &328
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6677,0
va (VaSet
)
xt "206000,89000,213400,90000"
st "txll_dst_rdy_cu_n"
blo "206000,89800"
tm "WireNameMgr"
)
)
on &154
)
*841 (Wire
uid 6910,0
shape (OrthoPolyLine
uid 6911,0
va (VaSet
vasetType 3
)
xt "226000,16000,303250,77000"
pts [
"226000,77000"
"231000,77000"
"231000,16000"
"303250,16000"
]
)
start &161
end &687
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6917,0
va (VaSet
)
xt "227000,76000,231700,77000"
st "rxll_sof_cu"
blo "227000,76800"
tm "WireNameMgr"
)
)
on &201
)
*842 (Wire
uid 6918,0
shape (OrthoPolyLine
uid 6919,0
va (VaSet
vasetType 3
)
xt "226000,17000,303250,78000"
pts [
"226000,78000"
"232000,78000"
"232000,17000"
"303250,17000"
]
)
start &171
end &683
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6925,0
va (VaSet
)
xt "227000,77000,231700,78000"
st "rxll_eof_cu"
blo "227000,77800"
tm "WireNameMgr"
)
)
on &200
)
*843 (Wire
uid 6926,0
shape (OrthoPolyLine
uid 6927,0
va (VaSet
vasetType 3
)
xt "226000,15000,303250,76000"
pts [
"226000,76000"
"230000,76000"
"230000,15000"
"303250,15000"
]
)
start &181
end &690
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6933,0
va (VaSet
)
xt "227000,75000,233300,76000"
st "rxll_src_rdy_cu"
blo "227000,75800"
tm "WireNameMgr"
)
)
on &199
)
*844 (Wire
uid 7062,0
shape (OrthoPolyLine
uid 7063,0
va (VaSet
vasetType 3
)
xt "226750,90000,236000,90000"
pts [
"226750,90000"
"236000,90000"
]
)
start &329
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 7068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7069,0
va (VaSet
)
xt "228000,89000,234400,90000"
st "txll_dst_rdy_cu"
blo "228000,89800"
tm "WireNameMgr"
)
)
on &278
)
*845 (Wire
uid 7070,0
shape (OrthoPolyLine
uid 7071,0
va (VaSet
vasetType 3
)
xt "226750,88000,236000,88000"
pts [
"236000,88000"
"226750,88000"
]
)
end &333
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7077,0
va (VaSet
)
xt "228000,87000,233100,88000"
st "txll_sof_net"
blo "228000,87800"
tm "WireNameMgr"
)
)
on &144
)
*846 (Wire
uid 7078,0
shape (OrthoPolyLine
uid 7079,0
va (VaSet
vasetType 3
)
xt "226750,89000,236000,89000"
pts [
"236000,89000"
"226750,89000"
]
)
end &331
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7085,0
va (VaSet
)
xt "228000,88000,233100,89000"
st "txll_eof_net"
blo "228000,88800"
tm "WireNameMgr"
)
)
on &145
)
*847 (Wire
uid 7086,0
shape (OrthoPolyLine
uid 7087,0
va (VaSet
vasetType 3
)
xt "226750,87000,236000,87000"
pts [
"236000,87000"
"226750,87000"
]
)
end &335
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7093,0
va (VaSet
)
xt "228000,86000,234700,87000"
st "txll_src_rdy_net"
blo "228000,86800"
tm "WireNameMgr"
)
)
on &146
)
*848 (Wire
uid 7102,0
shape (OrthoPolyLine
uid 7103,0
va (VaSet
vasetType 3
)
xt "204750,74000,213000,74000"
pts [
"213000,74000"
"204750,74000"
]
)
end &525
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7107,0
va (VaSet
)
xt "206000,73000,208100,74000"
st "rxfrst"
blo "206000,73800"
tm "WireNameMgr"
)
)
on &297
)
*849 (Wire
uid 7702,0
shape (OrthoPolyLine
uid 7703,0
va (VaSet
vasetType 3
)
xt "204750,57000,220000,57000"
pts [
"204750,57000"
"220000,57000"
]
)
start &539
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7709,0
va (VaSet
)
xt "206000,56000,210800,57000"
st "cu_rx_dvld"
blo "206000,56800"
tm "WireNameMgr"
)
)
on &461
)
*850 (Wire
uid 7710,0
shape (OrthoPolyLine
uid 7711,0
va (VaSet
vasetType 3
)
xt "204750,58000,220000,58000"
pts [
"204750,58000"
"220000,58000"
]
)
start &540
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7717,0
va (VaSet
)
xt "206000,57000,212900,58000"
st "cu_rx_framedrop"
blo "206000,57800"
tm "WireNameMgr"
)
)
on &207
)
*851 (Wire
uid 7734,0
shape (OrthoPolyLine
uid 7735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "286000,100000,295000,100000"
pts [
"286000,100000"
"295000,100000"
]
)
start &202
end &311
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7741,0
va (VaSet
)
xt "288000,99000,294600,100000"
st "stat_word_cu_o"
blo "288000,99800"
tm "WireNameMgr"
)
)
on &312
)
*852 (Wire
uid 11708,0
shape (OrthoPolyLine
uid 11709,0
va (VaSet
vasetType 3
)
xt "165000,127000,169250,127000"
pts [
"165000,127000"
"169250,127000"
]
)
start &210
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11713,0
va (VaSet
)
xt "165000,126000,167800,127000"
st "usb_clk"
blo "165000,126800"
tm "WireNameMgr"
)
)
on &348
)
*853 (Wire
uid 11716,0
shape (OrthoPolyLine
uid 11717,0
va (VaSet
vasetType 3
)
xt "165000,126000,169000,126000"
pts [
"165000,126000"
"169000,126000"
]
)
start &209
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11723,0
va (VaSet
)
xt "165000,125000,167800,126000"
st "usb_rst"
blo "165000,125800"
tm "WireNameMgr"
)
)
on &349
)
*854 (Wire
uid 11744,0
shape (OrthoPolyLine
uid 11745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "199750,131000,210000,131000"
pts [
"199750,131000"
"210000,131000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 11748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11749,0
va (VaSet
)
xt "201000,130000,209100,131000"
st "usb_rd_data : (15:0)"
blo "201000,130800"
tm "WireNameMgr"
)
)
on &211
)
*855 (Wire
uid 11752,0
shape (OrthoPolyLine
uid 11753,0
va (VaSet
vasetType 3
)
xt "199750,137000,210000,137000"
pts [
"210000,137000"
"199750,137000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11757,0
va (VaSet
)
xt "201000,136000,205900,137000"
st "usb_wr_sof"
blo "201000,136800"
tm "WireNameMgr"
)
)
on &212
)
*856 (Wire
uid 11760,0
shape (OrthoPolyLine
uid 11761,0
va (VaSet
vasetType 3
)
xt "199750,138000,210000,138000"
pts [
"210000,138000"
"199750,138000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11765,0
va (VaSet
)
xt "201000,137000,205900,138000"
st "usb_wr_eof"
blo "201000,137800"
tm "WireNameMgr"
)
)
on &213
)
*857 (Wire
uid 11768,0
shape (OrthoPolyLine
uid 11769,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "199750,139000,210000,139000"
pts [
"210000,139000"
"199750,139000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 11772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11773,0
va (VaSet
)
xt "201000,138000,209200,139000"
st "usb_wr_data : (15:0)"
blo "201000,138800"
tm "WireNameMgr"
)
)
on &214
)
*858 (Wire
uid 11776,0
shape (OrthoPolyLine
uid 11777,0
va (VaSet
vasetType 3
)
xt "199750,135000,210000,135000"
pts [
"210000,135000"
"199750,135000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11781,0
va (VaSet
)
xt "201000,134000,208500,135000"
st "usb_wrl_src_ready"
blo "201000,134800"
tm "WireNameMgr"
)
)
on &215
)
*859 (Wire
uid 11784,0
shape (OrthoPolyLine
uid 11785,0
va (VaSet
vasetType 3
)
xt "199750,136000,210000,136000"
pts [
"199750,136000"
"210000,136000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11789,0
va (VaSet
)
xt "201000,135000,208400,136000"
st "usb_wr_dst_ready"
blo "201000,135800"
tm "WireNameMgr"
)
)
on &216
)
*860 (Wire
uid 11792,0
shape (OrthoPolyLine
uid 11793,0
va (VaSet
vasetType 3
)
xt "199750,130000,210000,130000"
pts [
"199750,130000"
"210000,130000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11797,0
va (VaSet
)
xt "201000,129000,205800,130000"
st "usb_rd_eof"
blo "201000,129800"
tm "WireNameMgr"
)
)
on &217
)
*861 (Wire
uid 11800,0
shape (OrthoPolyLine
uid 11801,0
va (VaSet
vasetType 3
)
xt "199750,129000,210000,129000"
pts [
"199750,129000"
"210000,129000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11805,0
va (VaSet
)
xt "201000,128000,205800,129000"
st "usb_rd_sof"
blo "201000,128800"
tm "WireNameMgr"
)
)
on &218
)
*862 (Wire
uid 11816,0
shape (OrthoPolyLine
uid 11817,0
va (VaSet
vasetType 3
)
xt "199750,127000,210000,127000"
pts [
"210000,127000"
"199750,127000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11821,0
va (VaSet
)
xt "201000,126000,208300,127000"
st "usb_rd_dst_ready"
blo "201000,126800"
tm "WireNameMgr"
)
)
on &219
)
*863 (Wire
uid 11824,0
shape (OrthoPolyLine
uid 11825,0
va (VaSet
vasetType 3
)
xt "199750,126000,210000,126000"
pts [
"199750,126000"
"210000,126000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11829,0
va (VaSet
)
xt "201000,125000,208200,126000"
st "usb_rd_src_ready"
blo "201000,125800"
tm "WireNameMgr"
)
)
on &220
)
*864 (Wire
uid 11932,0
shape (OrthoPolyLine
uid 11933,0
va (VaSet
vasetType 3
)
xt "199750,125000,210000,125000"
pts [
"210000,125000"
"199750,125000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11937,0
va (VaSet
)
xt "201000,124000,202000,125000"
st "clk"
blo "201000,124800"
tm "WireNameMgr"
)
)
on &347
)
*865 (Wire
uid 12500,0
shape (OrthoPolyLine
uid 12501,0
va (VaSet
vasetType 3
)
xt "301000,56000,335250,56000"
pts [
"335250,56000"
"301000,56000"
]
)
start &666
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12507,0
va (VaSet
)
xt "302000,55000,308700,56000"
st "txll_src_rdy_net"
blo "302000,55800"
tm "WireNameMgr"
)
)
on &146
)
*866 (Wire
uid 12524,0
shape (OrthoPolyLine
uid 12525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,61000,313000,61000"
pts [
"313000,61000"
"301000,61000"
]
)
start &652
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12531,0
va (VaSet
)
xt "302000,60000,310400,61000"
st "txll_data_net : (15:0)"
blo "302000,60800"
tm "WireNameMgr"
)
)
on &147
)
*867 (Wire
uid 12532,0
shape (OrthoPolyLine
uid 12533,0
va (VaSet
vasetType 3
)
xt "277000,58000,289000,58000"
pts [
"277000,58000"
"289000,58000"
]
)
end &235
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12539,0
va (VaSet
)
xt "278000,57000,284300,58000"
st "txll_dst_rdy_sf"
blo "278000,57800"
tm "WireNameMgr"
)
)
on &380
)
*868 (Wire
uid 12540,0
shape (OrthoPolyLine
uid 12541,0
va (VaSet
vasetType 3
)
xt "301000,58000,335250,58000"
pts [
"335250,58000"
"301000,58000"
]
)
start &664
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12547,0
va (VaSet
)
xt "302000,57000,307100,58000"
st "txll_eof_net"
blo "302000,57800"
tm "WireNameMgr"
)
)
on &145
)
*869 (Wire
uid 12556,0
shape (OrthoPolyLine
uid 12557,0
va (VaSet
vasetType 3
)
xt "301000,57000,335250,57000"
pts [
"335250,57000"
"301000,57000"
]
)
start &665
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12563,0
va (VaSet
)
xt "302000,56000,307100,57000"
st "txll_sof_net"
blo "302000,56800"
tm "WireNameMgr"
)
)
on &144
)
*870 (Wire
uid 13466,0
shape (OrthoPolyLine
uid 13467,0
va (VaSet
vasetType 3
)
xt "277000,60000,289000,60000"
pts [
"277000,60000"
"289000,60000"
]
)
end &237
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13473,0
va (VaSet
)
xt "278000,59000,284400,60000"
st "txll_dst_rdy_cu"
blo "278000,59800"
tm "WireNameMgr"
)
)
on &278
)
*871 (Wire
uid 14588,0
shape (OrthoPolyLine
uid 14589,0
va (VaSet
vasetType 3
)
xt "293000,59000,335250,59000"
pts [
"293000,59000"
"335250,59000"
]
)
start &222
end &663
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14593,0
va (VaSet
)
xt "302000,58000,308800,59000"
st "txll_dst_rdy_net"
blo "302000,58800"
tm "WireNameMgr"
)
)
on &242
)
*872 (Wire
uid 14596,0
shape (OrthoPolyLine
uid 14597,0
va (VaSet
vasetType 3
)
xt "281000,56000,291000,56000"
pts [
"281000,56000"
"291000,56000"
]
)
end &225
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14601,0
va (VaSet
)
xt "282000,55000,285300,56000"
st "mode_cu"
blo "282000,55800"
tm "WireNameMgr"
)
)
on &372
)
*873 (Wire
uid 14875,0
shape (OrthoPolyLine
uid 14876,0
va (VaSet
vasetType 3
)
xt "356750,69000,363000,69000"
pts [
"363000,69000"
"356750,69000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14880,0
va (VaSet
)
xt "358000,68000,359000,69000"
st "clk"
blo "358000,68800"
tm "WireNameMgr"
)
)
on &347
)
*874 (Wire
uid 14889,0
shape (OrthoPolyLine
uid 14890,0
va (VaSet
vasetType 3
)
xt "356750,68000,363000,68000"
pts [
"363000,68000"
"356750,68000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14894,0
va (VaSet
)
xt "358000,67000,360100,68000"
st "txfrst"
blo "358000,67800"
tm "WireNameMgr"
)
)
on &309
)
*875 (Wire
uid 14895,0
shape (OrthoPolyLine
uid 14896,0
va (VaSet
vasetType 3
)
xt "301000,82000,335250,82000"
pts [
"301000,82000"
"335250,82000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14900,0
va (VaSet
)
xt "302000,81000,309400,82000"
st "usb_wr_dst_ready"
blo "302000,81800"
tm "WireNameMgr"
)
)
on &216
)
*876 (Wire
uid 14901,0
shape (OrthoPolyLine
uid 14902,0
va (VaSet
vasetType 3
)
xt "301000,80000,335250,80000"
pts [
"335250,80000"
"301000,80000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14906,0
va (VaSet
)
xt "302000,79000,306900,80000"
st "usb_wr_sof"
blo "302000,79800"
tm "WireNameMgr"
)
)
on &212
)
*877 (Wire
uid 14907,0
shape (OrthoPolyLine
uid 14908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,83000,335250,83000"
pts [
"335250,83000"
"301000,83000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 14911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14912,0
va (VaSet
)
xt "302000,82000,310200,83000"
st "usb_wr_data : (15:0)"
blo "302000,82800"
tm "WireNameMgr"
)
)
on &214
)
*878 (Wire
uid 14913,0
shape (OrthoPolyLine
uid 14914,0
va (VaSet
vasetType 3
)
xt "301000,79000,335250,79000"
pts [
"335250,79000"
"301000,79000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14918,0
va (VaSet
)
xt "302000,78000,309500,79000"
st "usb_wrl_src_ready"
blo "302000,78800"
tm "WireNameMgr"
)
)
on &215
)
*879 (Wire
uid 14919,0
shape (OrthoPolyLine
uid 14920,0
va (VaSet
vasetType 3
)
xt "301000,81000,335250,81000"
pts [
"335250,81000"
"301000,81000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 14923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14924,0
va (VaSet
)
xt "302000,80000,306900,81000"
st "usb_wr_eof"
blo "302000,80800"
tm "WireNameMgr"
)
)
on &213
)
*880 (Wire
uid 14943,0
shape (OrthoPolyLine
uid 14944,0
va (VaSet
vasetType 3
)
xt "356750,70000,383000,82000"
pts [
"356750,82000"
"375000,82000"
"375000,70000"
"383000,70000"
]
)
end &249
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 14947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14948,0
va (VaSet
)
xt "378000,69000,384500,70000"
st "tx_dst_rdy_usb"
blo "378000,69800"
tm "WireNameMgr"
)
)
on &142
)
*881 (Wire
uid 15024,0
shape (OrthoPolyLine
uid 15025,0
va (VaSet
vasetType 3
)
xt "378000,66000,385000,66000"
pts [
"378000,66000"
"385000,66000"
"385000,66000"
]
)
end &251
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15029,0
va (VaSet
)
xt "379000,65000,382800,66000"
st "mode_usb"
blo "379000,65800"
tm "WireNameMgr"
)
)
on &373
)
*882 (Wire
uid 15032,0
shape (OrthoPolyLine
uid 15033,0
va (VaSet
vasetType 3
)
xt "356750,62000,383000,68000"
pts [
"356750,62000"
"375000,62000"
"375000,68000"
"383000,68000"
]
)
start &660
end &244
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15037,0
va (VaSet
)
xt "378000,67000,384400,68000"
st "tx_dst_rdy_net"
blo "378000,67800"
tm "WireNameMgr"
)
)
on &264
)
*883 (Wire
uid 16864,0
shape (OrthoPolyLine
uid 16865,0
va (VaSet
vasetType 3
)
xt "291000,12000,303250,12000"
pts [
"291000,12000"
"303250,12000"
]
)
end &685
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16869,0
va (VaSet
)
xt "292000,11000,295300,12000"
st "mode_cu"
blo "292000,11800"
tm "WireNameMgr"
)
)
on &372
)
*884 (Wire
uid 16890,0
shape (OrthoPolyLine
uid 16891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "319750,14000,330250,14000"
pts [
"319750,14000"
"330250,14000"
]
)
start &678
end &592
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 16894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16895,0
va (VaSet
)
xt "322000,13000,325300,14000"
st "net_data"
blo "322000,13800"
tm "WireNameMgr"
)
)
on &269
)
*885 (Wire
uid 16898,0
shape (OrthoPolyLine
uid 16899,0
va (VaSet
vasetType 3
)
xt "348750,13000,366250,13000"
pts [
"366250,13000"
"348750,13000"
]
)
start &699
end &600
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16903,0
va (VaSet
)
xt "356000,12000,361600,13000"
st "net_dst_rdyb"
blo "356000,12800"
tm "WireNameMgr"
)
)
on &282
)
*886 (Wire
uid 16906,0
shape (OrthoPolyLine
uid 16907,0
va (VaSet
vasetType 3
)
xt "319750,12000,330250,12000"
pts [
"319750,12000"
"330250,12000"
]
)
start &684
end &594
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16911,0
va (VaSet
)
xt "322000,11000,324900,12000"
st "net_eof"
blo "322000,11800"
tm "WireNameMgr"
)
)
on &266
)
*887 (Wire
uid 16922,0
shape (OrthoPolyLine
uid 16923,0
va (VaSet
vasetType 3
)
xt "319750,11000,330250,11000"
pts [
"319750,11000"
"330250,11000"
]
)
start &688
end &593
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16927,0
va (VaSet
)
xt "322000,10000,324900,11000"
st "net_sof"
blo "322000,10800"
tm "WireNameMgr"
)
)
on &265
)
*888 (Wire
uid 16930,0
shape (OrthoPolyLine
uid 16931,0
va (VaSet
vasetType 3
)
xt "319750,10000,330250,10000"
pts [
"319750,10000"
"330250,10000"
]
)
start &691
end &596
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16935,0
va (VaSet
)
xt "322000,9000,327000,10000"
st "net_src_rdy"
blo "322000,9800"
tm "WireNameMgr"
)
)
on &267
)
*889 (Wire
uid 16970,0
shape (OrthoPolyLine
uid 16971,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "355000,24000,366250,24000"
pts [
"355000,24000"
"366250,24000"
]
)
end &697
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 16976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16977,0
va (VaSet
)
xt "356000,23000,364100,24000"
st "usb_rd_data : (15:0)"
blo "356000,23800"
tm "WireNameMgr"
)
)
on &211
)
*890 (Wire
uid 16978,0
shape (OrthoPolyLine
uid 16979,0
va (VaSet
vasetType 3
)
xt "355000,22000,366250,22000"
pts [
"355000,22000"
"366250,22000"
]
)
end &703
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16985,0
va (VaSet
)
xt "356000,21000,360800,22000"
st "usb_rd_eof"
blo "356000,21800"
tm "WireNameMgr"
)
)
on &217
)
*891 (Wire
uid 16986,0
shape (OrthoPolyLine
uid 16987,0
va (VaSet
vasetType 3
)
xt "355000,21000,366250,21000"
pts [
"355000,21000"
"366250,21000"
]
)
end &707
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16993,0
va (VaSet
)
xt "356000,20000,360800,21000"
st "usb_rd_sof"
blo "356000,20800"
tm "WireNameMgr"
)
)
on &218
)
*892 (Wire
uid 16994,0
shape (OrthoPolyLine
uid 16995,0
va (VaSet
vasetType 3
)
xt "355000,23000,366250,23000"
pts [
"366250,23000"
"355000,23000"
]
)
start &700
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 17000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17001,0
va (VaSet
)
xt "356000,22000,363300,23000"
st "usb_rd_dst_ready"
blo "356000,22800"
tm "WireNameMgr"
)
)
on &219
)
*893 (Wire
uid 17002,0
shape (OrthoPolyLine
uid 17003,0
va (VaSet
vasetType 3
)
xt "355000,20000,366250,20000"
pts [
"355000,20000"
"366250,20000"
]
)
end &710
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 17008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17009,0
va (VaSet
)
xt "356000,19000,363200,20000"
st "usb_rd_src_ready"
blo "356000,19800"
tm "WireNameMgr"
)
)
on &220
)
*894 (Wire
uid 17156,0
shape (OrthoPolyLine
uid 17157,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "207000,149000,216000,149000"
pts [
"207000,149000"
"216000,149000"
]
)
start &271
end &310
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 17160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17161,0
va (VaSet
)
xt "206000,148000,213100,149000"
st "stat_word_usb_o"
blo "206000,148800"
tm "WireNameMgr"
)
)
on &313
)
*895 (Wire
uid 17168,0
shape (OrthoPolyLine
uid 17169,0
va (VaSet
vasetType 3
)
xt "357000,17000,366250,17000"
pts [
"357000,17000"
"366250,17000"
]
)
end &705
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17173,0
va (VaSet
)
xt "358000,16000,361800,17000"
st "mode_usb"
blo "358000,16800"
tm "WireNameMgr"
)
)
on &373
)
*896 (Wire
uid 17218,0
shape (OrthoPolyLine
uid 17219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "348750,14000,366250,14000"
pts [
"348750,14000"
"366250,14000"
]
)
start &597
end &696
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 17222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17223,0
va (VaSet
)
xt "356000,13000,359800,14000"
st "net_datab"
blo "356000,13800"
tm "WireNameMgr"
)
)
on &283
)
*897 (Wire
uid 17224,0
shape (OrthoPolyLine
uid 17225,0
va (VaSet
vasetType 3
)
xt "319750,13000,330250,13000"
pts [
"330250,13000"
"319750,13000"
]
)
start &595
end &681
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17229,0
va (VaSet
)
xt "322000,12000,327100,13000"
st "net_dst_rdy"
blo "322000,12800"
tm "WireNameMgr"
)
)
on &268
)
*898 (Wire
uid 17230,0
shape (OrthoPolyLine
uid 17231,0
va (VaSet
vasetType 3
)
xt "348750,12000,366250,12000"
pts [
"348750,12000"
"366250,12000"
]
)
start &599
end &702
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17235,0
va (VaSet
)
xt "356000,11000,359400,12000"
st "net_eofb"
blo "356000,11800"
tm "WireNameMgr"
)
)
on &280
)
*899 (Wire
uid 17242,0
shape (OrthoPolyLine
uid 17243,0
va (VaSet
vasetType 3
)
xt "348750,11000,366250,11000"
pts [
"348750,11000"
"366250,11000"
]
)
start &598
end &706
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17247,0
va (VaSet
)
xt "356000,10000,359400,11000"
st "net_sofb"
blo "356000,10800"
tm "WireNameMgr"
)
)
on &279
)
*900 (Wire
uid 17248,0
shape (OrthoPolyLine
uid 17249,0
va (VaSet
vasetType 3
)
xt "348750,10000,366250,10000"
pts [
"348750,10000"
"366250,10000"
]
)
start &601
end &709
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17253,0
va (VaSet
)
xt "356000,9000,361500,10000"
st "net_src_rdyb"
blo "356000,9800"
tm "WireNameMgr"
)
)
on &281
)
*901 (Wire
uid 17394,0
shape (OrthoPolyLine
uid 17395,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "348750,7000,357000,7000"
pts [
"348750,7000"
"357000,7000"
]
)
start &602
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17399,0
va (VaSet
)
xt "349000,6000,356700,7000"
st "rx_src_mac : (47:0)"
blo "349000,6800"
tm "WireNameMgr"
)
)
on &284
)
*902 (Wire
uid 22220,0
shape (OrthoPolyLine
uid 22221,0
va (VaSet
vasetType 3
)
xt "401000,11000,407000,11000"
pts [
"407000,11000"
"401000,11000"
]
)
start &289
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22224,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22225,0
va (VaSet
)
xt "402000,10000,404100,11000"
st "rxfrst"
blo "402000,10800"
tm "WireNameMgr"
)
)
on &297
)
*903 (Wire
uid 22250,0
shape (OrthoPolyLine
uid 22251,0
va (VaSet
vasetType 3
)
xt "326000,7000,330250,7000"
pts [
"326000,7000"
"330250,7000"
]
)
end &604
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 22254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22255,0
va (VaSet
)
xt "327000,6000,329100,7000"
st "rxfrst"
blo "327000,6800"
tm "WireNameMgr"
)
)
on &297
)
*904 (Wire
uid 22256,0
shape (OrthoPolyLine
uid 22257,0
va (VaSet
vasetType 3
)
xt "326000,6000,330250,6000"
pts [
"326000,6000"
"330250,6000"
]
)
end &603
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 22260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22261,0
va (VaSet
)
xt "327000,5000,328000,6000"
st "clk"
blo "327000,5800"
tm "WireNameMgr"
)
)
on &347
)
*905 (Wire
uid 22322,0
shape (OrthoPolyLine
uid 22323,0
va (VaSet
vasetType 3
)
xt "329000,53000,335250,53000"
pts [
"329000,53000"
"335250,53000"
]
)
end &658
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22329,0
va (VaSet
)
xt "330000,52000,331000,53000"
st "clk"
blo "330000,52800"
tm "WireNameMgr"
)
)
on &347
)
*906 (Wire
uid 22330,0
shape (OrthoPolyLine
uid 22331,0
va (VaSet
vasetType 3
)
xt "329000,54000,335250,54000"
pts [
"329000,54000"
"335250,54000"
]
)
end &669
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22337,0
va (VaSet
)
xt "330000,53000,332100,54000"
st "txfrst"
blo "330000,53800"
tm "WireNameMgr"
)
)
on &309
)
*907 (Wire
uid 22346,0
shape (OrthoPolyLine
uid 22347,0
va (VaSet
vasetType 3
)
xt "394000,52000,400000,52000"
pts [
"400000,52000"
"394000,52000"
]
)
start &301
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 22352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22353,0
va (VaSet
)
xt "395000,51000,397100,52000"
st "txfrst"
blo "395000,51800"
tm "WireNameMgr"
)
)
on &309
)
*908 (Wire
uid 22356,0
shape (OrthoPolyLine
uid 22357,0
va (VaSet
vasetType 3
)
xt "204750,84000,213000,84000"
pts [
"213000,84000"
"204750,84000"
]
)
end &533
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22361,0
va (VaSet
)
xt "206000,83000,208100,84000"
st "txfrst"
blo "206000,83800"
tm "WireNameMgr"
)
)
on &309
)
*909 (Wire
uid 24393,0
shape (OrthoPolyLine
uid 24394,0
va (VaSet
vasetType 3
)
xt "204750,-40000,211000,-40000"
pts [
"211000,-40000"
"204750,-40000"
]
)
end &514
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 24399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24400,0
va (VaSet
)
xt "212000,-41000,214100,-40000"
st "txfrst"
blo "212000,-40200"
tm "WireNameMgr"
)
)
on &309
)
*910 (Wire
uid 26022,0
shape (OrthoPolyLine
uid 26023,0
va (VaSet
vasetType 3
)
xt "226750,86000,238000,86000"
pts [
"238000,86000"
"226750,86000"
]
)
end &330
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26027,0
va (VaSet
)
xt "228000,85000,231300,86000"
st "mode_cu"
blo "228000,85800"
tm "WireNameMgr"
)
)
on &372
)
*911 (Wire
uid 26028,0
shape (OrthoPolyLine
uid 26029,0
va (VaSet
vasetType 3
)
xt "252750,-35000,264000,-35000"
pts [
"252750,-35000"
"264000,-35000"
]
)
start &318
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26035,0
va (VaSet
)
xt "254000,-36000,260300,-35000"
st "txll_dst_rdy_sf"
blo "254000,-35200"
tm "WireNameMgr"
)
)
on &380
)
*912 (Wire
uid 26066,0
shape (OrthoPolyLine
uid 26067,0
va (VaSet
vasetType 3
)
xt "226750,-36000,243250,-36000"
pts [
"243250,-36000"
"226750,-36000"
]
)
start &321
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26073,0
va (VaSet
)
xt "228000,-37000,232600,-36000"
st "txll_eof_sf"
blo "228000,-36200"
tm "WireNameMgr"
)
)
on &389
)
*913 (Wire
uid 26074,0
shape (OrthoPolyLine
uid 26075,0
va (VaSet
vasetType 3
)
xt "226750,-38000,243250,-38000"
pts [
"243250,-38000"
"226750,-38000"
]
)
start &319
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26081,0
va (VaSet
)
xt "228000,-39000,234200,-38000"
st "txll_src_rdy_sf"
blo "228000,-38200"
tm "WireNameMgr"
)
)
on &387
)
*914 (Wire
uid 26082,0
shape (OrthoPolyLine
uid 26083,0
va (VaSet
vasetType 3
)
xt "226750,-37000,243250,-37000"
pts [
"243250,-37000"
"226750,-37000"
]
)
start &320
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26089,0
va (VaSet
)
xt "228000,-38000,232600,-37000"
st "txll_sof_sf"
blo "228000,-37200"
tm "WireNameMgr"
)
)
on &388
)
*915 (Wire
uid 33386,0
shape (OrthoPolyLine
uid 33387,0
va (VaSet
vasetType 3
)
xt "204750,-56000,215000,-56000"
pts [
"204750,-56000"
"215000,-56000"
]
)
start &491
end &350
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33389,0
va (VaSet
font "courier,8,0"
)
xt "206000,-56900,212000,-56000"
st "init_done_o"
blo "206000,-56200"
tm "WireNameMgr"
)
)
on &352
)
*916 (Wire
uid 35726,0
shape (OrthoPolyLine
uid 35727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-27000,172250,-27000"
pts [
"172250,-27000"
"150000,-27000"
]
)
start &517
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35733,0
va (VaSet
)
xt "151000,-28000,157100,-27000"
st "sf_sda_to(1:0)"
blo "151000,-27200"
tm "WireNameMgr"
)
)
on &371
)
*917 (Wire
uid 35824,0
shape (OrthoPolyLine
uid 35825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-29000,172250,-29000"
pts [
"172250,-29000"
"150000,-29000"
]
)
start &516
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35831,0
va (VaSet
)
xt "151000,-30000,156800,-29000"
st "sf_sda_o(1:0)"
blo "151000,-29200"
tm "WireNameMgr"
)
)
on &370
)
*918 (Wire
uid 35846,0
shape (OrthoPolyLine
uid 35847,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-28000,172250,-28000"
pts [
"150000,-28000"
"172250,-28000"
]
)
end &505
sat 16
eat 32
sty 1
sl "(1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35849,0
va (VaSet
)
xt "151000,-29000,156500,-28000"
st "sf_sda_i(1:0)"
blo "151000,-28200"
tm "WireNameMgr"
)
)
on &369
)
*919 (Wire
uid 35931,0
shape (OrthoPolyLine
uid 35932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-28000,148000,-28000"
pts [
"148000,-28000"
"139000,-28000"
]
)
end &354
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 35935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35936,0
va (VaSet
)
xt "140000,-29000,143500,-28000"
st "sf_sda_o"
blo "140000,-28200"
tm "WireNameMgr"
)
)
on &370
)
*920 (Wire
uid 35943,0
shape (OrthoPolyLine
uid 35944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-27000,148000,-27000"
pts [
"148000,-27000"
"139000,-27000"
]
)
end &355
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 35947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35948,0
va (VaSet
)
xt "140000,-28000,143800,-27000"
st "sf_sda_to"
blo "140000,-27200"
tm "WireNameMgr"
)
)
on &371
)
*921 (Wire
uid 36780,0
shape (OrthoPolyLine
uid 36781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "393000,129000,406000,129000"
pts [
"393000,129000"
"406000,129000"
]
)
end &363
ss 0
es 0
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 36784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36785,0
va (VaSet
)
xt "408000,128000,415700,129000"
st "dbg_bus_o : (31:0)"
blo "408000,128800"
tm "WireNameMgr"
)
)
on &362
)
*922 (Wire
uid 37826,0
shape (OrthoPolyLine
uid 37827,0
va (VaSet
vasetType 3
)
xt "161000,-53000,172250,-53000"
pts [
"161000,-53000"
"172250,-53000"
]
)
end &481
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 37830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37831,0
va (VaSet
)
xt "162000,-54000,163000,-53000"
st "rst"
blo "162000,-53200"
tm "WireNameMgr"
)
)
on &124
)
*923 (Wire
uid 41768,0
shape (OrthoPolyLine
uid 41769,0
va (VaSet
vasetType 3
)
xt "161000,-48000,172250,-48000"
pts [
"161000,-48000"
"172250,-48000"
]
)
start &367
end &479
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 41772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41773,0
va (VaSet
)
xt "162000,-49000,166000,-48000"
st "clk_25_50"
blo "162000,-48200"
tm "WireNameMgr"
)
)
on &365
)
*924 (Wire
uid 47402,0
shape (OrthoPolyLine
uid 47403,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162000,-9000,172250,-9000"
pts [
"162000,-9000"
"172250,-9000"
]
)
start &12
end &472
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47409,0
va (VaSet
)
xt "153000,-10000,161600,-9000"
st "machost_data : (63:0)"
blo "153000,-9200"
tm "WireNameMgr"
)
)
on &39
)
*925 (Wire
uid 47410,0
shape (OrthoPolyLine
uid 47411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162000,-10000,172250,-10000"
pts [
"162000,-10000"
"172250,-10000"
]
)
start &12
end &471
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47417,0
va (VaSet
)
xt "153000,-11000,161700,-10000"
st "machost_addr : (10:0)"
blo "153000,-10200"
tm "WireNameMgr"
)
)
on &40
)
*926 (Wire
uid 49496,0
shape (OrthoPolyLine
uid 49497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "252000,-71000,262000,-71000"
pts [
"252000,-71000"
"262000,-71000"
]
)
end &374
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 49502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49503,0
va (VaSet
)
xt "253000,-72000,261100,-71000"
st "sf_syncacq_o : (1:0)"
blo "253000,-71200"
tm "WireNameMgr"
)
)
on &455
)
*927 (Wire
uid 49532,0
shape (OrthoPolyLine
uid 49533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,-71000,274000,-71000"
pts [
"267000,-71000"
"274000,-71000"
]
)
start &374
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49539,0
va (VaSet
)
xt "269000,-72000,271200,-71000"
st "sf_sel"
blo "269000,-71200"
tm "WireNameMgr"
)
)
on &378
)
*928 (Wire
uid 50352,0
shape (OrthoPolyLine
uid 50353,0
va (VaSet
vasetType 3
)
xt "226000,18000,303250,79000"
pts [
"303250,18000"
"233000,18000"
"233000,79000"
"226000,79000"
]
)
start &680
end &189
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 50358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50359,0
va (VaSet
)
xt "227000,78000,233400,79000"
st "rxll_dst_rdy_cu"
blo "227000,78800"
tm "WireNameMgr"
)
)
on &198
)
*929 (Wire
uid 52735,0
shape (OrthoPolyLine
uid 52736,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-29000,217000,-29000"
pts [
"204750,-29000"
"217000,-29000"
]
)
start &508
end &450
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 52741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52742,0
va (VaSet
)
xt "206000,-30000,214100,-29000"
st "sf_syncacq_o : (1:0)"
blo "206000,-29200"
tm "WireNameMgr"
)
)
on &455
)
*930 (Wire
uid 52783,0
shape (OrthoPolyLine
uid 52784,0
va (VaSet
vasetType 3
)
xt "294000,8000,303250,8000"
pts [
"303250,8000"
"294000,8000"
]
)
start &679
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52790,0
va (VaSet
)
xt "295000,7000,301300,8000"
st "rxll_dst_rdy_sf"
blo "295000,7800"
tm "WireNameMgr"
)
)
on &384
)
*931 (Wire
uid 52791,0
shape (OrthoPolyLine
uid 52792,0
va (VaSet
vasetType 3
)
xt "294000,7000,303250,7000"
pts [
"294000,7000"
"303250,7000"
]
)
end &682
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 52797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52798,0
va (VaSet
)
xt "295000,6000,299600,7000"
st "rxll_eof_sf"
blo "295000,6800"
tm "WireNameMgr"
)
)
on &383
)
*932 (Wire
uid 52799,0
shape (OrthoPolyLine
uid 52800,0
va (VaSet
vasetType 3
)
xt "294000,5000,303250,5000"
pts [
"294000,5000"
"303250,5000"
]
)
end &689
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 52805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52806,0
va (VaSet
)
xt "295000,4000,301200,5000"
st "rxll_src_rdy_sf"
blo "295000,4800"
tm "WireNameMgr"
)
)
on &381
)
*933 (Wire
uid 52807,0
shape (OrthoPolyLine
uid 52808,0
va (VaSet
vasetType 3
)
xt "294000,9000,303250,9000"
pts [
"294000,9000"
"303250,9000"
]
)
end &676
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 52813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52814,0
va (VaSet
)
xt "295000,8000,300000,9000"
st "rxll_data_sf"
blo "295000,8800"
tm "WireNameMgr"
)
)
on &385
)
*934 (Wire
uid 52815,0
shape (OrthoPolyLine
uid 52816,0
va (VaSet
vasetType 3
)
xt "294000,6000,303250,6000"
pts [
"294000,6000"
"303250,6000"
]
)
end &686
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 52821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52822,0
va (VaSet
)
xt "295000,5000,299600,6000"
st "rxll_sof_sf"
blo "295000,5800"
tm "WireNameMgr"
)
)
on &382
)
*935 (Wire
uid 52833,0
shape (OrthoPolyLine
uid 52834,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-26000,217000,-26000"
pts [
"204750,-26000"
"217000,-26000"
]
)
start &483
end &451
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 52837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52838,0
va (VaSet
)
xt "206000,-27000,214400,-26000"
st "sf_mac_stat_o : (1:0)"
blo "206000,-26200"
tm "WireNameMgr"
)
)
on &454
)
*936 (Wire
uid 52841,0
shape (OrthoPolyLine
uid 52842,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-27000,217000,-27000"
pts [
"204750,-27000"
"217000,-27000"
]
)
start &484
end &452
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 52845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52846,0
va (VaSet
)
xt "206000,-28000,214900,-27000"
st "sf_stat_word_o : (1:0)"
blo "206000,-27200"
tm "WireNameMgr"
)
)
on &453
)
*937 (Wire
uid 52849,0
shape (OrthoPolyLine
uid 52850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-20000,218000,-20000"
pts [
"204750,-20000"
"218000,-20000"
]
)
start &513
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 52853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52854,0
va (VaSet
)
xt "206000,-21000,217000,-20000"
st "machost_data_out_sf : (1:0)"
blo "206000,-20200"
tm "WireNameMgr"
)
)
on &386
)
*938 (Wire
uid 52919,0
shape (OrthoPolyLine
uid 52920,0
va (VaSet
vasetType 3
)
xt "204750,-45000,218000,-45000"
pts [
"204750,-45000"
"218000,-45000"
]
)
start &497
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 52925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52926,0
va (VaSet
)
xt "206000,-46000,211000,-45000"
st "rxll_data_sf"
blo "206000,-45200"
tm "WireNameMgr"
)
)
on &385
)
*939 (Wire
uid 52927,0
shape (OrthoPolyLine
uid 52928,0
va (VaSet
vasetType 3
)
xt "204750,-49000,218000,-49000"
pts [
"204750,-49000"
"218000,-49000"
]
)
start &494
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 52933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52934,0
va (VaSet
)
xt "206000,-50000,212200,-49000"
st "rxll_src_rdy_sf"
blo "206000,-49200"
tm "WireNameMgr"
)
)
on &381
)
*940 (Wire
uid 52935,0
shape (OrthoPolyLine
uid 52936,0
va (VaSet
vasetType 3
)
xt "204750,-48000,218000,-48000"
pts [
"204750,-48000"
"218000,-48000"
]
)
start &492
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 52941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52942,0
va (VaSet
)
xt "206000,-49000,210600,-48000"
st "rxll_sof_sf"
blo "206000,-48200"
tm "WireNameMgr"
)
)
on &382
)
*941 (Wire
uid 52943,0
shape (OrthoPolyLine
uid 52944,0
va (VaSet
vasetType 3
)
xt "204750,-47000,218000,-47000"
pts [
"204750,-47000"
"218000,-47000"
]
)
start &493
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 52949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52950,0
va (VaSet
)
xt "206000,-48000,210600,-47000"
st "rxll_eof_sf"
blo "206000,-47200"
tm "WireNameMgr"
)
)
on &383
)
*942 (Wire
uid 52951,0
shape (OrthoPolyLine
uid 52952,0
va (VaSet
vasetType 3
)
xt "204750,-46000,218000,-46000"
pts [
"218000,-46000"
"204750,-46000"
]
)
end &495
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52958,0
va (VaSet
)
xt "206000,-47000,212300,-46000"
st "rxll_dst_rdy_sf"
blo "206000,-46200"
tm "WireNameMgr"
)
)
on &384
)
*943 (Wire
uid 53003,0
shape (OrthoPolyLine
uid 53004,0
va (VaSet
vasetType 3
)
xt "204750,-35000,218000,-35000"
pts [
"204750,-35000"
"218000,-35000"
]
)
start &501
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 53009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53010,0
va (VaSet
)
xt "206000,-36000,213800,-35000"
st "txll_dst_rdy_sf_int"
blo "206000,-35200"
tm "WireNameMgr"
)
)
on &390
)
*944 (Wire
uid 53011,0
shape (OrthoPolyLine
uid 53012,0
va (VaSet
vasetType 3
)
xt "204750,-36000,218000,-36000"
pts [
"218000,-36000"
"204750,-36000"
]
)
end &499
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 53017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53018,0
va (VaSet
)
xt "206000,-37000,210600,-36000"
st "txll_eof_sf"
blo "206000,-36200"
tm "WireNameMgr"
)
)
on &389
)
*945 (Wire
uid 53019,0
shape (OrthoPolyLine
uid 53020,0
va (VaSet
vasetType 3
)
xt "204750,-38000,218000,-38000"
pts [
"218000,-38000"
"204750,-38000"
]
)
end &500
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 53025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53026,0
va (VaSet
)
xt "206000,-39000,212200,-38000"
st "txll_src_rdy_sf"
blo "206000,-38200"
tm "WireNameMgr"
)
)
on &387
)
*946 (Wire
uid 53027,0
shape (OrthoPolyLine
uid 53028,0
va (VaSet
vasetType 3
)
xt "204750,-37000,218000,-37000"
pts [
"218000,-37000"
"204750,-37000"
]
)
end &498
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 53033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53034,0
va (VaSet
)
xt "206000,-38000,210600,-37000"
st "txll_sof_sf"
blo "206000,-37200"
tm "WireNameMgr"
)
)
on &388
)
*947 (Wire
uid 53057,0
shape (OrthoPolyLine
uid 53058,0
va (VaSet
vasetType 3
)
xt "204750,-41000,211000,-41000"
pts [
"211000,-41000"
"204750,-41000"
]
)
end &482
ss 0
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 53063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53064,0
va (VaSet
)
xt "212000,-42000,213000,-41000"
st "clk"
blo "212000,-41200"
tm "WireNameMgr"
)
)
on &347
)
*948 (Wire
uid 53067,0
shape (OrthoPolyLine
uid 53068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-23000,218000,-23000"
pts [
"218000,-23000"
"204750,-23000"
]
)
end &511
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 53071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53072,0
va (VaSet
)
xt "206000,-24000,213300,-23000"
st "machost_rd : (1:0)"
blo "206000,-23200"
tm "WireNameMgr"
)
)
on &392
)
*949 (Wire
uid 53075,0
shape (OrthoPolyLine
uid 53076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-22000,218000,-22000"
pts [
"218000,-22000"
"204750,-22000"
]
)
end &512
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 53079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53080,0
va (VaSet
)
xt "206000,-23000,213400,-22000"
st "machost_wr : (1:0)"
blo "206000,-22200"
tm "WireNameMgr"
)
)
on &391
)
*950 (Wire
uid 53085,0
shape (OrthoPolyLine
uid 53086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "226750,-22000,244000,-22000"
pts [
"244000,-22000"
"226750,-22000"
]
)
start &408
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 53091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53092,0
va (VaSet
)
xt "228000,-23000,236200,-22000"
st "machost_wr(i) : (1:0)"
blo "228000,-22200"
tm "WireNameMgr"
)
)
on &391
)
*951 (Wire
uid 53093,0
shape (OrthoPolyLine
uid 53094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "226750,-23000,244000,-23000"
pts [
"244000,-23000"
"226750,-23000"
]
)
start &397
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 53099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53100,0
va (VaSet
)
xt "228000,-24000,236100,-23000"
st "machost_rd(i) : (1:0)"
blo "228000,-23200"
tm "WireNameMgr"
)
)
on &392
)
*952 (Wire
uid 53159,0
shape (OrthoPolyLine
uid 53160,0
va (VaSet
vasetType 3
)
xt "249000,-23000,255000,-23000"
pts [
"255000,-23000"
"249000,-23000"
]
)
end &399
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 53163,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53164,0
va (VaSet
)
xt "253000,-24000,254100,-23000"
st "LO"
blo "253000,-23200"
tm "WireNameMgr"
)
)
on &33
)
*953 (Wire
uid 53165,0
shape (OrthoPolyLine
uid 53166,0
va (VaSet
vasetType 3
)
xt "249000,-22000,255000,-22000"
pts [
"255000,-22000"
"249000,-22000"
]
)
end &410
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 53169,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53170,0
va (VaSet
)
xt "253000,-23000,254100,-22000"
st "LO"
blo "253000,-22200"
tm "WireNameMgr"
)
)
on &33
)
*954 (Wire
uid 53175,0
shape (OrthoPolyLine
uid 53176,0
va (VaSet
vasetType 3
)
xt "252750,-41000,262000,-41000"
pts [
"262000,-41000"
"252750,-41000"
]
)
end &323
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 53181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53182,0
va (VaSet
)
xt "254000,-42000,257200,-41000"
st "mode_sf"
blo "254000,-41200"
tm "WireNameMgr"
)
)
on &379
)
*955 (Wire
uid 53205,0
shape (OrthoPolyLine
uid 53206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-16000,218000,-16000"
pts [
"218000,-16000"
"204750,-16000"
]
)
end &485
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 53209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53210,0
va (VaSet
)
xt "206000,-17000,214100,-16000"
st "ext_pause_clr : (1:0)"
blo "206000,-16200"
tm "WireNameMgr"
)
)
on &418
)
*956 (Wire
uid 53213,0
shape (OrthoPolyLine
uid 53214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-17000,218000,-17000"
pts [
"218000,-17000"
"204750,-17000"
]
)
end &486
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 53217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53218,0
va (VaSet
)
xt "206000,-18000,214400,-17000"
st "ext_pause_req : (1:0)"
blo "206000,-17200"
tm "WireNameMgr"
)
)
on &419
)
*957 (Wire
uid 53231,0
shape (OrthoPolyLine
uid 53232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "226750,-16000,244000,-16000"
pts [
"244000,-16000"
"226750,-16000"
]
)
start &435
ss 0
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 53237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53238,0
va (VaSet
)
xt "228000,-17000,236900,-16000"
st "ext_pause_clr(i) : (1:0)"
blo "228000,-16200"
tm "WireNameMgr"
)
)
on &418
)
*958 (Wire
uid 53239,0
shape (OrthoPolyLine
uid 53240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "226750,-17000,244000,-17000"
pts [
"244000,-17000"
"226750,-17000"
]
)
start &424
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 53245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53246,0
va (VaSet
)
xt "228000,-18000,237200,-17000"
st "ext_pause_req(i) : (1:0)"
blo "228000,-17200"
tm "WireNameMgr"
)
)
on &419
)
*959 (Wire
uid 53303,0
shape (OrthoPolyLine
uid 53304,0
va (VaSet
vasetType 3
)
xt "249000,-16000,255000,-16000"
pts [
"255000,-16000"
"249000,-16000"
]
)
end &437
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 53309,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53310,0
va (VaSet
)
xt "253000,-17000,254100,-16000"
st "LO"
blo "253000,-16200"
tm "WireNameMgr"
)
)
on &33
)
*960 (Wire
uid 53311,0
shape (OrthoPolyLine
uid 53312,0
va (VaSet
vasetType 3
)
xt "249000,-17000,255000,-17000"
pts [
"255000,-17000"
"249000,-17000"
]
)
end &426
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 53317,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 53318,0
va (VaSet
)
xt "253000,-18000,254100,-17000"
st "LO"
blo "253000,-17200"
tm "WireNameMgr"
)
)
on &33
)
*961 (Wire
uid 53323,0
shape (OrthoPolyLine
uid 53324,0
va (VaSet
vasetType 3
)
xt "267000,-69000,274000,-69000"
pts [
"267000,-69000"
"274000,-69000"
]
)
start &374
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 53329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53330,0
va (VaSet
)
xt "269000,-70000,272200,-69000"
st "mode_sf"
blo "269000,-69200"
tm "WireNameMgr"
)
)
on &379
)
*962 (Wire
uid 53343,0
shape (OrthoPolyLine
uid 53344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-24000,172250,-24000"
pts [
"150000,-24000"
"172250,-24000"
]
)
end &515
sat 16
eat 32
sty 1
sl "(1 DOWNTO 0)"
st 0
sf 1
tg (WTG
uid 53347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53348,0
va (VaSet
)
xt "151000,-25000,160100,-24000"
st "sf_absent_i(1:0) : (3:0)"
blo "151000,-24200"
tm "WireNameMgr"
)
)
on &447
)
*963 (Wire
uid 53351,0
shape (OrthoPolyLine
uid 53352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-20000,172250,-20000"
pts [
"172250,-20000"
"150000,-20000"
]
)
start &506
sat 32
eat 16
sty 1
sl "(1 DOWNTO 0)"
st 0
sf 1
tg (WTG
uid 53355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53356,0
va (VaSet
)
xt "151000,-21000,160300,-20000"
st "sf_ratesel_o(1:0) : (3:0)"
blo "151000,-20200"
tm "WireNameMgr"
)
)
on &442
)
*964 (Wire
uid 53359,0
shape (OrthoPolyLine
uid 53360,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-23000,172250,-23000"
pts [
"150000,-23000"
"172250,-23000"
]
)
end &510
sat 16
eat 32
sty 1
sl "(1 DOWNTO 0)"
st 0
sf 1
tg (WTG
uid 53363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53364,0
va (VaSet
)
xt "151000,-24000,160000,-23000"
st "sf_txfault_i(1:0) : (3:0)"
blo "151000,-23200"
tm "WireNameMgr"
)
)
on &448
)
*965 (Wire
uid 53367,0
shape (OrthoPolyLine
uid 53368,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,-22000,172250,-22000"
pts [
"150000,-22000"
"172250,-22000"
]
)
end &509
sat 16
eat 32
sty 1
sl "(1 DOWNTO 0)"
st 0
sf 1
tg (WTG
uid 53371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53372,0
va (VaSet
)
xt "151000,-23000,159200,-22000"
st "sfp_los_i(1:0) : (3:0)"
blo "151000,-22200"
tm "WireNameMgr"
)
)
on &449
)
*966 (Wire
uid 53387,0
shape (OrthoPolyLine
uid 53388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-20000,148000,-20000"
pts [
"148000,-20000"
"139000,-20000"
]
)
end &443
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 53393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53394,0
va (VaSet
)
xt "140000,-21000,147500,-20000"
st "sf_ratesel_o : (3:0)"
blo "140000,-20200"
tm "WireNameMgr"
)
)
on &442
)
*967 (Wire
uid 53395,0
shape (OrthoPolyLine
uid 53396,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-22000,148000,-22000"
pts [
"139000,-22000"
"148000,-22000"
]
)
start &444
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 53401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53402,0
va (VaSet
)
xt "140000,-23000,146400,-22000"
st "sfp_los_i : (3:0)"
blo "140000,-22200"
tm "WireNameMgr"
)
)
on &449
)
*968 (Wire
uid 53403,0
shape (OrthoPolyLine
uid 53404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-23000,148000,-23000"
pts [
"139000,-23000"
"148000,-23000"
]
)
start &445
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 53409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53410,0
va (VaSet
)
xt "140000,-24000,147200,-23000"
st "sf_txfault_i : (3:0)"
blo "140000,-23200"
tm "WireNameMgr"
)
)
on &448
)
*969 (Wire
uid 53411,0
shape (OrthoPolyLine
uid 53412,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139000,-24000,148000,-24000"
pts [
"139000,-24000"
"148000,-24000"
]
)
start &446
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 53417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53418,0
va (VaSet
)
xt "140000,-25000,147300,-24000"
st "sf_absent_i : (3:0)"
blo "140000,-24200"
tm "WireNameMgr"
)
)
on &447
)
*970 (Wire
uid 53742,0
shape (OrthoPolyLine
uid 53743,0
va (VaSet
vasetType 3
)
xt "267000,-67000,274000,-67000"
pts [
"267000,-67000"
"274000,-67000"
]
)
start &374
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 53748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53749,0
va (VaSet
)
xt "269000,-68000,272300,-67000"
st "mode_cu"
blo "269000,-67200"
tm "WireNameMgr"
)
)
on &372
)
*971 (Wire
uid 53750,0
shape (OrthoPolyLine
uid 53751,0
va (VaSet
vasetType 3
)
xt "267000,-68000,274000,-68000"
pts [
"267000,-68000"
"274000,-68000"
]
)
start &374
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 53756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 53757,0
va (VaSet
)
xt "269000,-69000,272800,-68000"
st "mode_usb"
blo "269000,-68200"
tm "WireNameMgr"
)
)
on &373
)
*972 (Wire
uid 54283,0
shape (OrthoPolyLine
uid 54284,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-3000,217000,-3000"
pts [
"204750,-3000"
"217000,-3000"
]
)
start &518
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 54287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54288,0
va (VaSet
)
xt "206000,-4000,212600,-3000"
st "sf_tx_ack : (1:0)"
blo "206000,-3200"
tm "WireNameMgr"
)
)
on &456
)
*973 (Wire
uid 54291,0
shape (OrthoPolyLine
uid 54292,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204750,-2000,217000,-2000"
pts [
"204750,-2000"
"217000,-2000"
]
)
start &519
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 54295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54296,0
va (VaSet
)
xt "206000,-3000,215400,-2000"
st "sf_rx_goodframe : (1:0)"
blo "206000,-2200"
tm "WireNameMgr"
)
)
on &462
)
*974 (Wire
uid 54327,0
shape (OrthoPolyLine
uid 54328,0
va (VaSet
vasetType 3
)
xt "267000,-64000,276000,-64000"
pts [
"267000,-64000"
"276000,-64000"
]
)
start &374
end &458
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54334,0
va (VaSet
)
xt "269000,-65000,272200,-64000"
st "rx_ok_o"
blo "269000,-64200"
tm "WireNameMgr"
)
)
on &457
)
*975 (Wire
uid 54347,0
shape (OrthoPolyLine
uid 54348,0
va (VaSet
vasetType 3
)
xt "267000,-63000,276000,-63000"
pts [
"267000,-63000"
"276000,-63000"
]
)
start &374
end &459
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54354,0
va (VaSet
)
xt "269000,-64000,272200,-63000"
st "tx_ok_o"
blo "269000,-63200"
tm "WireNameMgr"
)
)
on &460
)
*976 (Wire
uid 54858,0
shape (OrthoPolyLine
uid 54859,0
va (VaSet
vasetType 3
)
xt "204750,99000,213000,99000"
pts [
"204750,99000"
"213000,99000"
]
)
start &585
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 54862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54863,0
va (VaSet
)
xt "206000,98000,213100,99000"
st "cu_rx_goodframe"
blo "206000,98800"
tm "WireNameMgr"
)
)
on &463
)
*977 (Wire
uid 54868,0
shape (OrthoPolyLine
uid 54869,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "253000,-63000,262000,-63000"
pts [
"262000,-63000"
"253000,-63000"
]
)
start &374
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54875,0
va (VaSet
)
xt "264000,-64000,267200,-63000"
st "tx_ok_q"
blo "264000,-63200"
tm "WireNameMgr"
)
)
on &465
)
*978 (Wire
uid 54876,0
shape (OrthoPolyLine
uid 54877,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "253000,-64000,262000,-64000"
pts [
"262000,-64000"
"253000,-64000"
]
)
start &374
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54883,0
va (VaSet
)
xt "264000,-65000,267200,-64000"
st "rx_ok_q"
blo "264000,-64200"
tm "WireNameMgr"
)
)
on &464
)
*979 (Wire
uid 54888,0
shape (OrthoPolyLine
uid 54889,0
va (VaSet
vasetType 3
)
xt "253000,-66000,262000,-66000"
pts [
"262000,-66000"
"253000,-66000"
]
)
start &374
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54895,0
va (VaSet
)
xt "264000,-67000,266200,-66000"
st "rx_ok"
blo "264000,-66200"
tm "WireNameMgr"
)
)
on &466
)
*980 (Wire
uid 54896,0
shape (OrthoPolyLine
uid 54897,0
va (VaSet
vasetType 3
)
xt "253000,-65000,262000,-65000"
pts [
"262000,-65000"
"253000,-65000"
]
)
start &374
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54903,0
va (VaSet
)
xt "264000,-66000,266200,-65000"
st "tx_ok"
blo "264000,-65200"
tm "WireNameMgr"
)
)
on &467
)
*981 (Wire
uid 59320,0
shape (OrthoPolyLine
uid 59321,0
va (VaSet
vasetType 3
)
xt "125000,-71000,130000,-71000"
pts [
"125000,-71000"
"130000,-71000"
]
)
start &611
end &612
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 59326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 59327,0
va (VaSet
)
xt "126000,-72000,128200,-71000"
st "rst_in"
blo "126000,-71200"
tm "WireNameMgr"
)
)
on &610
)
*982 (Wire
uid 59389,0
shape (OrthoPolyLine
uid 59390,0
va (VaSet
vasetType 3
)
xt "125000,-72000,130000,-72000"
pts [
"125000,-72000"
"130000,-72000"
]
)
start &616
end &612
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 59395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 59396,0
va (VaSet
)
xt "126000,-73000,127000,-72000"
st "clk"
blo "126000,-72200"
tm "WireNameMgr"
)
)
on &347
)
*983 (Wire
uid 59407,0
shape (OrthoPolyLine
uid 59408,0
va (VaSet
vasetType 3
)
xt "134000,-71000,139000,-71000"
pts [
"134000,-71000"
"139000,-71000"
]
)
start &612
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 59413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 59414,0
va (VaSet
)
xt "135000,-72000,136000,-71000"
st "rst"
blo "135000,-71200"
tm "WireNameMgr"
)
)
on &124
)
*984 (Wire
uid 61301,0
shape (OrthoPolyLine
uid 61302,0
va (VaSet
vasetType 3
)
xt "402750,56000,410000,56000"
pts [
"410000,56000"
"402750,56000"
]
)
start &627
end &729
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 61307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61308,0
va (VaSet
)
xt "407000,55000,409800,56000"
st "tx_lls_i"
blo "407000,55800"
tm "WireNameMgr"
)
)
on &626
)
*985 (Wire
uid 61442,0
shape (OrthoPolyLine
uid 61443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "408750,15000,417000,15000"
pts [
"408750,15000"
"417000,15000"
]
)
start &716
end &647
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61447,0
va (VaSet
)
xt "411000,14000,414100,15000"
st "rx_lls_o"
blo "411000,14800"
tm "WireNameMgr"
)
)
on &648
)
*986 (Wire
uid 63406,0
shape (OrthoPolyLine
uid 63407,0
va (VaSet
vasetType 3
)
xt "337750,126000,341000,126000"
pts [
"337750,126000"
"341000,126000"
]
)
start &632
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 63410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63411,0
va (VaSet
)
xt "339000,125000,340100,126000"
st "LO"
blo "339000,125800"
tm "WireNameMgr"
)
)
on &33
)
*987 (Wire
uid 64401,0
shape (OrthoPolyLine
uid 64402,0
va (VaSet
vasetType 3
)
xt "404000,22000,417000,22000"
pts [
"417000,22000"
"404000,22000"
]
)
start &650
end &637
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64408,0
va (VaSet
)
xt "411000,21000,413900,22000"
st "rx_lld_i"
blo "411000,21800"
tm "WireNameMgr"
)
)
on &649
)
*988 (Wire
uid 68224,0
shape (OrthoPolyLine
uid 68225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "321000,61000,335250,61000"
pts [
"335250,61000"
"321000,61000"
]
)
start &662
end &652
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 68230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68231,0
va (VaSet
)
xt "323000,60000,331900,61000"
st "txll_data_net0 : (15:0)"
blo "323000,60800"
tm "WireNameMgr"
)
)
on &656
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *989 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*990 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*991 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "0,900,12100,11900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_core_globals.all;
use hsio.pkg_hsio_globals.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*992 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*993 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*994 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*995 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*996 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*997 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*998 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,3,1428,789"
viewArea "303600,-20700,402738,27680"
cachedDiagramExtent "0,-86000,1639250,169800"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "69000,-102000"
lastUid 71292,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*999 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*1000 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*1001 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1002 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*1003 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*1004 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1005 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1006 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1007 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1008 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*1009 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*1010 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1011 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*1012 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1013 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1014 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*1015 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1016 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1017 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1018 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1019 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 564,0
usingSuid 1
emptyRow *1020 (LEmptyRow
)
uid 54,0
optionalChildren [
*1021 (RefLabelRowHdr
)
*1022 (TitleRowHdr
)
*1023 (FilterRowHdr
)
*1024 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1025 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1026 (GroupColHdr
tm "GroupColHdrMgr"
)
*1027 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1028 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1029 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1030 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1031 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1032 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1033 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 22
suid 1,0
)
)
uid 1984,0
)
*1034 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 3,0
)
)
uid 1988,0
)
*1035 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 53
suid 7,0
)
)
uid 1996,0
)
*1036 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 71
suid 8,0
)
)
uid 1998,0
)
*1037 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 30
suid 11,0
)
)
uid 2004,0
)
*1038 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 54
suid 15,0
)
)
uid 2012,0
)
*1039 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "quanta_timer_tick"
t "std_logic"
o 103
suid 16,0
)
)
uid 2014,0
)
*1040 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 21
suid 19,0
)
)
uid 2020,0
)
*1041 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 52
suid 24,0
)
)
uid 2030,0
)
*1042 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_data"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 86
suid 31,0
)
)
uid 2044,0
)
*1043 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_addr"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 85
suid 43,0
)
)
uid 2068,0
)
*1044 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sparein1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 137
suid 44,0
)
)
uid 2070,0
)
*1045 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 31
suid 47,0
)
)
uid 2076,0
)
*1046 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 59
suid 52,0
)
)
uid 2086,0
)
*1047 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 60
suid 54,0
)
)
uid 2090,0
)
*1048 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 61
suid 58,0
)
)
uid 2098,0
)
*1049 (LeafLogPort
port (LogicalPort
decl (Decl
n "refclk1"
t "std_logic"
o 16
suid 63,0
)
)
uid 2108,0
)
*1050 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sparein0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 136
suid 74,0
)
)
uid 2130,0
)
*1051 (LeafLogPort
port (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 12
suid 87,0
)
)
uid 2739,0
)
*1052 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 33
suid 91,0
)
)
uid 3968,0
)
*1053 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 10
suid 92,0
)
)
uid 3970,0
)
*1054 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 8
suid 93,0
)
)
uid 3972,0
)
*1055 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 9
suid 94,0
)
)
uid 3974,0
)
*1056 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 7
suid 95,0
)
)
uid 3976,0
)
*1057 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 5
suid 96,0
)
)
uid 3978,0
)
*1058 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 6
suid 97,0
)
)
uid 3980,0
)
*1059 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 65
suid 112,0
)
)
uid 4010,0
)
*1060 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 67
suid 113,0
)
)
uid 4012,0
)
*1061 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 66
suid 114,0
)
)
uid 4014,0
)
*1062 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 64
suid 116,0
)
)
uid 4018,0
)
*1063 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 68
suid 117,0
)
)
uid 4020,0
)
*1064 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 70
suid 118,0
)
)
uid 4022,0
)
*1065 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 69
suid 119,0
)
)
uid 4024,0
)
*1066 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
o 62
suid 120,0
)
)
uid 4026,0
)
*1067 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 63
suid 121,0
)
)
uid 4028,0
)
*1068 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 36
suid 122,0
)
)
uid 4030,0
)
*1069 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 34
suid 123,0
)
)
uid 4032,0
)
*1070 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 35
suid 124,0
)
)
uid 4034,0
)
*1071 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 84
suid 125,0
)
)
uid 4036,0
)
*1072 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 41
suid 126,0
)
)
uid 4038,0
)
*1073 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 38
suid 135,0
)
)
uid 4056,0
)
*1074 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 42
suid 136,0
)
)
uid 4058,0
)
*1075 (LeafLogPort
port (LogicalPort
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 137,0
)
)
uid 4060,0
)
*1076 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 104
suid 139,0
)
)
uid 4064,0
)
*1077 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_tx_ack"
t "std_logic"
o 77
suid 140,0
)
)
uid 4066,0
)
*1078 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_tx_collision"
t "std_logic"
o 78
suid 141,0
)
)
uid 4068,0
)
*1079 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_tx_retransmit"
t "std_logic"
o 80
suid 142,0
)
)
uid 4070,0
)
*1080 (LeafLogPort
port (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 15
suid 144,0
)
)
uid 4074,0
)
*1081 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_rx_overflow"
t "std_logic"
o 75
suid 145,0
)
)
uid 4076,0
)
*1082 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_tx_overflow"
t "std_logic"
o 79
suid 147,0
)
)
uid 4080,0
)
*1083 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_opcode"
t "std_logic_vector"
b "(1 downto 0)"
o 133
suid 185,0
)
)
uid 5141,0
)
*1084 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_addr"
t "std_logic_vector"
b "(9 downto 0)"
o 131
suid 186,0
)
)
uid 5143,0
)
*1085 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_wrdata"
t "std_logic_vector"
b "(31 downto 0)"
o 135
suid 187,0
)
)
uid 5145,0
)
*1086 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_req"
t "std_logic"
o 134
suid 188,0
)
)
uid 5147,0
)
*1087 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sm_host_miimsel"
t "std_logic"
o 132
suid 189,0
)
)
uid 5149,0
)
*1088 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_usb"
t "std_logic"
o 140
suid 219,0
)
)
uid 6444,0
)
*1089 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 26
suid 222,0
)
)
uid 6450,0
)
*1090 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_sof_net"
t "std_logic"
o 158
suid 226,0
)
)
uid 6456,0
)
*1091 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_eof_net"
t "std_logic"
o 155
suid 227,0
)
)
uid 6458,0
)
*1092 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_src_rdy_net"
t "std_logic"
o 161
suid 228,0
)
)
uid 6460,0
)
*1093 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_data_net"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 147
suid 230,0
)
)
uid 6498,0
)
*1094 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 18
suid 248,0
)
)
uid 6620,0
)
*1095 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_data_cu"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- address swap receiver connections - EMAC0"
preAdd 0
o 114
suid 258,0
)
)
uid 6638,0
)
*1096 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_sof_cu_n"
t "std_logic"
o 123
suid 267,0
)
)
uid 6774,0
)
*1097 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_eof_cu_n"
t "std_logic"
o 120
suid 268,0
)
)
uid 6776,0
)
*1098 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_src_rdy_cu_n"
t "std_logic"
o 126
suid 269,0
)
)
uid 6778,0
)
*1099 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_dst_rdy_cu_n"
t "std_logic"
o 117
suid 270,0
)
)
uid 6780,0
)
*1100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_cu_n"
t "std_logic"
o 150
suid 271,0
)
)
uid 6782,0
)
*1101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_eof_cu_n"
t "std_logic"
o 154
suid 276,0
)
)
uid 6786,0
)
*1102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_sof_cu_n"
t "std_logic"
o 157
suid 277,0
)
)
uid 6788,0
)
*1103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_src_rdy_cu_n"
t "std_logic"
o 160
suid 278,0
)
)
uid 6790,0
)
*1104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_dst_rdy_cu"
t "std_logic"
o 116
suid 291,0
)
)
uid 7110,0
)
*1105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_src_rdy_cu"
t "std_logic"
o 125
suid 292,0
)
)
uid 7112,0
)
*1106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_eof_cu"
t "std_logic"
o 119
suid 293,0
)
)
uid 7114,0
)
*1107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_sof_cu"
t "std_logic"
o 122
suid 294,0
)
)
uid 7116,0
)
*1108 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_rxll_fifo_status"
t "std_logic_vector"
b "(3 downto 0)"
o 76
suid 301,0
)
)
uid 7718,0
)
*1109 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_rx_framedrop"
t "std_logic"
o 73
suid 304,0
)
)
uid 7724,0
)
*1110 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_txll_fifo_status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 81
suid 308,0
)
)
uid 7748,0
)
*1111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 163
suid 315,0
)
)
uid 11910,0
)
*1112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_sof"
t "std_logic"
preAdd 0
posAdd 0
o 171
suid 316,0
)
)
uid 11912,0
)
*1113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_eof"
t "std_logic"
preAdd 0
posAdd 0
o 170
suid 317,0
)
)
uid 11914,0
)
*1114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 168
suid 318,0
)
)
uid 11916,0
)
*1115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wrl_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 172
suid 319,0
)
)
uid 11918,0
)
*1116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_wr_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 169
suid 320,0
)
)
uid 11920,0
)
*1117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_eof"
t "std_logic"
preAdd 0
posAdd 0
o 165
suid 321,0
)
)
uid 11922,0
)
*1118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_sof"
t "std_logic"
o 166
suid 322,0
)
)
uid 11924,0
)
*1119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_dst_ready"
t "std_logic"
preAdd 0
posAdd 0
o 164
suid 324,0
)
)
uid 11926,0
)
*1120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "usb_rd_src_ready"
t "std_logic"
preAdd 0
posAdd 0
o 167
suid 325,0
)
)
uid 11928,0
)
*1121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_net"
t "std_logic"
o 151
suid 330,0
)
)
uid 14602,0
)
*1122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_net"
t "std_logic"
o 139
suid 340,0
)
)
uid 15038,0
)
*1123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_sof"
t "std_logic"
o 99
suid 354,0
)
)
uid 16958,0
)
*1124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_eof"
t "std_logic"
o 97
suid 355,0
)
)
uid 16960,0
)
*1125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_src_rdy"
t "std_logic"
o 101
suid 356,0
)
)
uid 16962,0
)
*1126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_dst_rdy"
t "std_logic"
o 95
suid 357,0
)
)
uid 16964,0
)
*1127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 93
suid 358,0
)
)
uid 16966,0
)
*1128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_cu"
t "std_logic"
o 149
suid 364,0
)
)
uid 17182,0
)
*1129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_sofb"
t "std_logic"
o 100
suid 365,0
)
)
uid 17382,0
)
*1130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_eofb"
t "std_logic"
o 98
suid 366,0
)
)
uid 17384,0
)
*1131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_src_rdyb"
t "std_logic"
o 102
suid 367,0
)
)
uid 17386,0
)
*1132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_dst_rdyb"
t "std_logic"
o 96
suid 368,0
)
)
uid 17388,0
)
*1133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_datab"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 94
suid 369,0
)
)
uid 17390,0
)
*1134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
o 111
suid 371,0
)
)
uid 17402,0
)
*1135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxfrst"
t "std_logic"
o 113
suid 377,0
)
)
uid 22248,0
)
*1136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txfrst"
t "std_logic"
o 146
suid 378,0
)
)
uid 22320,0
)
*1137 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 55
suid 384,0
)
)
uid 24820,0
)
*1138 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 395,0
)
)
uid 26201,0
)
*1139 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 401,0
)
)
uid 32034,0
)
*1140 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 404,0
)
)
uid 32453,0
)
*1141 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 405,0
)
)
uid 32455,0
)
*1142 (LeafLogPort
port (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
o 11
suid 413,0
)
)
uid 33440,0
)
*1143 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 416,0
)
)
uid 33464,0
)
*1144 (LeafLogPort
port (LogicalPort
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 14
suid 427,0
)
)
uid 36011,0
)
*1145 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 428,0
)
)
uid 36013,0
)
*1146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 429,0
)
)
uid 36015,0
)
*1147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 32
suid 431,0
)
)
uid 36742,0
)
*1148 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_idelay"
t "std_logic"
o 4
suid 434,0
)
)
uid 41293,0
)
*1149 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 437,0
)
)
uid 41840,0
)
*1150 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 47
suid 449,0
)
)
uid 45903,0
)
*1151 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 23
suid 450,0
)
)
uid 45905,0
)
*1152 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 48
suid 451,0
)
)
uid 45907,0
)
*1153 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 49
suid 452,0
)
)
uid 45909,0
)
*1154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mode_cu"
t "std_logic"
o 90
suid 454,0
)
)
uid 47362,0
)
*1155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mode_usb"
t "std_logic"
o 92
suid 455,0
)
)
uid 47364,0
)
*1156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 129
suid 461,0
)
)
uid 49540,0
)
*1157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mode_sf"
t "std_logic"
o 91
suid 482,0
)
)
uid 52729,0
)
*1158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_sf"
t "std_logic"
o 152
suid 483,0
)
)
uid 52731,0
)
*1159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_src_rdy_sf"
t "std_logic"
o 127
suid 485,0
)
)
uid 52773,0
)
*1160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_sof_sf"
t "std_logic"
o 124
suid 486,0
)
)
uid 52775,0
)
*1161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_eof_sf"
t "std_logic"
o 121
suid 487,0
)
)
uid 52777,0
)
*1162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_dst_rdy_sf"
t "std_logic"
o 118
suid 488,0
)
)
uid 52779,0
)
*1163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxll_data_sf"
t "slv16"
preAdd 0
o 115
suid 489,0
)
)
uid 52781,0
)
*1164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_data_out_sf"
t "slv64_array"
b "(1 DOWNTO 0)"
o 87
suid 495,0
)
)
uid 52917,0
)
*1165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_src_rdy_sf"
t "std_logic"
o 162
suid 496,0
)
)
uid 52995,0
)
*1166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_sof_sf"
t "std_logic"
o 159
suid 497,0
)
)
uid 52997,0
)
*1167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_eof_sf"
t "std_logic"
o 156
suid 498,0
)
)
uid 52999,0
)
*1168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_sf_int"
t "std_logic"
o 153
suid 499,0
)
)
uid 53001,0
)
*1169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_wr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 89
suid 503,0
)
)
uid 53171,0
)
*1170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_rd"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 88
suid 504,0
)
)
uid 53173,0
)
*1171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ext_pause_clr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 82
suid 506,0
)
)
uid 53319,0
)
*1172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ext_pause_req"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 83
suid 507,0
)
)
uid 53321,0
)
*1173 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 46
suid 509,0
)
)
uid 53379,0
)
*1174 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 515,0
)
)
uid 53666,0
)
*1175 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 516,0
)
)
uid 53668,0
)
*1176 (LeafLogPort
port (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 517,0
)
)
uid 53670,0
)
*1177 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_stat_word_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 50
suid 519,0
)
)
uid 54267,0
)
*1178 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_mac_stat_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 45
suid 520,0
)
)
uid 54269,0
)
*1179 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 51
suid 521,0
)
)
uid 54271,0
)
*1180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_tx_ack"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 130
suid 527,0
)
)
uid 54323,0
)
*1181 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_ok_o"
t "std_logic"
o 44
suid 528,0
)
)
uid 54355,0
)
*1182 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ok_o"
t "std_logic"
o 58
suid 529,0
)
)
uid 54359,0
)
*1183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_rx_dvld"
t "std_logic"
o 72
suid 530,0
)
)
uid 54363,0
)
*1184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_rx_goodframe"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 128
suid 531,0
)
)
uid 54850,0
)
*1185 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cu_rx_goodframe"
t "std_logic"
o 74
suid 533,0
)
)
uid 54866,0
)
*1186 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ok_q"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 109
suid 534,0
)
)
uid 54908,0
)
*1187 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ok_q"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 143
suid 535,0
)
)
uid 54910,0
)
*1188 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ok"
t "std_logic"
o 108
suid 536,0
)
)
uid 54912,0
)
*1189 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ok"
t "std_logic"
o 142
suid 537,0
)
)
uid 54914,0
)
*1190 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 17
suid 539,0
)
)
uid 59415,0
)
*1191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 145
suid 542,0
)
)
uid 61340,0
)
*1192 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof"
t "std_logic"
o 144
suid 543,0
)
)
uid 61342,0
)
*1193 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof"
t "std_logic"
o 141
suid 544,0
)
)
uid 61344,0
)
*1194 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 138
suid 545,0
)
)
uid 61346,0
)
*1195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 112
suid 549,0
)
)
uid 61476,0
)
*1196 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof"
t "std_logic"
o 110
suid 550,0
)
)
uid 61478,0
)
*1197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof"
t "std_logic"
o 107
suid 551,0
)
)
uid 61480,0
)
*1198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 106
suid 552,0
)
)
uid 61482,0
)
*1199 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 105
suid 553,0
)
)
uid 61484,0
)
*1200 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 27
suid 554,0
)
)
uid 62457,0
)
*1201 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_lld_o"
t "std_logic"
o 57
suid 555,0
)
)
uid 62459,0
)
*1202 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 43
suid 557,0
)
)
uid 64417,0
)
*1203 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_lld_i"
t "std_logic"
o 19
suid 558,0
)
)
uid 64419,0
)
*1204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_data_net0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 148
suid 564,0
)
)
uid 68236,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*1205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1206 (MRCItem
litem &1020
pos 172
dimension 20
)
uid 69,0
optionalChildren [
*1207 (MRCItem
litem &1021
pos 0
dimension 20
uid 70,0
)
*1208 (MRCItem
litem &1022
pos 1
dimension 23
uid 71,0
)
*1209 (MRCItem
litem &1023
pos 2
hidden 1
dimension 20
uid 72,0
)
*1210 (MRCItem
litem &1033
pos 16
dimension 20
uid 1985,0
)
*1211 (MRCItem
litem &1034
pos 1
dimension 20
uid 1989,0
)
*1212 (MRCItem
litem &1035
pos 18
dimension 20
uid 1997,0
)
*1213 (MRCItem
litem &1036
pos 72
dimension 20
uid 1999,0
)
*1214 (MRCItem
litem &1037
pos 40
dimension 20
uid 2005,0
)
*1215 (MRCItem
litem &1038
pos 19
dimension 20
uid 2013,0
)
*1216 (MRCItem
litem &1039
pos 85
dimension 20
uid 2015,0
)
*1217 (MRCItem
litem &1040
pos 15
dimension 20
uid 2021,0
)
*1218 (MRCItem
litem &1041
pos 17
dimension 20
uid 2031,0
)
*1219 (MRCItem
litem &1042
pos 74
dimension 20
uid 2045,0
)
*1220 (MRCItem
litem &1043
pos 73
dimension 20
uid 2069,0
)
*1221 (MRCItem
litem &1044
pos 106
dimension 20
uid 2071,0
)
*1222 (MRCItem
litem &1045
pos 41
dimension 20
uid 2077,0
)
*1223 (MRCItem
litem &1046
pos 38
dimension 20
uid 2087,0
)
*1224 (MRCItem
litem &1047
pos 42
dimension 20
uid 2091,0
)
*1225 (MRCItem
litem &1048
pos 37
dimension 20
uid 2099,0
)
*1226 (MRCItem
litem &1049
pos 31
dimension 20
uid 2109,0
)
*1227 (MRCItem
litem &1050
pos 105
dimension 20
uid 2131,0
)
*1228 (MRCItem
litem &1051
pos 22
dimension 20
uid 2740,0
)
*1229 (MRCItem
litem &1052
pos 7
dimension 20
uid 3969,0
)
*1230 (MRCItem
litem &1053
pos 11
dimension 20
uid 3971,0
)
*1231 (MRCItem
litem &1054
pos 9
dimension 20
uid 3973,0
)
*1232 (MRCItem
litem &1055
pos 10
dimension 20
uid 3975,0
)
*1233 (MRCItem
litem &1056
pos 8
dimension 20
uid 3977,0
)
*1234 (MRCItem
litem &1057
pos 5
dimension 20
uid 3979,0
)
*1235 (MRCItem
litem &1058
pos 6
dimension 20
uid 3981,0
)
*1236 (MRCItem
litem &1059
pos 65
dimension 20
uid 4011,0
)
*1237 (MRCItem
litem &1060
pos 67
dimension 20
uid 4013,0
)
*1238 (MRCItem
litem &1061
pos 66
dimension 20
uid 4015,0
)
*1239 (MRCItem
litem &1062
pos 64
dimension 20
uid 4019,0
)
*1240 (MRCItem
litem &1063
pos 68
dimension 20
uid 4021,0
)
*1241 (MRCItem
litem &1064
pos 70
dimension 20
uid 4023,0
)
*1242 (MRCItem
litem &1065
pos 69
dimension 20
uid 4025,0
)
*1243 (MRCItem
litem &1066
pos 62
dimension 20
uid 4027,0
)
*1244 (MRCItem
litem &1067
pos 63
dimension 20
uid 4029,0
)
*1245 (MRCItem
litem &1068
pos 14
dimension 20
uid 4031,0
)
*1246 (MRCItem
litem &1069
pos 12
dimension 20
uid 4033,0
)
*1247 (MRCItem
litem &1070
pos 13
dimension 20
uid 4035,0
)
*1248 (MRCItem
litem &1071
pos 71
dimension 20
uid 4037,0
)
*1249 (MRCItem
litem &1072
pos 28
dimension 20
uid 4039,0
)
*1250 (MRCItem
litem &1073
pos 23
dimension 20
uid 4057,0
)
*1251 (MRCItem
litem &1074
pos 29
dimension 20
uid 4059,0
)
*1252 (MRCItem
litem &1075
pos 24
dimension 20
uid 4061,0
)
*1253 (MRCItem
litem &1076
pos 61
dimension 20
uid 4065,0
)
*1254 (MRCItem
litem &1077
pos 107
dimension 20
uid 4067,0
)
*1255 (MRCItem
litem &1078
pos 108
dimension 20
uid 4069,0
)
*1256 (MRCItem
litem &1079
pos 112
dimension 20
uid 4071,0
)
*1257 (MRCItem
litem &1080
pos 30
dimension 20
uid 4075,0
)
*1258 (MRCItem
litem &1081
pos 87
dimension 20
uid 4077,0
)
*1259 (MRCItem
litem &1082
pos 111
dimension 20
uid 4081,0
)
*1260 (MRCItem
litem &1083
pos 102
dimension 20
uid 5142,0
)
*1261 (MRCItem
litem &1084
pos 100
dimension 20
uid 5144,0
)
*1262 (MRCItem
litem &1085
pos 104
dimension 20
uid 5146,0
)
*1263 (MRCItem
litem &1086
pos 103
dimension 20
uid 5148,0
)
*1264 (MRCItem
litem &1087
pos 101
dimension 20
uid 5150,0
)
*1265 (MRCItem
litem &1088
pos 110
dimension 20
uid 6445,0
)
*1266 (MRCItem
litem &1089
pos 35
dimension 20
uid 6451,0
)
*1267 (MRCItem
litem &1090
pos 122
dimension 20
uid 6457,0
)
*1268 (MRCItem
litem &1091
pos 119
dimension 20
uid 6459,0
)
*1269 (MRCItem
litem &1092
pos 124
dimension 20
uid 6461,0
)
*1270 (MRCItem
litem &1093
pos 114
dimension 20
uid 6499,0
)
*1271 (MRCItem
litem &1094
pos 32
dimension 20
uid 6621,0
)
*1272 (MRCItem
litem &1095
pos 90
dimension 20
uid 6639,0
)
*1273 (MRCItem
litem &1096
pos 97
dimension 20
uid 6775,0
)
*1274 (MRCItem
litem &1097
pos 94
dimension 20
uid 6777,0
)
*1275 (MRCItem
litem &1098
pos 99
dimension 20
uid 6779,0
)
*1276 (MRCItem
litem &1099
pos 92
dimension 20
uid 6781,0
)
*1277 (MRCItem
litem &1100
pos 116
dimension 20
uid 6783,0
)
*1278 (MRCItem
litem &1101
pos 118
dimension 20
uid 6787,0
)
*1279 (MRCItem
litem &1102
pos 121
dimension 20
uid 6789,0
)
*1280 (MRCItem
litem &1103
pos 123
dimension 20
uid 6791,0
)
*1281 (MRCItem
litem &1104
pos 91
dimension 20
uid 7111,0
)
*1282 (MRCItem
litem &1105
pos 98
dimension 20
uid 7113,0
)
*1283 (MRCItem
litem &1106
pos 93
dimension 20
uid 7115,0
)
*1284 (MRCItem
litem &1107
pos 96
dimension 20
uid 7117,0
)
*1285 (MRCItem
litem &1108
pos 95
dimension 20
uid 7719,0
)
*1286 (MRCItem
litem &1109
pos 86
dimension 20
uid 7725,0
)
*1287 (MRCItem
litem &1110
pos 120
dimension 20
uid 7749,0
)
*1288 (MRCItem
litem &1111
pos 125
dimension 20
uid 11911,0
)
*1289 (MRCItem
litem &1112
pos 133
dimension 20
uid 11913,0
)
*1290 (MRCItem
litem &1113
pos 132
dimension 20
uid 11915,0
)
*1291 (MRCItem
litem &1114
pos 130
dimension 20
uid 11917,0
)
*1292 (MRCItem
litem &1115
pos 134
dimension 20
uid 11919,0
)
*1293 (MRCItem
litem &1116
pos 131
dimension 20
uid 11921,0
)
*1294 (MRCItem
litem &1117
pos 127
dimension 20
uid 11923,0
)
*1295 (MRCItem
litem &1118
pos 128
dimension 20
uid 11925,0
)
*1296 (MRCItem
litem &1119
pos 126
dimension 20
uid 11927,0
)
*1297 (MRCItem
litem &1120
pos 129
dimension 20
uid 11929,0
)
*1298 (MRCItem
litem &1121
pos 117
dimension 20
uid 14603,0
)
*1299 (MRCItem
litem &1122
pos 109
dimension 20
uid 15039,0
)
*1300 (MRCItem
litem &1123
pos 81
dimension 20
uid 16959,0
)
*1301 (MRCItem
litem &1124
pos 79
dimension 20
uid 16961,0
)
*1302 (MRCItem
litem &1125
pos 83
dimension 20
uid 16963,0
)
*1303 (MRCItem
litem &1126
pos 77
dimension 20
uid 16965,0
)
*1304 (MRCItem
litem &1127
pos 75
dimension 20
uid 16967,0
)
*1305 (MRCItem
litem &1128
pos 115
dimension 20
uid 17183,0
)
*1306 (MRCItem
litem &1129
pos 82
dimension 20
uid 17383,0
)
*1307 (MRCItem
litem &1130
pos 80
dimension 20
uid 17385,0
)
*1308 (MRCItem
litem &1131
pos 84
dimension 20
uid 17387,0
)
*1309 (MRCItem
litem &1132
pos 78
dimension 20
uid 17389,0
)
*1310 (MRCItem
litem &1133
pos 76
dimension 20
uid 17391,0
)
*1311 (MRCItem
litem &1134
pos 88
dimension 20
uid 17403,0
)
*1312 (MRCItem
litem &1135
pos 89
dimension 20
uid 22249,0
)
*1313 (MRCItem
litem &1136
pos 113
dimension 20
uid 22321,0
)
*1314 (MRCItem
litem &1137
pos 33
dimension 20
uid 24821,0
)
*1315 (MRCItem
litem &1138
pos 34
dimension 20
uid 26202,0
)
*1316 (MRCItem
litem &1139
pos 0
dimension 20
uid 32035,0
)
*1317 (MRCItem
litem &1140
pos 36
dimension 20
uid 32454,0
)
*1318 (MRCItem
litem &1141
pos 39
dimension 20
uid 32456,0
)
*1319 (MRCItem
litem &1142
pos 21
dimension 20
uid 33441,0
)
*1320 (MRCItem
litem &1143
pos 20
dimension 20
uid 33465,0
)
*1321 (MRCItem
litem &1144
pos 25
dimension 20
uid 36012,0
)
*1322 (MRCItem
litem &1145
pos 26
dimension 20
uid 36014,0
)
*1323 (MRCItem
litem &1146
pos 27
dimension 20
uid 36016,0
)
*1324 (MRCItem
litem &1147
pos 4
dimension 20
uid 36743,0
)
*1325 (MRCItem
litem &1148
pos 3
dimension 20
uid 41294,0
)
*1326 (MRCItem
litem &1149
pos 2
dimension 20
uid 41841,0
)
*1327 (MRCItem
litem &1150
pos 43
dimension 20
uid 45904,0
)
*1328 (MRCItem
litem &1151
pos 44
dimension 20
uid 45906,0
)
*1329 (MRCItem
litem &1152
pos 45
dimension 20
uid 45908,0
)
*1330 (MRCItem
litem &1153
pos 46
dimension 20
uid 45910,0
)
*1331 (MRCItem
litem &1154
pos 135
dimension 20
uid 47363,0
)
*1332 (MRCItem
litem &1155
pos 136
dimension 20
uid 47365,0
)
*1333 (MRCItem
litem &1156
pos 137
dimension 20
uid 49541,0
)
*1334 (MRCItem
litem &1157
pos 138
dimension 20
uid 52730,0
)
*1335 (MRCItem
litem &1158
pos 139
dimension 20
uid 52732,0
)
*1336 (MRCItem
litem &1159
pos 140
dimension 20
uid 52774,0
)
*1337 (MRCItem
litem &1160
pos 141
dimension 20
uid 52776,0
)
*1338 (MRCItem
litem &1161
pos 142
dimension 20
uid 52778,0
)
*1339 (MRCItem
litem &1162
pos 143
dimension 20
uid 52780,0
)
*1340 (MRCItem
litem &1163
pos 144
dimension 20
uid 52782,0
)
*1341 (MRCItem
litem &1164
pos 145
dimension 20
uid 52918,0
)
*1342 (MRCItem
litem &1165
pos 146
dimension 20
uid 52996,0
)
*1343 (MRCItem
litem &1166
pos 147
dimension 20
uid 52998,0
)
*1344 (MRCItem
litem &1167
pos 148
dimension 20
uid 53000,0
)
*1345 (MRCItem
litem &1168
pos 149
dimension 20
uid 53002,0
)
*1346 (MRCItem
litem &1169
pos 150
dimension 20
uid 53172,0
)
*1347 (MRCItem
litem &1170
pos 151
dimension 20
uid 53174,0
)
*1348 (MRCItem
litem &1171
pos 152
dimension 20
uid 53320,0
)
*1349 (MRCItem
litem &1172
pos 153
dimension 20
uid 53322,0
)
*1350 (MRCItem
litem &1173
pos 47
dimension 20
uid 53380,0
)
*1351 (MRCItem
litem &1174
pos 48
dimension 20
uid 53667,0
)
*1352 (MRCItem
litem &1175
pos 49
dimension 20
uid 53669,0
)
*1353 (MRCItem
litem &1176
pos 50
dimension 20
uid 53671,0
)
*1354 (MRCItem
litem &1177
pos 51
dimension 20
uid 54268,0
)
*1355 (MRCItem
litem &1178
pos 52
dimension 20
uid 54270,0
)
*1356 (MRCItem
litem &1179
pos 53
dimension 20
uid 54272,0
)
*1357 (MRCItem
litem &1180
pos 154
dimension 20
uid 54324,0
)
*1358 (MRCItem
litem &1181
pos 54
dimension 20
uid 54356,0
)
*1359 (MRCItem
litem &1182
pos 55
dimension 20
uid 54360,0
)
*1360 (MRCItem
litem &1183
pos 155
dimension 20
uid 54364,0
)
*1361 (MRCItem
litem &1184
pos 156
dimension 20
uid 54851,0
)
*1362 (MRCItem
litem &1185
pos 157
dimension 20
uid 54867,0
)
*1363 (MRCItem
litem &1186
pos 158
dimension 20
uid 54909,0
)
*1364 (MRCItem
litem &1187
pos 159
dimension 20
uid 54911,0
)
*1365 (MRCItem
litem &1188
pos 160
dimension 20
uid 54913,0
)
*1366 (MRCItem
litem &1189
pos 161
dimension 20
uid 54915,0
)
*1367 (MRCItem
litem &1190
pos 56
dimension 20
uid 59416,0
)
*1368 (MRCItem
litem &1191
pos 162
dimension 20
uid 61341,0
)
*1369 (MRCItem
litem &1192
pos 163
dimension 20
uid 61343,0
)
*1370 (MRCItem
litem &1193
pos 164
dimension 20
uid 61345,0
)
*1371 (MRCItem
litem &1194
pos 165
dimension 20
uid 61347,0
)
*1372 (MRCItem
litem &1195
pos 166
dimension 20
uid 61477,0
)
*1373 (MRCItem
litem &1196
pos 167
dimension 20
uid 61479,0
)
*1374 (MRCItem
litem &1197
pos 168
dimension 20
uid 61481,0
)
*1375 (MRCItem
litem &1198
pos 169
dimension 20
uid 61483,0
)
*1376 (MRCItem
litem &1199
pos 170
dimension 20
uid 61485,0
)
*1377 (MRCItem
litem &1200
pos 57
dimension 20
uid 62458,0
)
*1378 (MRCItem
litem &1201
pos 58
dimension 20
uid 62460,0
)
*1379 (MRCItem
litem &1202
pos 59
dimension 20
uid 64418,0
)
*1380 (MRCItem
litem &1203
pos 60
dimension 20
uid 64420,0
)
*1381 (MRCItem
litem &1204
pos 171
dimension 20
uid 68237,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*1382 (MRCItem
litem &1024
pos 0
dimension 20
uid 74,0
)
*1383 (MRCItem
litem &1026
pos 1
dimension 50
uid 75,0
)
*1384 (MRCItem
litem &1027
pos 2
dimension 100
uid 76,0
)
*1385 (MRCItem
litem &1028
pos 3
dimension 50
uid 77,0
)
*1386 (MRCItem
litem &1029
pos 4
dimension 100
uid 78,0
)
*1387 (MRCItem
litem &1030
pos 5
dimension 100
uid 79,0
)
*1388 (MRCItem
litem &1031
pos 6
dimension 50
uid 80,0
)
*1389 (MRCItem
litem &1032
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1390 (LEmptyRow
)
uid 83,0
optionalChildren [
*1391 (RefLabelRowHdr
)
*1392 (TitleRowHdr
)
*1393 (FilterRowHdr
)
*1394 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1395 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1396 (GroupColHdr
tm "GroupColHdrMgr"
)
*1397 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1398 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1399 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1400 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1401 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1402 (LogGeneric
generic (GiElement
name "MAC0_SF_MAP"
type "integer"
value "0"
)
uid 46393,0
)
*1403 (LogGeneric
generic (GiElement
name "MAC1_SF_MAP"
type "integer"
value "1"
)
uid 46395,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*1404 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1405 (MRCItem
litem &1390
pos 2
dimension 20
)
uid 97,0
optionalChildren [
*1406 (MRCItem
litem &1391
pos 0
dimension 20
uid 98,0
)
*1407 (MRCItem
litem &1392
pos 1
dimension 23
uid 99,0
)
*1408 (MRCItem
litem &1393
pos 2
hidden 1
dimension 20
uid 100,0
)
*1409 (MRCItem
litem &1402
pos 0
dimension 20
uid 46392,0
)
*1410 (MRCItem
litem &1403
pos 1
dimension 20
uid 46394,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*1411 (MRCItem
litem &1394
pos 0
dimension 20
uid 102,0
)
*1412 (MRCItem
litem &1396
pos 1
dimension 50
uid 103,0
)
*1413 (MRCItem
litem &1397
pos 2
dimension 100
uid 104,0
)
*1414 (MRCItem
litem &1398
pos 3
dimension 100
uid 105,0
)
*1415 (MRCItem
litem &1399
pos 4
dimension 50
uid 106,0
)
*1416 (MRCItem
litem &1400
pos 5
dimension 50
uid 107,0
)
*1417 (MRCItem
litem &1401
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
