<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICC_PMR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICC_PMR, CPU Interface Priority Mask Register</h1><p>The GICC_PMR characteristics are:</p><h2>Purpose</h2>
          <p>This register provides an interrupt priority filter. Only interrupts with a higher priority than the value in this register are signaled to the PE.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>Higher interrupt priority corresponds to a lower value of the Priority field.</p>
          </div>
        <p>This 
        register
       is part of the GIC physical CPU interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>If the GIC implementation supports two Security states:</p>
        
          <ul>
            <li>
              Non-secure accesses to this register can only read or write values corresponding to the lower half of the priority range.
            </li>
            <li>
              If a Secure write has programmed the register with a value that corresponds to a value in the upper half of the priority range then:<ul><li>Any Non-secure read of the register returns <span class="hexnumber">0x00</span>, regardless of the value held in the register.</li><li>Non-secure writes are ignored.</li></ul>
            </li>
          </ul>
        
          <p>See <span class="xref">'Priority control of Secure and Non-secure interrupts' in the GICv3 Architecture Specification</span> for more information.</p>
        <h2>Configuration</h2><p>RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.</p>
          <p>This register is available in all configurations of the GIC. If the GIC implementation supports two Security states this register is Common.</p>
        <h2>Attributes</h2>
          <p>GICC_PMR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICC_PMR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#Priority">Priority</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Priority">Priority, bits [7:0]
                  </h4>
              <p>The priority mask level for the CPU interface. If the priority of the interrupt is higher than the value indicated by this field, the interface signals the interrupt to the PE.</p>
            
              <p>If the GIC implementation supports fewer than 256 priority levels some bits might be RAZ/WI, as follows:</p>
            
              <ul>
                <li>
                  For 128 supported levels, bit [0] = <span class="binarynumber">0b0</span>.
                </li>
                <li>
                  For 64 supported levels, bits [1:0] = <span class="binarynumber">0b00</span>.
                </li>
                <li>
                  For 32 supported levels, bits [2:0] = <span class="binarynumber">0b000</span>.
                </li>
                <li>
                  For 16 supported levels, bits [3:0] = <span class="binarynumber">0b0000</span>.
                </li>
              </ul>
            
              <p>See <span class="xref">Interrupt prioritization</span> for more information.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the GICC_PMR</h2><p>GICC_PMR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC CPU interface</td><td>
          <span class="hexnumber">0x0004</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
