Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov  5 22:36:50 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seg_array_timing_summary_routed.rpt -pb seg_array_timing_summary_routed.pb -rpx seg_array_timing_summary_routed.rpx -warn_on_violation
| Design       : seg_array
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   73          inf        0.000                      0                   73           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.279ns (46.608%)  route 4.901ns (53.392%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[1]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg_sel_reg[1]/Q
                         net (fo=5, routed)           1.159     1.677    B1/Q[1]
    SLICE_X85Y142        LUT4 (Prop_lut4_I3_O)        0.124     1.801 r  B1/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.852     2.653    B1/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     2.777 r  B1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.890     5.667    seg_data_OBUF[6]
    F5                   OBUF (Prop_obuf_I_O)         3.513     9.180 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.180    seg_data[6]
    F5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.555ns  (logic 4.320ns (50.500%)  route 4.235ns (49.500%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[1]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg_sel_reg[1]/Q
                         net (fo=5, routed)           1.159     1.677    B1/Q[1]
    SLICE_X85Y142        LUT4 (Prop_lut4_I3_O)        0.124     1.801 r  B1/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.857     2.658    B1/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124     2.782 r  B1/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.219     5.001    seg_data_OBUF[7]
    F1                   OBUF (Prop_obuf_I_O)         3.554     8.555 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.555    seg_data[7]
    F1                                                                r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 4.453ns (54.602%)  route 3.703ns (45.398%))
  Logic Levels:           4  (FDPE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[7]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  seg_sel_reg[7]/Q
                         net (fo=3, routed)           0.985     1.463    B1/Q[7]
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.298     1.761 r  B1/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.707     2.467    B1/seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I2_O)        0.124     2.591 r  B1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.012     4.603    seg_data_OBUF[1]
    J7                   OBUF (Prop_obuf_I_O)         3.553     8.156 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.156    seg_data[1]
    J7                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 4.455ns (55.226%)  route 3.611ns (44.774%))
  Logic Levels:           4  (FDPE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[7]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  seg_sel_reg[7]/Q
                         net (fo=3, routed)           0.985     1.463    B1/Q[7]
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.298     1.761 f  B1/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.710     2.470    B1/seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.124     2.594 r  B1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.511    seg_data_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.555     8.066 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.066    seg_data[5]
    E2                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 4.312ns (53.560%)  route 3.739ns (46.440%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[1]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg_sel_reg[1]/Q
                         net (fo=5, routed)           1.159     1.677    B1/Q[1]
    SLICE_X85Y142        LUT4 (Prop_lut4_I3_O)        0.124     1.801 r  B1/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.472     2.273    B1/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X84Y143        LUT6 (Prop_lut6_I2_O)        0.124     2.397 r  B1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.108     4.505    seg_data_OBUF[4]
    E4                   OBUF (Prop_obuf_I_O)         3.546     8.052 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.052    seg_data[4]
    E4                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.438ns (55.600%)  route 3.544ns (44.400%))
  Logic Levels:           4  (FDPE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[7]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  seg_sel_reg[7]/Q
                         net (fo=3, routed)           0.985     1.463    B1/Q[7]
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.298     1.761 f  B1/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.705     2.465    B1/seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I3_O)        0.124     2.589 r  B1/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.855     4.444    seg_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.538     7.982 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.982    seg_data[2]
    J3                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.306ns (56.719%)  route 3.286ns (43.281%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[1]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg_sel_reg[1]/Q
                         net (fo=5, routed)           1.159     1.677    B1/Q[1]
    SLICE_X85Y142        LUT4 (Prop_lut4_I3_O)        0.124     1.801 r  B1/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.461     2.262    B1/seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124     2.386 r  B1/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.666     4.052    seg_data_OBUF[3]
    J1                   OBUF (Prop_obuf_I_O)         3.540     7.591 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.591    seg_data[3]
    J1                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.041ns (64.101%)  route 2.263ns (35.899%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDPE                         0.000     0.000 r  seg_sel_reg[4]_lopt_replica/C
    SLICE_X84Y143        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg_sel_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.263     2.781    seg_sel_reg[4]_lopt_replica_1
    G3                   OBUF (Prop_obuf_I_O)         3.523     6.304 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.304    seg_sel[4]
    G3                                                                r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 3.999ns (63.530%)  route 2.296ns (36.470%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDPE                         0.000     0.000 r  seg_sel_reg[2]_lopt_replica/C
    SLICE_X85Y136        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  seg_sel_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.296     2.752    seg_sel_reg[2]_lopt_replica_1
    K1                   OBUF (Prop_obuf_I_O)         3.543     6.295 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.295    seg_sel[2]
    K1                                                                r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 4.000ns (65.966%)  route 2.064ns (34.034%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDPE                         0.000     0.000 r  seg_sel_reg[5]_lopt_replica/C
    SLICE_X85Y143        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  seg_sel_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.064     2.520    seg_sel_reg[5]_lopt_replica_1
    G1                   OBUF (Prop_obuf_I_O)         3.544     6.063 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.063    seg_sel[5]
    G1                                                                r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_bin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/bcd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE                         0.000     0.000 r  state_bin_reg[0]/C
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_bin_reg[0]/Q
                         net (fo=5, routed)           0.132     0.273    B1/state_bin_reg[0]
    SLICE_X85Y143        FDCE                                         r  B1/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.276%)  route 0.134ns (48.725%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDPE                         0.000     0.000 r  seg_sel_reg[5]/C
    SLICE_X85Y143        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_sel_reg[5]/Q
                         net (fo=3, routed)           0.134     0.275    seg_sel_OBUF[5]
    SLICE_X84Y142        FDPE                                         r  seg_sel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.148ns (52.631%)  route 0.133ns (47.369%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[6]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  seg_sel_reg[6]/Q
                         net (fo=3, routed)           0.133     0.281    seg_sel_OBUF[6]
    SLICE_X84Y142        FDPE                                         r  seg_sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDPE                         0.000     0.000 r  seg_sel_reg[4]/C
    SLICE_X84Y143        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg_sel_reg[4]/Q
                         net (fo=3, routed)           0.127     0.291    seg_sel_OBUF[4]
    SLICE_X85Y143        FDPE                                         r  seg_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[0]_i_1_n_0
    SLICE_X84Y139        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDPE                         0.000     0.000 r  seg_sel_reg[3]/C
    SLICE_X84Y143        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg_sel_reg[3]/Q
                         net (fo=3, routed)           0.170     0.334    seg_sel_OBUF[3]
    SLICE_X84Y143        FDPE                                         r  seg_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.148ns (44.038%)  route 0.188ns (55.962%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE                         0.000     0.000 r  seg_sel_reg[6]/C
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  seg_sel_reg[6]/Q
                         net (fo=3, routed)           0.188     0.336    seg_sel_OBUF[6]
    SLICE_X85Y143        FDPE                                         r  seg_sel_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_bin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_bin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.226ns (66.404%)  route 0.114ns (33.596%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE                         0.000     0.000 r  state_bin_reg[1]/C
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  state_bin_reg[1]/Q
                         net (fo=7, routed)           0.114     0.242    state_bin_reg__0[1]
    SLICE_X85Y142        LUT3 (Prop_lut3_I2_O)        0.098     0.340 r  state_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    state_bin[2]_i_1_n_0
    SLICE_X85Y142        FDCE                                         r  state_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.357%)  route 0.182ns (52.643%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDPE                         0.000     0.000 r  seg_sel_reg[2]/C
    SLICE_X84Y139        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg_sel_reg[2]/Q
                         net (fo=3, routed)           0.182     0.346    seg_sel_OBUF[2]
    SLICE_X84Y136        FDPE                                         r  seg_sel_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_bin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.232ns (66.986%)  route 0.114ns (33.014%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE                         0.000     0.000 r  state_bin_reg[1]/C
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  state_bin_reg[1]/Q
                         net (fo=7, routed)           0.114     0.242    state_bin_reg__0[1]
    SLICE_X85Y142        LUT4 (Prop_lut4_I3_O)        0.104     0.346 r  state_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.346    state_bin[3]_i_1_n_0
    SLICE_X85Y142        FDCE                                         r  state_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------





