INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:23:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 buffer22/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.020ns period=6.040ns})
  Destination:            buffer40/dataReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.020ns period=6.040ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.040ns  (clk rise@6.040ns - clk rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.300ns (22.734%)  route 4.418ns (77.266%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.523 - 6.040 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2272, unset)         0.508     0.508    buffer22/clk
    SLICE_X13Y100        FDRE                                         r  buffer22/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer22/outs_reg[3]/Q
                         net (fo=3, routed)           0.541     1.265    buffer23/control/dataReg_reg[31][3]
    SLICE_X15Y98         LUT3 (Prop_lut3_I0_O)        0.043     1.308 r  buffer23/control/Memory[3][0]_i_42/O
                         net (fo=1, routed)           0.302     1.610    cmpi2/buffer23_outs[3]
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.043     1.653 r  cmpi2/Memory[3][0]_i_22/O
                         net (fo=1, routed)           0.000     1.653    cmpi2/Memory[3][0]_i_22_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.899 r  cmpi2/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.899    cmpi2/Memory_reg[3][0]_i_8_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.949 r  cmpi2/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.949    cmpi2/Memory_reg[3][0]_i_4_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.056 r  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=9, routed)           0.381     2.437    buffer96/fifo/result[0]
    SLICE_X19Y98         LUT4 (Prop_lut4_I1_O)        0.122     2.559 r  buffer96/fifo/Head[1]_i_4__0/O
                         net (fo=3, routed)           0.315     2.874    buffer62/fifo/Head_reg[0]
    SLICE_X23Y99         LUT5 (Prop_lut5_I2_O)        0.043     2.917 f  buffer62/fifo/Head[0]_i_2/O
                         net (fo=6, routed)           0.367     3.284    fork29/control/generateBlocks[0].regblock/buffer99_outs_ready
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.043     3.327 r  fork29/control/generateBlocks[0].regblock/transmitValue_i_3__10/O
                         net (fo=4, routed)           0.222     3.550    fork28/control/generateBlocks[1].regblock/anyBlockStop_4
    SLICE_X31Y98         LUT6 (Prop_lut6_I3_O)        0.043     3.593 f  fork28/control/generateBlocks[1].regblock/i___1_i_2/O
                         net (fo=8, routed)           0.216     3.808    buffer46/control/outs_reg[31]_0
    SLICE_X29Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.851 f  buffer46/control/outputValid_i_2__3/O
                         net (fo=10, routed)          0.250     4.101    fork26/control/generateBlocks[1].regblock/addi12_result_ready
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.043     4.144 r  fork26/control/generateBlocks[1].regblock/i___0_i_3/O
                         net (fo=4, routed)           0.231     4.375    fork26/control/generateBlocks[1].regblock/blockStopArray[1]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.043     4.418 f  fork26/control/generateBlocks[1].regblock/i___0_i_2/O
                         net (fo=6, routed)           0.399     4.817    fork16/control/generateBlocks[5].regblock/addi10_result_ready
    SLICE_X31Y93         LUT6 (Prop_lut6_I2_O)        0.043     4.860 r  fork16/control/generateBlocks[5].regblock/transmitValue_i_3__7/O
                         net (fo=3, routed)           0.166     5.026    buffer46/control/anyBlockStop
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.069 r  buffer46/control/transmitValue_i_10/O
                         net (fo=1, routed)           0.223     5.292    fork15/control/generateBlocks[7].regblock/transmitValue_reg_2
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.043     5.335 r  fork15/control/generateBlocks[7].regblock/transmitValue_i_5/O
                         net (fo=2, routed)           0.319     5.654    fork15/control/generateBlocks[8].regblock/transmitValue_reg_6
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.043     5.697 f  fork15/control/generateBlocks[8].regblock/fullReg_i_2__21/O
                         net (fo=24, routed)          0.304     6.001    fork12/control/generateBlocks[1].regblock/dataReg_reg[0]
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.043     6.044 r  fork12/control/generateBlocks[1].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.182     6.226    buffer40/dataReg_reg[0]_0[0]
    SLICE_X43Y100        FDRE                                         r  buffer40/dataReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.040     6.040 r  
                                                      0.000     6.040 r  clk (IN)
                         net (fo=2272, unset)         0.483     6.523    buffer40/clk
    SLICE_X43Y100        FDRE                                         r  buffer40/dataReg_reg[19]/C
                         clock pessimism              0.000     6.523    
                         clock uncertainty           -0.035     6.487    
    SLICE_X43Y100        FDRE (Setup_fdre_C_CE)      -0.194     6.293    buffer40/dataReg_reg[19]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.067    




