#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Oct 04 12:43:39 2020
# Process ID: 10472
# Log file: D:/FPGA/CHIA2TANSO/planAhead_run_3/planAhead.log
# Journal file: D:/FPGA/CHIA2TANSO/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/CHIA2TANSO/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P129 [get_ports CKHT]
endgroup
startgroup
set_property package_pin P46 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {LED[1]}]
endgroup
set_property iostandard LVTTL [get_ports [list {LED[1]}]]
set_property iostandard LVTTL [get_ports [list {LED[0]}]]
save_constraints
