// Seed: 3936491579
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    output sample,
    output logic id_5
);
  logic id_6 = 1;
  reg   id_7;
  always @(1 or posedge id_3 == id_3) begin
    if (id_2) id_7 <= 1;
    else id_0 <= 1;
  end
  logic id_8 = 1'b0;
  logic id_9;
  type_0 id_10 (
      .id_0(~id_9),
      .id_1((id_6)),
      .id_2(id_4),
      .id_3(1),
      .id_4(id_7)
  );
endmodule
