// Seed: 3639064817
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1;
  assign id_2 = (id_1);
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    output tri id_5,
    output logic id_6,
    input logic id_7,
    input supply1 id_8,
    input logic id_9,
    input wand id_10
);
  wand id_12 = 1;
  always id_2 = 1;
  tri0 id_13;
  always_latch id_6 <= id_9;
  wire id_14;
  assign id_6 = id_7;
  or primCall (id_5, id_14, id_7, id_0, id_1, id_3, id_12);
  assign id_5 = id_13 + 1;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  assign modCall_1.id_2 = 0;
endmodule
