## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Mon Jul 30 12:00:31 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Mon Jul 30 12:00:31 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log float_div3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_div3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source float_div3.tcl -notrace
Command: synth_design -top float_div3 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12539 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.852 ; gain = 77.898 ; free physical = 1463 ; free virtual = 10882
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'float_div3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:144]
INFO: [Synth 8-3491] module 'lut_div9_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:12' bound to instance 'grp_lut_div9_chunk_fu_121' of component 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:196]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'float_div3_mux_64bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:13' bound to instance 'float_div3_mux_64bkb_U1' of component 'float_div3_mux_64bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'float_div3_mux_64bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'float_div3_mux_64bkb' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'float_div3_mux_64bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:13' bound to instance 'float_div3_mux_64bkb_U2' of component 'float_div3_mux_64bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:319]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'float_div3_mux_64bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:13' bound to instance 'float_div3_mux_64bkb_U3' of component 'float_div3_mux_64bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:457]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'float_div3_mux_64bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:13' bound to instance 'float_div3_mux_64bkb_U4' of component 'float_div3_mux_64bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:595]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'float_div3_mux_64bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:13' bound to instance 'float_div3_mux_64bkb_U5' of component 'float_div3_mux_64bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:733]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'float_div3_mux_64bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3_mux_64bkb.vhd:13' bound to instance 'float_div3_mux_64bkb_U6' of component 'float_div3_mux_64bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:871]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:22]
INFO: [Synth 8-3491] module 'lut_div9_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/lut_div9_chunk.vhd:12' bound to instance 'grp_lut_div9_chunk_fu_128' of component 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'float_div3' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.477 ; gain = 122.523 ; free physical = 1472 ; free virtual = 10891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.477 ; gain = 122.523 ; free physical = 1473 ; free virtual = 10892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.477 ; gain = 122.523 ; free physical = 1473 ; free virtual = 10892
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1660.977 ; gain = 0.000 ; free physical = 1195 ; free virtual = 10619
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1660.977 ; gain = 472.023 ; free physical = 1273 ; free virtual = 10697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1660.977 ; gain = 472.023 ; free physical = 1273 ; free virtual = 10697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1660.977 ; gain = 472.023 ; free physical = 1275 ; free virtual = 10699
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_5_fu_210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_196_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp4_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_250_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1660.977 ; gain = 472.023 ; free physical = 1265 ; free virtual = 10689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 760   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module float_div3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 4     
Module float_div3_mux_64bkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_5_fu_210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_250_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1660.977 ; gain = 472.023 ; free physical = 1242 ; free virtual = 10668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1660.977 ; gain = 472.023 ; free physical = 1125 ; free virtual = 10552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1669.977 ; gain = 481.023 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1105 ; free virtual = 10532
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     2|
|3     |LUT2   |    19|
|4     |LUT3   |    33|
|5     |LUT4   |    35|
|6     |LUT5   |    18|
|7     |LUT6   |    78|
|8     |MUXF7  |     2|
|9     |FDRE   |    83|
|10    |FDSE   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   288|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.984 ; gain = 489.031 ; free physical = 1106 ; free virtual = 10533
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1677.984 ; gain = 139.531 ; free physical = 1161 ; free virtual = 10588
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1677.992 ; gain = 489.031 ; free physical = 1161 ; free virtual = 10588
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1677.992 ; gain = 489.141 ; free physical = 1166 ; free virtual = 10593
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/synth_1/float_div3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file float_div3_utilization_synth.rpt -pb float_div3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1701.996 ; gain = 0.000 ; free physical = 1174 ; free virtual = 10604
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 12:01:22 2018...
[Mon Jul 30 12:01:22 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1185.461 ; gain = 0.000 ; free physical = 1743 ; free virtual = 11171
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/float_div3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.809 ; gain = 300.348 ; free physical = 1671 ; free virtual = 11091
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1485.809 ; gain = 0.000 ; free physical = 1670 ; free virtual = 11090
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2008.379 ; gain = 522.570 ; free physical = 1331 ; free virtual = 10724
INFO: [Timing 38-480] Writing timing data to binary archive.
[Mon Jul 30 12:02:07 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Mon Jul 30 12:02:07 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log float_div3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source float_div3.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source float_div3.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 1174 ; free virtual = 10569
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1981.949 ; gain = 798.609 ; free physical = 443 ; free virtual = 9813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2027.965 ; gain = 46.016 ; free physical = 435 ; free virtual = 9805

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 169a9dc45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 436 ; free virtual = 9806

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169a9dc45

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aa7c3168

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 171a449ec

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 171a449ec

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c71125b8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c71125b8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
Ending Logic Optimization Task | Checksum: c71125b8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c71125b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c71125b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 500 ; free virtual = 9870
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file float_div3_drc_opted.rpt -pb float_div3_drc_opted.pb -rpx float_div3_drc_opted.rpx
Command: report_drc -file float_div3_drc_opted.rpt -pb float_div3_drc_opted.pb -rpx float_div3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 465 ; free virtual = 9835
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4b618552

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 465 ; free virtual = 9835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 465 ; free virtual = 9835

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 42b1ff8d

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2027.965 ; gain = 0.000 ; free physical = 461 ; free virtual = 9832

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10eaeabea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2051.977 ; gain = 24.012 ; free physical = 459 ; free virtual = 9830

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10eaeabea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2051.977 ; gain = 24.012 ; free physical = 459 ; free virtual = 9830
Phase 1 Placer Initialization | Checksum: 10eaeabea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2051.977 ; gain = 24.012 ; free physical = 459 ; free virtual = 9830

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 103d2d2f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2075.988 ; gain = 48.023 ; free physical = 456 ; free virtual = 9827

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.996 ; gain = 0.000 ; free physical = 444 ; free virtual = 9814

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8a5b648a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 444 ; free virtual = 9814
Phase 2 Global Placement | Checksum: 12ab293e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 444 ; free virtual = 9814

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12ab293e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 444 ; free virtual = 9814

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f9e1e2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 443 ; free virtual = 9813

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 152d58fa0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 443 ; free virtual = 9813

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 152d58fa0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 443 ; free virtual = 9813

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 180ce96fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 440 ; free virtual = 9810

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c53e602d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 440 ; free virtual = 9810

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c53e602d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 440 ; free virtual = 9810
Phase 3 Detail Placement | Checksum: 1c53e602d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 440 ; free virtual = 9810

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d1818687

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d1818687

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 440 ; free virtual = 9810
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.425. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e7f605e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 440 ; free virtual = 9810
Phase 4.1 Post Commit Optimization | Checksum: e7f605e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 440 ; free virtual = 9810

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e7f605e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 443 ; free virtual = 9813

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e7f605e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 443 ; free virtual = 9813

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: fc7feac9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 443 ; free virtual = 9813
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fc7feac9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 443 ; free virtual = 9813
Ending Placer Task | Checksum: d00793cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2091.996 ; gain = 64.031 ; free physical = 460 ; free virtual = 9830
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2091.996 ; gain = 0.000 ; free physical = 458 ; free virtual = 9829
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file float_div3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2091.996 ; gain = 0.000 ; free physical = 447 ; free virtual = 9817
INFO: [runtcl-4] Executing : report_utilization -file float_div3_utilization_placed.rpt -pb float_div3_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2091.996 ; gain = 0.000 ; free physical = 457 ; free virtual = 9828
INFO: [runtcl-4] Executing : report_control_sets -verbose -file float_div3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2091.996 ; gain = 0.000 ; free physical = 456 ; free virtual = 9827
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2091.996 ; gain = 0.000 ; free physical = 455 ; free virtual = 9827
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a018bb84 ConstDB: 0 ShapeSum: 2feed848 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d908d599

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2245.816 ; gain = 153.820 ; free physical = 277 ; free virtual = 9648
Post Restoration Checksum: NetGraph: 70a5f03d NumContArr: 6862e55c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d908d599

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2245.816 ; gain = 153.820 ; free physical = 277 ; free virtual = 9648

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d908d599

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.816 ; gain = 169.820 ; free physical = 259 ; free virtual = 9630

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d908d599

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.816 ; gain = 169.820 ; free physical = 259 ; free virtual = 9630
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b0fd14e1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 258 ; free virtual = 9628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.625  | TNS=0.000  | WHS=0.116  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14969bbe3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 257 ; free virtual = 9627

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15b855302

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.324  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15f58a377

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623
Phase 4 Rip-up And Reroute | Checksum: 15f58a377

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15f58a377

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f58a377

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623
Phase 5 Delay and Skew Optimization | Checksum: 15f58a377

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15af4ef9d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.324  | TNS=0.000  | WHS=0.133  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15af4ef9d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623
Phase 6 Post Hold Fix | Checksum: 15af4ef9d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0069983 %
  Global Horizontal Routing Utilization  = 0.00822677 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2129e6676

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.637 ; gain = 180.641 ; free physical = 252 ; free virtual = 9623

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2129e6676

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.637 ; gain = 182.641 ; free physical = 251 ; free virtual = 9622

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16227708d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.637 ; gain = 182.641 ; free physical = 251 ; free virtual = 9622

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.324  | TNS=0.000  | WHS=0.133  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16227708d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.637 ; gain = 182.641 ; free physical = 252 ; free virtual = 9623
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.637 ; gain = 182.641 ; free physical = 274 ; free virtual = 9645

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2274.637 ; gain = 182.641 ; free physical = 274 ; free virtual = 9645
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2274.637 ; gain = 0.000 ; free physical = 269 ; free virtual = 9641
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file float_div3_drc_routed.rpt -pb float_div3_drc_routed.pb -rpx float_div3_drc_routed.rpx
Command: report_drc -file float_div3_drc_routed.rpt -pb float_div3_drc_routed.pb -rpx float_div3_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file float_div3_methodology_drc_routed.rpt -pb float_div3_methodology_drc_routed.pb -rpx float_div3_methodology_drc_routed.rpx
Command: report_methodology -file float_div3_methodology_drc_routed.rpt -pb float_div3_methodology_drc_routed.pb -rpx float_div3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/float_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/float_div3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file float_div3_power_routed.rpt -pb float_div3_power_summary_routed.pb -rpx float_div3_power_routed.rpx
Command: report_power -file float_div3_power_routed.rpt -pb float_div3_power_summary_routed.pb -rpx float_div3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file float_div3_route_status.rpt -pb float_div3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file float_div3_timing_summary_routed.rpt -pb float_div3_timing_summary_routed.pb -rpx float_div3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file float_div3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file float_div3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file float_div3_bus_skew_routed.rpt -pb float_div3_bus_skew_routed.pb -rpx float_div3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 12:03:33 2018...
[Mon Jul 30 12:03:33 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 2053.582 ; gain = 4.000 ; free physical = 1371 ; free virtual = 10742
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2181.895 ; gain = 0.000 ; free physical = 1273 ; free virtual = 10644
Restored from archive | CPU: 0.030000 secs | Memory: 0.292435 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2181.895 ; gain = 0.000 ; free physical = 1273 ; free virtual = 10644
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2237.922 ; gain = 56.027 ; free physical = 1271 ; free virtual = 10642


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            solution1
Device target:       xc7k160tfbg484-1
Report date:         Mon Jul 30 12:03:34 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           58
LUT:            170
FF:              92
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.870
CP achieved post-implementation:    4.668
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 12:03:34 2018...
