Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 11:49:18 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_104_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.000ns (28.169%)  route 2.550ns (71.831%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.368ns (routing 0.338ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.309ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19149, routed)       1.368     2.319    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X140Y448       FDCE                                         r  Delay1No10_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y448       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.398 r  Delay1No10_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.681     3.079    Delay1No10_instance/Q[26]
    SLICE_X126Y460       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.177 r  Delay1No10_instance/geqOp_carry__0_i_11__5/O
                         net (fo=1, routed)           0.022     3.199    Sum13_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X126Y460       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.358 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.384    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y461       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.436 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.418     3.854    Delay1No10_instance/CO[0]
    SLICE_X125Y468       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     3.977 r  Delay1No10_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.353     4.330    Delay1No10_instance/Sum13_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X128Y466       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.453 r  Delay1No10_instance/shiftedFracY_d1[49]_i_6__5/O
                         net (fo=1, routed)           0.096     4.549    Delay1No10_instance/shiftedFracY_d1[49]_i_6__5_n_0
    SLICE_X128Y467       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.588 r  Delay1No10_instance/shiftedFracY_d1[49]_i_3__5/O
                         net (fo=2, routed)           0.147     4.735    Delay1No10_instance/Sum13_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X128Y468       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.788 r  Delay1No10_instance/shiftedFracY_d1[33]_i_3__5/O
                         net (fo=48, routed)          0.646     5.434    Delay1No11_instance/shiftVal__5[1]
    SLICE_X125Y475       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.583 r  Delay1No11_instance/shiftedFracY_d1[29]_i_2__5/O
                         net (fo=2, routed)           0.102     5.685    Delay1No10_instance/Y_reg[26]_0[6]
    SLICE_X126Y475       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.810 r  Delay1No10_instance/shiftedFracY_d1[29]_i_1__5/O
                         net (fo=1, routed)           0.059     5.869    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY[18]
    SLICE_X126Y475       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19149, routed)       1.202     5.862    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y475       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/C
                         clock pessimism              0.370     6.232    
                         clock uncertainty           -0.035     6.196    
    SLICE_X126Y475       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.221    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          6.221    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  0.353    




