

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 14 11:07:52 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          532
LUT:            938
FF:            1813
DSP:             11
BRAM:             0
SRL:             19
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.814
CP achieved post-implementation:    8.885
Timing met
