;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 287, <920
	ADD 10, 30
	SPL <0, 100
	MOV -1, <-20
	SUB @127, <6
	SUB @121, 106
	SUB @127, 100
	SLT 130, 9
	SUB @121, 106
	MOV -7, <-10
	MOV 57, <-20
	SUB @121, 106
	MOV #278, <1
	CMP -1, <-20
	ADD 130, 9
	ADD #278, <1
	JMZ <121, 106
	SUB @121, 106
	ADD #278, <1
	MOV -7, <-10
	MOV -7, <-10
	MOV -7, <-10
	MOV -7, <-10
	SLT 28, @92
	SUB -0, 29
	SLT 28, @92
	SPL <0, 100
	ADD 0, -2
	ADD 0, -2
	ADD 0, -2
	ADD 0, -2
	SUB #127, 106
	MOV 270, 1
	MOV 270, 1
	SUB -0, 29
	SUB -0, 29
	SUB #127, 106
	SUB #0, -0
	SUB #127, 106
	JMZ 0, 0
	SUB #127, 106
	SUB #127, 106
	CMP 287, <920
	CMP -7, <-420
	SPL 0, <-2
