$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  8 # a [7:0] $end
  $var wire  8 $ b [7:0] $end
  $var wire  1 ' carry $end
  $var wire  1 ( overflow $end
  $var wire  8 & result [7:0] $end
  $var wire  1 % select $end
  $var wire  1 ) zero $end
  $scope module add_sub $end
   $var wire  8 # a [7:0] $end
   $var wire  8 $ b [7:0] $end
   $var wire  8 * bs [7:0] $end
   $var wire  1 ' carry $end
   $var wire 32 + n [31:0] $end
   $var wire  1 ( overflow $end
   $var wire  8 & result [7:0] $end
   $var wire  1 % select $end
   $var wire  1 ) zero $end
   $scope module u_add $end
    $var wire  8 # a [7:0] $end
    $var wire  8 * b [7:0] $end
    $var wire  1 ' carry $end
    $var wire 32 + n [31:0] $end
    $var wire  1 ( overflow $end
    $var wire  8 & result [7:0] $end
    $var wire  1 ) zero $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b01000000 #
b10000000 $
0%
b11000000 &
0'
0(
0)
b10000000 *
b00000000000000000000000000001000 +
#2
#3
#4
#5
#6
#7
#8
#9
#10
