<stg><name>cascadeClassifier</name>


<trans_list>

<trans id="210" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="18" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="45" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %pt_y_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pt_y_val

]]></Node>
<StgValue><ssdm name="pt_y_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1 %pt_x_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %pt_x_val

]]></Node>
<StgValue><ssdm name="pt_x_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %stage_sum_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage_sum_1_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %a_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:4 %tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %pt_y_val_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="16">
<![CDATA[
entry:5 %zext_ln180 = zext i16 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
entry:6 %tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %pt_y_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="14">
<![CDATA[
entry:7 %zext_ln180_1 = zext i14 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:8 %add_ln180 = add i17 %zext_ln180, i17 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:14 %add_ln176 = add i17 %pt_x_val_read, i17 24

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %add_ln177 = add i8 %pt_y_val_read, i8 24

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:9 %add_ln180_1 = add i17 %add_ln180, i17 %pt_x_val_read

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:15 %add_ln181 = add i17 %add_ln180, i17 %add_ln176

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:22 %tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln177, i8 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="16">
<![CDATA[
entry:23 %zext_ln182 = zext i16 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
entry:24 %tmp_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln177, i6 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="14">
<![CDATA[
entry:25 %zext_ln182_1 = zext i14 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln182_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %add_ln182 = add i17 %zext_ln182, i17 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="17">
<![CDATA[
entry:10 %zext_ln180_2 = zext i17 %add_ln180_1

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %SUM1_data_addr = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="SUM1_data_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %SQSUM1_data_addr = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="17">
<![CDATA[
entry:13 %SQSUM1_data_load = load i17 %SQSUM1_data_addr

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="17">
<![CDATA[
entry:16 %zext_ln181 = zext i17 %add_ln181

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %SUM1_data_addr_2 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %SQSUM1_data_addr_2 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="17">
<![CDATA[
entry:19 %SQSUM1_data_load_1 = load i17 %SQSUM1_data_addr_2

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:27 %add_ln182_1 = add i17 %add_ln182, i17 %pt_x_val_read

]]></Node>
<StgValue><ssdm name="add_ln182_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:30 %add_ln183 = add i17 %add_ln182, i17 %add_ln176

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="17">
<![CDATA[
entry:39 %SUM1_data_load = load i17 %SUM1_data_addr

]]></Node>
<StgValue><ssdm name="SUM1_data_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="17">
<![CDATA[
entry:40 %SUM1_data_load_1 = load i17 %SUM1_data_addr_2

]]></Node>
<StgValue><ssdm name="SUM1_data_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="17">
<![CDATA[
entry:13 %SQSUM1_data_load = load i17 %SQSUM1_data_addr

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="17">
<![CDATA[
entry:19 %SQSUM1_data_load_1 = load i17 %SQSUM1_data_addr_2

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="17">
<![CDATA[
entry:28 %zext_ln182_2 = zext i17 %add_ln182_1

]]></Node>
<StgValue><ssdm name="zext_ln182_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %SUM1_data_addr_3 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln182_2

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %SQSUM1_data_addr_3 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln182_2

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="17">
<![CDATA[
entry:35 %SQSUM1_data_load_2 = load i17 %SQSUM1_data_addr_3

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="17">
<![CDATA[
entry:39 %SUM1_data_load = load i17 %SUM1_data_addr

]]></Node>
<StgValue><ssdm name="SUM1_data_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="17">
<![CDATA[
entry:40 %SUM1_data_load_1 = load i17 %SUM1_data_addr_2

]]></Node>
<StgValue><ssdm name="SUM1_data_load_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="17">
<![CDATA[
entry:42 %SUM1_data_load_2 = load i17 %SUM1_data_addr_3

]]></Node>
<StgValue><ssdm name="SUM1_data_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sub_ln176 = sub i32 %SQSUM1_data_load, i32 %SQSUM1_data_load_1

]]></Node>
<StgValue><ssdm name="sub_ln176"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="17">
<![CDATA[
entry:31 %zext_ln183 = zext i17 %add_ln183

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %SUM1_data_addr_4 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %SQSUM1_data_addr_4 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="17">
<![CDATA[
entry:35 %SQSUM1_data_load_2 = load i17 %SQSUM1_data_addr_3

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="17">
<![CDATA[
entry:37 %SQSUM1_data_load_3 = load i17 %SQSUM1_data_addr_4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %sub_ln181 = sub i32 %SUM1_data_load, i32 %SUM1_data_load_1

]]></Node>
<StgValue><ssdm name="sub_ln181"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="17">
<![CDATA[
entry:42 %SUM1_data_load_2 = load i17 %SUM1_data_addr_3

]]></Node>
<StgValue><ssdm name="SUM1_data_load_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="17">
<![CDATA[
entry:44 %SUM1_data_load_3 = load i17 %SUM1_data_addr_4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %sub_ln177 = sub i32 %sub_ln176, i32 %SQSUM1_data_load_2

]]></Node>
<StgValue><ssdm name="sub_ln177"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="17">
<![CDATA[
entry:37 %SQSUM1_data_load_3 = load i17 %SQSUM1_data_addr_4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_3"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %sub_ln182 = sub i32 %sub_ln181, i32 %SUM1_data_load_2

]]></Node>
<StgValue><ssdm name="sub_ln182"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="17">
<![CDATA[
entry:44 %SUM1_data_load_3 = load i17 %SUM1_data_addr_4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %stddev = add i32 %SQSUM1_data_load_3, i32 %sub_ln177

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %mean = add i32 %SUM1_data_load_3, i32 %sub_ln182

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
entry:46 %sext_ln180 = sext i32 %mean

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="9">
<![CDATA[
entry:47 %shl_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %stddev, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="42" op_0_bw="41">
<![CDATA[
entry:48 %sext_ln185 = sext i41 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:49 %shl_ln185_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %stddev, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln185_1"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="38">
<![CDATA[
entry:50 %sext_ln185_1 = sext i38 %shl_ln185_1

]]></Node>
<StgValue><ssdm name="sext_ln185_1"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:51 %stddev_1 = add i42 %sext_ln185, i42 %sext_ln185_1

]]></Node>
<StgValue><ssdm name="stddev_1"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="42">
<![CDATA[
entry:52 %sext_ln159 = sext i42 %stddev_1

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:54 %stddev_2 = sub i64 %sext_ln159, i64 %mul_ln186

]]></Node>
<StgValue><ssdm name="stddev_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="113" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:55 %icmp_ln188 = icmp_sgt  i64 %stddev_2, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:56 %br_ln188 = br i1 %icmp_ln188, void %Stages, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
if.then:0 %trunc_ln189 = trunc i64 %stddev_2

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then:1 %call_ln189 = call void @cascadeClassifier_Pipeline_VITIS_LOOP_379_1, i32 %trunc_ln189, i32 %a_loc

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then:1 %call_ln189 = call void @cascadeClassifier_Pipeline_VITIS_LOOP_379_1, i32 %trunc_ln189, i32 %a_loc

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:2 %a_loc_load = load i32 %a_loc

]]></Node>
<StgValue><ssdm name="a_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln0 = br void %Stages

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
Stages:0 %stddev_0 = phi i32 %a_loc_load, void %if.then, i32 1, void %entry

]]></Node>
<StgValue><ssdm name="stddev_0"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
Stages:1 %haar_counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="haar_counter"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="32">
<![CDATA[
Stages:2 %stage_sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="stage_sum"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32">
<![CDATA[
Stages:3 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
Stages:4 %store_ln156 = store i5 0, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
Stages:5 %store_ln163 = store i64 0, i64 %stage_sum

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
Stages:6 %store_ln160 = store i32 0, i32 %haar_counter

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
Stages:7 %br_ln199 = br void %Filters

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
Filters:0 %i = load i5 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filters:1 %icmp_ln199 = icmp_ult  i5 %i, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filters:2 %add_ln199 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Filters:3 %br_ln199 = br i1 %icmp_ln199, void %cleanup.loopexit, void %Filters.split

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
Filters.split:2 %zext_ln199 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filters.split:5 %stages_array_addr = getelementptr i8 %stages_array, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="stages_array_addr"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
Filters.split:6 %stages_array_load = load i5 %stages_array_addr

]]></Node>
<StgValue><ssdm name="stages_array_load"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filters.split:16 %stages_thresh_array_addr = getelementptr i12 %stages_thresh_array, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="stages_thresh_array_addr"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="5">
<![CDATA[
Filters.split:17 %stages_thresh_array_load = load i5 %stages_thresh_array_addr

]]></Node>
<StgValue><ssdm name="stages_thresh_array_load"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
cleanup.loopexit:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
Filters.split:6 %stages_array_load = load i5 %stages_array_addr

]]></Node>
<StgValue><ssdm name="stages_array_load"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="5">
<![CDATA[
Filters.split:17 %stages_thresh_array_load = load i5 %stages_thresh_array_addr

]]></Node>
<StgValue><ssdm name="stages_thresh_array_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filters.split:0 %haar_counter_load = load i32 %haar_counter

]]></Node>
<StgValue><ssdm name="haar_counter_load"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Filters.split:1 %stage_sum_load = load i64 %stage_sum

]]></Node>
<StgValue><ssdm name="stage_sum_load"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
Filters.split:7 %zext_ln200 = zext i8 %stages_array_load

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filters.split:8 %icmp_ln200 = icmp_ne  i8 %stages_array_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
Filters.split:9 %empty = trunc i32 %haar_counter_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filters.split:10 %add_ln200 = add i8 %stages_array_load, i8 %empty

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="17" op_7_bw="32" op_8_bw="64" op_9_bw="13" op_10_bw="13" op_11_bw="14" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="4" op_28_bw="5" op_29_bw="4">
<![CDATA[
Filters.split:11 %call_ln200 = call void @cascadeClassifier_Pipeline_Filters, i32 %haar_counter_load, i64 %stage_sum_load, i8 %add_ln200, i32 %stddev_0, i8 %pt_y_val_read, i17 %pt_x_val_read, i32 %SUM1_data, i64 %stage_sum_1_loc, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11

]]></Node>
<StgValue><ssdm name="call_ln200"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filters.split:13 %haar_counter_2 = add i32 %zext_ln200, i32 %haar_counter_load

]]></Node>
<StgValue><ssdm name="haar_counter_2"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filters.split:14 %select_ln256 = select i1 %icmp_ln200, i32 %haar_counter_2, i32 %haar_counter_load

]]></Node>
<StgValue><ssdm name="select_ln256"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
Filters.split:18 %sext_ln256 = sext i12 %stages_thresh_array_load

]]></Node>
<StgValue><ssdm name="sext_ln256"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="7" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Filters.split:19 %conv2 = sitodp i32 %sext_ln256

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="151" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="17" op_7_bw="32" op_8_bw="64" op_9_bw="13" op_10_bw="13" op_11_bw="14" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="4" op_28_bw="5" op_29_bw="4">
<![CDATA[
Filters.split:11 %call_ln200 = call void @cascadeClassifier_Pipeline_Filters, i32 %haar_counter_load, i64 %stage_sum_load, i8 %add_ln200, i32 %stddev_0, i8 %pt_y_val_read, i17 %pt_x_val_read, i32 %SUM1_data, i64 %stage_sum_1_loc, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11

]]></Node>
<StgValue><ssdm name="call_ln200"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="6" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Filters.split:19 %conv2 = sitodp i32 %sext_ln256

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="5" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Filters.split:19 %conv2 = sitodp i32 %sext_ln256

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="154" st_id="23" stage="4" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Filters.split:19 %conv2 = sitodp i32 %sext_ln256

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="3" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Filters.split:19 %conv2 = sitodp i32 %sext_ln256

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="156" st_id="25" stage="2" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Filters.split:19 %conv2 = sitodp i32 %sext_ln256

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="157" st_id="26" stage="1" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Filters.split:19 %conv2 = sitodp i32 %sext_ln256

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="158" st_id="27" stage="14" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="159" st_id="28" stage="13" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="160" st_id="29" stage="12" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="161" st_id="30" stage="11" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="162" st_id="31" stage="10" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="163" st_id="32" stage="9" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="164" st_id="33" stage="8" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="165" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Filters.split:12 %stage_sum_1_loc_load = load i64 %stage_sum_1_loc

]]></Node>
<StgValue><ssdm name="stage_sum_1_loc_load"/></StgValue>
</operation>

<operation id="166" st_id="34" stage="7" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:15 %conv = sitodp i64 %stage_sum_1_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="167" st_id="34" stage="7" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="168" st_id="35" stage="6" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:15 %conv = sitodp i64 %stage_sum_1_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="169" st_id="35" stage="6" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="170" st_id="36" stage="5" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:15 %conv = sitodp i64 %stage_sum_1_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="171" st_id="36" stage="5" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="172" st_id="37" stage="4" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:15 %conv = sitodp i64 %stage_sum_1_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="173" st_id="37" stage="4" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="174" st_id="38" stage="3" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:15 %conv = sitodp i64 %stage_sum_1_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="175" st_id="38" stage="3" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="176" st_id="39" stage="2" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:15 %conv = sitodp i64 %stage_sum_1_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="177" st_id="39" stage="2" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="178" st_id="40" stage="1" lat="7">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:15 %conv = sitodp i64 %stage_sum_1_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="14">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:20 %mul = dmul i64 %conv2, i64 0.4

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="180" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:21 %bitcast_ln256 = bitcast i64 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln256"/></StgValue>
</operation>

<operation id="181" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filters.split:22 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln256, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="182" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="52" op_0_bw="64">
<![CDATA[
Filters.split:23 %trunc_ln256 = trunc i64 %bitcast_ln256

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="183" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
Filters.split:24 %bitcast_ln256_1 = bitcast i64 %mul

]]></Node>
<StgValue><ssdm name="bitcast_ln256_1"/></StgValue>
</operation>

<operation id="184" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filters.split:25 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln256_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="185" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="52" op_0_bw="64">
<![CDATA[
Filters.split:26 %trunc_ln256_1 = trunc i64 %bitcast_ln256_1

]]></Node>
<StgValue><ssdm name="trunc_ln256_1"/></StgValue>
</operation>

<operation id="186" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filters.split:27 %icmp_ln256 = icmp_ne  i11 %tmp_s, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="187" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
Filters.split:28 %icmp_ln256_1 = icmp_eq  i52 %trunc_ln256, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_1"/></StgValue>
</operation>

<operation id="188" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Filters.split:30 %icmp_ln256_2 = icmp_ne  i11 %tmp_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln256_2"/></StgValue>
</operation>

<operation id="189" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
Filters.split:31 %icmp_ln256_3 = icmp_eq  i52 %trunc_ln256_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_3"/></StgValue>
</operation>

<operation id="190" st_id="41" stage="4" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:34 %tmp_4 = fcmp_olt  i64 %conv, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="191" st_id="42" stage="3" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:34 %tmp_4 = fcmp_olt  i64 %conv, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="192" st_id="43" stage="2" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:34 %tmp_4 = fcmp_olt  i64 %conv, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="193" st_id="44" stage="1" lat="4">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filters.split:34 %tmp_4 = fcmp_olt  i64 %conv, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="194" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filters.split:3 %speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 25, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln160"/></StgValue>
</operation>

<operation id="195" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filters.split:4 %specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln199"/></StgValue>
</operation>

<operation id="196" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filters.split:29 %or_ln256 = or i1 %icmp_ln256_1, i1 %icmp_ln256

]]></Node>
<StgValue><ssdm name="or_ln256"/></StgValue>
</operation>

<operation id="197" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filters.split:32 %or_ln256_1 = or i1 %icmp_ln256_3, i1 %icmp_ln256_2

]]></Node>
<StgValue><ssdm name="or_ln256_1"/></StgValue>
</operation>

<operation id="198" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filters.split:33 %and_ln256 = and i1 %or_ln256, i1 %or_ln256_1

]]></Node>
<StgValue><ssdm name="and_ln256"/></StgValue>
</operation>

<operation id="199" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filters.split:35 %and_ln256_1 = and i1 %and_ln256, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln256_1"/></StgValue>
</operation>

<operation id="200" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Filters.split:36 %br_ln256 = br i1 %and_ln256_1, void %for.inc273, void %if.then270

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="201" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc273:0 %store_ln156 = store i5 %add_ln199, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="202" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc273:1 %store_ln163 = store i64 %stage_sum_1_loc_load, i64 %stage_sum

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="203" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc273:2 %store_ln160 = store i32 %select_ln256, i32 %haar_counter

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="204" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
for.inc273:3 %br_ln199 = br void %Filters

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="205" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="5">
<![CDATA[
if.then270:0 %zext_ln257 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="206" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then270:1 %sub_ln257 = sub i6 0, i6 %zext_ln257

]]></Node>
<StgValue><ssdm name="sub_ln257"/></StgValue>
</operation>

<operation id="207" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="and_ln256_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
if.then270:2 %br_ln257 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="208" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln256_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
cleanup:0 %retval_0 = phi i6 %sub_ln257, void %if.then270, i6 1, void %cleanup.loopexit

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln256_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="6">
<![CDATA[
cleanup:1 %ret_ln262 = ret i6 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln262"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
