=== Interaction 1 ===
Prompt:
\n~~~~~~~~~~\nHistory: \n~~~~~~~~~~\nCurrent Step #0, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: \nNotes: \nYour previous command was: . Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 2 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\n~~~~~~~~~~\nCurrent Step #1, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n\nNotes: \nYour previous command was: ```SUMMARY\nreal-time edge image classification optimization\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 3 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\n~~~~~~~~~~\nCurrent Step #2, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---Pushing Joint Image Denoising and Classificationto the EdgeThomas C. Markhorst* , Jan C. Van Gemert, and Osman S. KayhanCV Lab, Delft University of Technology{t.c.markhorst}@tudelft.nlAbstract. In this paper, we jointly combine image classification andimage denoising, aiming to enhance human perception of noisy imagescapturedbyedgedevices,likelow-lightsecuritycameras.Insuchsettings,it is important to retain the ability of humans to verify the automaticclassification decision and thus jointly denoise the image to enhance hu-man perception. Since edge devices have little computational power, weexplicitly optimize for efficiency by proposing a novel architecture thatintegrates the two tasks. Additionally, we alter a Neural ArchitectureSearch (NAS) method, which searches for classifiers to search for theintegrated model while optimizing for a target latency, classification ac-curacy, and denoising performance. The NAS architectures outperformour manually designed alternatives in both denoising and classification,offering a significant improvement to human perception. Our approachempowers users to construct architectures tailored to domains like med-ical imaging, surveillance systems, and industrial inspections.Keywords: ImageDenoising \xb7 NeuralArchitectureSearch \xb7 ImageClassification1 IntroductionThe intersection of edge devices, such as security cameras, and deep learninghas sparked an interest in optimizing neural networks for inference time, furtherreferred to as latency. Common tasks to optimize for such efficiency are objectclassification and object detection, which unlock automatic recognition. How-ever, in noisy settings, the recognition accuracy might not be perfect and it isimportant to allow the ability to validate the automatic recognition by humaninspection. Thus, in addition to automatic recognition, the perceptual qualityof the processed image is equally significant. In particular, this is relevant forimages containing noise, which can arise from various sources such as low-lightconditions, sensor noise, or other recording conditions. We focus on using anefficient model that can be used on the edge with the aim of enhancing humanperception for validating the recognition output of noisy images.Domains relying on human image perception but challenged by noisy im-ages, like medical imaging [26], surveillance systems [35], and industrial in-arXiv:2409.08943v1  [cs.CV]  13 Sep 2024--- Page 2 ---2 T.C. Markhorst et al.(a) (b) (c) (d) Cls: HumanFig. 1:We take a noisy image (a), which can be interpreted as an animal (b) orhuman (c). We denoise and classify the image (a), aiming to improve human perceptionresulting in (d). Note, in a real application (b) and (c) would not be available, whichincreases the difficulty of interpreting the noisy image.Artist: DALL-E-2 [31]spections [11], can benefit from recently proposed denoising Convolutional Neu-ral Networks (CNNs) [15,48]. As CNNs denoise better than traditional meth-ods[8,14].FastCNN denoisers[13,49]arerequired toaccommodatethe real-timerequirement of the affected domains. However, denoisers are not able to removeall noise, which is not always enough for human image perception.We further improve human understanding of the image by combining de-noising with machine perception, like image classification. From the Human-Computer Cooperation strategies in [41], we use the Classifier as Aid to Human.Where the image classifier can be used as a direct advisor or an independentagent to the security guard, the latter being analogous to a second opinion inmedical diagnosis. In different use cases, fusing skills of humans and computershas been shown to improve performance beyond using only one type [2,24,41].Therefore, we investigate models that can leverage the benefits of both denoisingand classification to enhance human understanding in real time.A model combining both denoising and classification is studied in [21], fo-cusing on denoising performance. In addition, we optimize for efficiency, whichis required for edge devices, and classification. Our efficiency definition is basedon two elements: (i) latency reduction while (ii) retaining denoising performanceand classification accuracy. These elements could be optimized using indepen-dent classification and denoising models. However, we propose an architecturecombining the tasks more efficiently.First, we employ established model design approaches to enhance indepen-dent denoising and classification models, such as model scaling [25,37] and ef-ficient operators [33]. Although the models are optimized, they still operateseparately, resulting in unnecessary overhead. Hence we propose and comparetwo methods that join both tasks, yielding a novel and efficient architecture.Adjusting this architecture for each device and desired latency can be labori-ous and requires expert knowledge. These issues have recently garnered interest,leadingtotheemergenceofnewautomatedarchitecturesearchtechniques,whichhave achieved competitive results in image classification [38,42]. Moreover, re-cent Neural Architecture Search (NAS) approaches incorporate latency in their--- Page 3 ---Pushing Joint Image Denoising and Classification to the Edge 3loss function, enabling the design of architectures tailored to specific latencyrequirements [16,19,42]. Combining NAS with the proposed architecture pro-vides a seamless and efficient approach to designing denoising and classificationmodels for diverse use cases.We find that our proposed efficiency-focused architecture consistently out-performs our more straightforward one. This is observed for both the manuallyand NAS designed models. In addition, our NAS models significantly outperformthe manually designed ones in denoising and classification performance.We have the following contributions. (i) We introduce a novel architecture toefficiently combine denoising and classification. The novelty lies in sharing an en-coder between the denoiser and the classifier. (ii) We propose modifications to anexisting NAS method for classification [19] to stabilize its search, improving theperformance of the found architectures. (iii) We extend an existing NAS methodto search for a model that combines denoising and classification, optimized fora target latency, classification accuracy, and denoising performance.Since no prior work proposes a joint efficient model for denoising and classi-fication, we study the tasks both separately and joint in Sec. 3. The findings areused as expert knowledge to construct the NAS method in Sec. 4.12 Related workDenoising. Image denoising aims to reconstruct a clean imagex from its ob-served noisy varianty. This relation can be formulated asy = x + n, where weassume n to be additive white Gaussian noise (AWGN). Neural network-baseddenoisers offer faster inference and good performance compared to traditionaldenoising methods like BM3D [8] and WNNM [14]. The interest in deep learningfor denoising started with DnCNN [48], a simple Convolutional Neural Network(CNN). Encoder-decoder architectures became popular due to their efficienthierarchical feature extraction. Specifically, UNet [32] whose skip-connectionsbetween the encoder and decoder enhance the denoising process as shown infollow-up methods [15,23,29]. The interest in the UNet structure continues withtransformer architectures [12,39]. In this paper, our denoisers are based on UNet,ensuring our findings can translate to most related work.Efficient classification. Optimization for efficiency is generally achievedby either compressing pre-trained networks [28] or designing small networks di-rectly [33,38]. We focus on efficient design, for which handcrafted models andneural architecture search (NAS) play essential roles. Studies proposing hand-crafted models often introduce efficient operators [17,33,50] or scaling meth-ods [37]. These efficient operators are used in NAS methods [38,42] aiming for theautomated design of efficient neural networks. Such an operator is the invertedresidual with a linear bottleneck (MBConv), as introduced in MobileNetV2 [33].In our models, we study scaling methods and MBConv\u2019s efficiency characteristic.Neural Architecture Search.The use of reinforcement learning (RL) forneural architecture search introduced efficient architectures with competitive1 Project site:https://thomas-markhorst.github.io--- Page 4 ---4 T.C. Markhorst et al.classification performance [16,30,36,38]. However, their discrete search space iscomputationally expensive. Differentiable NAS (DNAS) methods [3,22,42] sig-nificantly reduce this cost by relaxing the search space to be continuous usinglearnable vectors\u03b1 for selecting candidate operations, which allows for gradient-based optimization. The popularity of DNAS started with DARTS [22], whichsearches a cell structure. Due to the complex design and repetitiveness through-out the network of the cell structure, follow-up works [19,42] search operatorsfor every layer instead of constructing repeating cells.Pitfalls of DNAS are the collapse of search into some fixed operations and aperformance drop when converting from the continuous search network to thediscretized inference network [6,45,46]. TF-NAS [19] addresses these issues withan adaptation in the search algorithm, which lets the search model mimic thediscrete behavior of the inference model. In addition, TF-NAS searches an archi-tecture with a target latency by adding a latency loss to the search optimization.Because of these properties, we use TF-NAS as a baseline for our NAS study.Existing NAS methods for denoising are either not reproducible [27], have acell-based search space [47], or do not have an encoder-decoder [5] architecture.Instead, we use a layer-based search space and encoder-decoder structure.Jointclassificationanddenoising. In[43],thepositiveinfluenceofdenois-ing methods on classification performance is discussed. Moreover, [21] proposeda joint model where a VGG classifier [34] is attached to a denoiser similar toUNet.Thismethod[21]reportsaqualitativeimprovementofthedenoisedimageswhen adding the classification loss to the denoiser\u2019s optimization, whereas [43]reports a quantitative improvement. Although these models denoise and classifywell, they are not optimized for efficiency. In this paper, we design a joint imagedenoising and classification method for edge devices.3 Exploiting Expert KnowledgeWe start in a controlled setting with separate baseline models for classificationand denoising. Additionally, methods to increase their respective efficiency arestudied, resulting in a reduced version of the baseline denoiser and classifier.Both the construction and efficiency improvement of the models are describedin Suppl. A, where a UNet (Fig. 2) and simple 2-block CNN (Fig. 2.i and 2.ii)are used as baseline denoiser and classifier respectively. This section describeshow the different sizes of the classifiers and denoisers are used to study joiningmethods and their efficiency.Dataset & settings. For the experiments in this section, we generate acontrolled synthetic data set to study the behavior of the classifier and denoiserwhen applying model scaling, replacing the convolutional operations, and com-bining both models. The dataset consists of 30k images, each with a randomconstant background in a gray tint [0.1 - 0.3] with two randomly placed non-overlapping MNIST [10] digits. We use two digits to increase the complexity ofthe denoising task. For experiments including classification, the two digits areextracted from the image using ground truth locations. These extracted digits--- Page 5 ---Pushing Joint Image Denoising and Classification to the Edge 5U-Net denoiser (i) Sequentiald=3\u22c5bm\u22c5b(ii) IntegratedEncoderDecoderClassi\ufb01erLinearConvMax poolSkipUpConvorc=2Fig. 2:A UNet, with hyperparameters base feature map width (b), depth (d), channelmultiplier (m) and convolutions per layer (c). For the joint model either attach theclassifier to form (i) the Sequential model or (ii) the Integrated model.are separately used as input for the classifier. In the experiments where noiseis required, for either denoising or noisy classification, synthetic Gaussian noiseis added. This noise is zero mean, and the intensity of the noise is controlledusing the standard deviation (\u03c3) of the distribution. Fig. 3a shows a sample,and Fig. 3b its noisy variant. To test the model behavior on an extensive noiserange, every model is trained and tested on eleven\u03c3 values evenly spaced on theinterval [0, 1] (Tabs. 1, 7 and 8). The models are trained using Adam optimizerwith 1E-3 learning rate (LR), plateau LR scheduler, and 100 epochs.Since the experiments with the controlled data set are not targeted at aspecific device, the metric defining efficiency should not depend on a device.Such a metric is computational power, most commonly defined as Floating PointOperations (FLOPs), which we use as the primary metric. Despite being devicedependent, we assess latency as a secondary metric. The latency is measuredwith a batch size of 32, 100 warm-up inference passes and averaged over 1000inference passes. Classification performance is quantified using accuracy, whilefordenoisingperformancethePeakSignal-to-NoiseRatio(PSNR)andStructuralSimilarity Index (SSIM) metrics [40] are used. Higher is better for all our metrics.3.1 Joint model: DC-NetExperimentalsetup. Weconstructabaselineandreducedjointmodel,Denoising-Classifying Network (DC-Net). Both the baseline and reduced DC-Net use thesame classifier (MB2.5-M Suppl. A). Whereas UNet-S and UNet are used for thereduced and baseline DC-Net respectively.Forjoiningthedenoiserandclassifier,weproposetwomodels:(i)aSequentialmodel where the classifier is attached after the denoiser (Fig. 2.i), and (ii) anIntegrated model, the classifier is attached to the UNet encoder (Fig. 2.ii). Forthe Integrated model, classification and denoising branches share the encoder.The benefits of the Integrated model could come in threefold. First, using ashared encoder removes the need for a second large classifier, as in the Sequen-tial method. Second, the decoder and classifier branches could run in parallelcompared to running sequentially, which can result in lower latency. Thirdly, the--- Page 6 ---6 T.C. Markhorst et al.(a) GT (b) \u03c3=0.8 (c) Int. S (d) Seq. S (e) Int. L (f) Seq. LFig. 3:Ground-truth sample (a), which is the target for the denoiser when given noisyimage (b). S stands for the reduced model and L for the baseline. (c-f) are the croppeddenoised outputs for input (b) and the red squares indicate the zoomed-in regions. Forhigher noise levels, the denoising performance of the Sequential model is worse thanthe Integrated model.decoder is only optimized for denoising, since the optimization of the classifierdoes not influence it anymore. It can result in better image quality.The models are trained using a weighted combination of the Cross-Entropyand Charbonnier loss [1,20] (Eq. 1). We report the metrics averaged over all 11noise levels,\u03c3 in [0, 1].L = 0.1 \xb7 LCE + 0.9 \xb7 LChar (1)Exp 1. Integrated vs. Sequential.Which joining method performs betterfor the baseline, and does the same conclusion hold when reducing its size?We compare theSequential and Integrated models. In Tab. 1, we see that forboth the baseline and reduced DC-Net models, the Integrated version performssignificantly better at denoising, while the Sequential version performs better atclassification. The difference in denoising performance is visualized in Fig. 3. Wesee that both the reduced (3c) and baseline (3e) Integrated models reconstructthe digit clearly. Whereas both sizes of the Sequential model (3d and f) fail toreconstruct the digit.Conclusion. The integrated model has a slightly lower classification accu-racy compared to the Sequential model, yet it has superior performance in termsof image quality. When aiming for improved human perception, it is still requiredfor the human to see the content of the image. Therefore, the Integrated modelis more suitable for joint denoising and classification and is called DC-Net.Table 1:Comparison of the reduced and baseline joint models. Both the Integratedand Sequential methods trained on the synthetic noise dataset. The integrated modelperforms significantly better in denoising and slightly worse in classification. The inte-grated model also scales down better.DC-Net Type FLOPs (M) \u2193 Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191 Acc. (%)\u2191BaselineIntegrated 1301.8 7.14 32.8 0.97 88.1Sequential 1302.1 7.55 27.1 0.95 89.6ReducedIntegrated 51.2 2.41 29.9 0.97 86.2Sequential 51.5 2.83 25.2 0.92 87.6--- Page 7 ---Pushing Joint Image Denoising and Classification to the Edge 70 25 50 75Epochs0.00.20.40.60.8 valueLearned MB-k3-e3MB-k3-e6MB-k5-e3MB-k5-e60 25 50 75EpochsRemoved Fig. 4: Stage-5:block-4\u2019s\u03b1 values for Removed andLearned \u03b2. Search is morestable when\u03b2 is removed.6.0 8.0 12.0T arget Latency (ms)85.085.586.086.587.087.588.088.5Accuracy (%)# Operations468Fig. 5: Acc for differentsearch spaces, showed fordifferent target latencies.Using fewer operations isthe most robust.7.2 7.4 7.6 7.8 8.0 8.2 8.4 8.6Latency (ms)84.084.585.085.586.086.587.087.588.0Accuracy (%)TF-NAS CResNet-18MobileNetV2C-NAS M (ours)Fig. 6: Comparing clas-sifiers with similar la-tency on Imagenet100.Our model outperformsother methods.4 Neural Architecture SearchWe follow similar experimentation strategies as in the previous section. TF-NAS [19] is used to construct a classifier, which we use as a basis for our denoiserand joint model. All our proposed models in this Section contain searchableblocks, the models and which parts are searchable are defined in Figure 7.Dataset & settings.The following experiments are conducted on Imagenet[9], randomly cropped to 224x224 pixels. To reduce search and training time, 100classes (Imagenet 100) from the original 1000 classes were chosen, as in [19]. Inthe experiments requiring noise, Gaussian noise is sampled uniformly with acontinuous range of\u03c3 in [0, 1] (Tabs. 2, 3, 4, 5 and 6).The models are searched using SGD with momentum, 2E-2 LR with 90epochs. Afterward, the found architecture is trained from scratch with 2E-1 LRfor 250 epochs. All other settings are similar to [19]. The loss function dependson the task of the experiment, Cross-Entropy with label smoothing for classifi-cation (LCE), combined Charbonnier and SSIM losses for denoising (LDen), anda weighted combination for the joint model (LBoth), see Eq. 2, 3.LDen = 0.8 \xb7 LChar + 0.2 \xb7 LSSIM (2)LBoth = 0.1 \xb7 LCE + 0.9 \xb7 LDen (3)Since our NAS method uses a latency look-up table constructed for our de-vice, these experiments target a specific device, GeForce RTX 3090 GPU. There-fore latency is suitable for defining efficiency in the NAS experiments.4.1 Classification: C-NASExperimental Setup.Since TF-NAS [19] learns\u03b2\u2019s to control the number ofconvolutional operators per stage,\u03b2\u2019s can reduce the model size. However, in--- Page 8 ---8 T.C. Markhorst et al.the models proposed by [19], only 2 out of 24 stages are reduced by\u03b2. So the\u03b2\u2019s have little effect on the found architectures, yet they make the search spacemore complex. Therefore, we propose a version of TF-NAS where the\u03b2\u2019s areremoved so that all convolutional blocks are used.The candidate operations in the search space of TF-NAS are MBConvs with8 different configurations, see Suppl. B. The configurations differ in kernel size,expansion rate, and in- or excluding a squeeze- and excitation layer (SE) [18].The classification experiments are performed using data without noise, asthe aim is to examine the NAS method, which is designed for clean images.We investigate key components of TF-NAS and try to improve its stability andclassification performance.Exp 1. Learned vs. Removed\u03b2. We conduct an experiment to study theeffect of removing\u03b2 on the search quality. The SE-layer is excluded from thecandidate blocks, halving the search space to ensure the number of candidateoperations does not cause search instability. We set a low target latency of 6ms, as learning\u03b2 should have a positive effect on small networks. For both thelearned and removed settings, we run two searches, search 1 and 2.Fig. 4 shows that when\u03b2 is learned, the\u03b1\u2019s selecting a candidate operationoscillate and therefore do not decide on an architecture. Whereas with Removed\u03b2, the search is stable. This stability is reflected in the performance, as theaverage accuracy of the Removed\u03b2 models is 86.3%, compared to 84.2% forLearned \u03b2. The separate results for each model are shown in Suppl. C.Exp2.Numberofoperatorsinsearchspace. Doesreducingthenumberof operators during search positively influence the performance of the foundmodels? We test this by comparing the performance of architectures searchedwith three different search space sizes, {4, 6, or 8} operations, defined in Suppl.B. For each of these search spaces, three different latency targets are used: {6,8, and 12} ms.In Fig. 5, we see that for lower target latencies, 6 and 8 ms, using feweroperations in the search space does not alter performance significantly. Whentargeting 12 ms latency, reducing the number of operations in the search spacedoes show a significant improvement. Additionally, we find that when using thelarger search spaces, the operators from the small search space are still preferredfor lower latencies.Exp 3. Compare with original TF-NAS.How do architectures foundusingourproposedchangestoTF-NASperformcomparedtomodelswithsimilarlatency? We compare our model, C-NAS M, with TF-NAS C, MobileNetV2,and ResNet-18. MobileNetV2 our model have similar latency, architecture, andoperator types. ResNet only differs in that it uses the Conv operator. We includethese standard baseline architectures to indicate where C-NAS, see Fig. 7.i,stands on Imagenet100.Fig. 6 shows that the model found using our method has lower latency yethigher accuracy than TF-NAS C as proposed in [19]. The model is searchedwith target latency 8.0. We observe that our search method is able to find amodel that matches its target latency. Although ResNet-18 and MobileNetV2--- Page 9 ---Pushing Joint Image Denoising and Classification to the Edge 9run faster than our model, our classification accuracy is superior, especially whencompared to ResNet-18, which only uses Convs.Conclusion. By Removing \u03b2 and reducing the number of operators usedin the search, the search stability increases, and we find architectures that havebetter accuracy. An architecture found using our changes classifies better thana TF-NAS architecture with similar latency.The comparison between our model and ResNet-18 shows that our searchspace is able to compete with widely accepted Conv-based classifiers. Moreover,our model performs on par with MobileNetV2, a manually designed classifierusing MBConvs.4.2 Denoising: D-NASExperimental setup.To construct a denoiser, D-NAS (Fig. 7.ii), we use thefirst six stages of a found C-NAS classifier, which has four levels of resolution.Afterwards, we attach a UNet style decoder by using both a transposed convo-lution and two normal convolutions for each decoder level. Like UNet, we alsoadd skip connections between the encoder and decoder layers. The decoder isnot searched.Exp 1. D-NAS vs UNet denoiser.Does our denoiser D-NAS performsimilarly to the UNet denoisers? For this experiment, we use UNet-S (Sec. A.2){d = 4,b = 8,c = 2,m = 1.5}, with a latency of 9.2 ms and the larger UNet-M,{d = 4, b = 16, c = 2, m = 2} with a latency of 16.9 ms. We compare themwith our D-NAS M, with similar latency.Table 2:Comparison of D-NAS and UNet variants for denoising. D-NAS outperformsslightly faster UNet-S, but UNet-M denoises best at the cost of 45% higher latency.Model UNet params:Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191d b mUNet-S 4 8 1.5 9.2 25.0 0.69UNet-M 4 16 2 16.9 25.9 0.72D-NAS M - - - 11.6 25.6 0.71Tab. 2 shows that D-NAS M outperforms UNet-S by 0.6 dB PSNR and 2%SSIM, at the cost of 2.4 ms latency. However, the 7.7 ms slower UNet variant,UNet-M, denoises better than our proposed model, by 0.3 dB and 1% SSIM.Conclusion. D-NAS performs similarly to our baseline UNets. ThereforeD-NAS is a suitable denoising architecture and it can form the backbone of ourIntegrated model.4.3 Joint Model: DC-NASExperimental setup. To construct the joint model, we use the Integratedsetup. The Integrated model, DC-NAS, is constructed similarly to D-NAS. We--- Page 10 ---10 T.C. Markhorst et al.Table 3:Comparison of DC-NAS models searched for three different latencies, withtheir corresponding C-NAS model, classifier baseline, and denoiser baseline. Our Inte-grated models perform similar or better than their corresponding baselines, with theadvantage of having a joint denoising and classification network. *See Suppl. A.2.Model Type Lat. (ms) \u2193 Classification DenoisingAcc. (%)\u2191 PSNR\u2191 SSIM\u2191MobileNetV3 [16] Classifier 4.9 70.4 - -C-NAS S (ours) Classifier 5.9 73.5 - -UNet-S* [32] Denoiser 9.2 - 25.0 0.69DC-Net S (ours) Integrated 10.0 61.9 24.5 0.68DC-NAS S (ours) Integrated 10.3 74.3 25.4 0.70EfficientNetV2-b0 [38] Classifier 9.0 75.4 - -C-NAS M (ours) Classifier 7.9 75.5 - -LPIENet 0.25x [7] Denoiser 12.7 - 24.1 0.65DC-NAS M (ours) Integrated 13.7 76.0 25.4 0.70EfficientNetV2-b1 [38] Classifier 11.8 76.7 - -C-NAS L (ours) Classifier 12.0 76.0 - -UNet-M* [32] Denoiser 16.9 - 25.9 0.72LPIENet 0.5x [7] Denoiser 19.8 - 24.7 0.68DC-NAS L (ours) Integrated 17.9 76.4 25.2 0.70connect the decoder after the first six stages of C-NAS (Fig. 7, but still use theremaining C-NAS stages(Fig. 7.iii)) as a classification branch. The design choicesfor DC-NAS are discussed in the ablations study (Sec. 4.4).Using our search method, we search for DC-NAS models of three differentsizes{S,M,L}.ApartfromourmanuallydesignedIntegratedmodel,wecompareour searched models with separate state-of-the-art classifiers and denoisers, asthere are no existing models that jointly optimize denoising, classification, andefficiency. For each DC-NAS model, we also separately train the classifier (C-NAS) to evaluate the influence of joint denoising. The classifier and denoiserbaselines are chosen to have similar latency as the C-NAS or D-NAS model onwhich the corresponding DC-NAS is based.Results. We discuss the results in Tab. 3 in three separate sections for thedifferent target latencies. Our smallest Integrated model, DC-NAS S, outper-forms both of its classifier baselines MobileNetV3 and C-NAS S. Note, that thelatter shows that the classifier, C-NAS S, performs better when integrated intoDC-NAS S. Moreover, our Integrated model denoises better than its baselineUNet-S (Suppl. A). DC-NAS S also significantly outperforms our manually de-signed DC-Net S (Reduced), which is the only Integrated baseline. We displaythe denoising results of DC-Net, UNet-S, and DC-NAS S in Fig. 8. We observebetter denoising on smooth areas, sharper edges, and more realistic color recon-struction for DC-NAS S.The results of DC-NAS M follow a similar pattern, where our DC-NAS out-performs its baseline denoiser and classifier, using C-NAS M in the Integratedmodel boosts accuracy by 0.5%. When comparing DC-NAS M to DC-NAS S,--- Page 11 ---Pushing Joint Image Denoising and Classification to the Edge 11Decoder 4(iii) Integrated3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearDecoder 4Decoder 3Decoder 2Decoder 1(ii) D-NAS3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearC-NAS(iv) SequentialDecoder 4Decoder 1-4:Up ConvConcatenate Conv x2(i) C-NASEncoder - SearchableEncoder - Manually pickedDecoder - Manually pickedFig. 7:C-NAS and D-NAS architecture. Connecting block (iii) for DC-NAS and block(iv) for DC-NASseq. During search models with various latencies can be obtained. Onlythe orange stages are searchable in the encoder and classifier.the classification performance improves by 1.7%, yet the denoising performanceplateaus. LPIENet denoises the worst. Comparing DC-NAS M\u2019s denoising per-formance to 3.2 ms slower UNet-M we observe slightly worse denoising perfor-mance. However, our Integrated model denoises and classifies with lower latency.For DC-NAS L, we observe that both the classification and denoising baselineslightly outperform our Integrated model. EfficientNetV2-b1 has 0.3% higherclassification accuracy than DC-NAS L, and UNet-M improves with 0.7 dBPSNR and 2% SSIM. However, our Integrated model performs both denoisingand classification at a similar latency as UNet-M, which only denoises. Whencomparing DC-NAS L with DC-NAS M, we again note an improvement in classi-fication performance. However, the PSNR score drops by 0.2 dB while the moreimportant SSIM score remains at 0.70.Conclusion. Our results demonstrate that the proposed DC-NAS modelsperform similar or better than their denoising and classification baselines fortheir target latency. In addition, the searched model performs better than ourmanually designed joint denoiser and classifier.4.4 Ablation StudyExp 1. Encoder search.C-NAS forms the encoder of DC-NAS and containsthe searchable operations within DC-NAS. We test multiple search approaches:--- Page 12 ---12 T.C. Markhorst et al.(i) using clean images, and (ii) using noisy images. For both approaches, wesearch the encoder using only classification lossLCls. In addition, we also searchthe DC-NAS encoder on noisy images using the combined denoising and classi-fication lossLBoth. Therefore it searches for the optimal encoder for both taskswithin the Integrated model DC-NAS. Regardless of the search method, thefound models are trained using noisy images and the combined loss.Tab. 4, shows that when usingLCls with noisy images during search improvesclassification accuracy by 0.3%. Surprisingly, the denoising performance is thesame. Using both the denoising and classification objectives during the searchreduces the classification accuracy. Caused by the denoising loss complicatingthe search, without improving denoising performance. Therefore, we search ourDC-NAS models by only usingLCls loss.Exp 2. Compare Integrated vs. Sequential.We compare DC-NAS andDC-NASseq models with similar latency. Where DC-NASseq is our Sequentialmodel, which is constructed by attaching C-NAS to the output of D-NAS, seeFig. 7.iv. Since the searched classifier is used twice in DC-NASseq, the Sequen-tial model has a higher latency than the Integrated variant. To counter this, asmaller C-NAS model is used in both the encoder and classifier of DC-NASseq.The classifier, C-NAS, used to construct DC-NASseq L has a latency of 6.7 ms.Whereas in DC-NAS L, the classifier has a latency of 12 ms. Note, that thesemodels were searched by using clean instead of noisy images, as this holds forboth models it is still a fair comparison.We see that both models have similar latency and the same classification ac-curacy, however, DC-NAS L improves denoising performance with 0.5 dB PSNRand 1% SSIM (Tab. 5). This improvement is caused by DC-NAS L\u2019s Integrateddesign as this allows for a bigger encoder without increasing latency.Table 4:Different search strategies for DC-NAS, using (i) clean or noisy images and(ii) LCls or LCls + LDen. Searching onNoisy images with onlyLCls performs best.Search Lat. (ms) Acc. (%)\u2191 SSIM\u2191 PSNR\u2191Images LossClean LCls 13.9 75.7 25.4 0.70Noisy LCls 13.7 76.0 25.4 0.70Noisy LBoth 13.8 75.5 25.4 0.70Exp 3. Decoder tuning.The DC-NAS models found in Tab. 3 and 5, havesimilar denoising performance. These models differ only in the type of MBConvsthat are selected during search in the encoder. We test the hypothesis if thedenoising performance is influenced by adjusting the operators in the decoderwhile retaining the latency. DC-NAS M is used as a basis in this experiment. Weconstruct three alternatives. First, the convolutional operators in the decoderare replaced with MBConvs (MB-k3-e3) [33], which significantly increases thelatency of the model. To account for this, we scale down the decoder by (i)--- Page 13 ---Pushing Joint Image Denoising and Classification to the Edge 13Table 5:Comparing Sequential and Integrated DC-NAS, classification performance issimilar, yet the Integrated model is faster and denoises better.Model Lat. (ms) Acc. (%) \u2191 PSNR\u2191 SSIM\u2191DC-NASseq L 18.3 76.0 25.0 0.69DC-NAS L 17.9 76.0 25.5 0.70(a) \u03c3=0.1 (b) DC-Net (c) UNet-S (d) DC-NAS (e) Ground Truth(f) \u03c3=0.2 (g) DC-Net (h) UNet-S (i) DC-NAS (j) Ground TruthFig. 8:Denoising performance of DC-NAS S and its baselines. Left to right: noisyimage, the denoiser outputs of size S, and the clean image. Comparing (d) and (b,c),we see better performance in smooth areas and more correct colors in (d). With (i)and (g), we observe a better color reconstruction for (i). Moreover, (i) has less artifactsthan (h). Hence, DC-NAS S denoises better than the other denoisers of similar latency.using 1 instead of 2 convolutional operations (MBConv) per layer or (ii) using 3instead of 4 decoder layers.In Tab. 6, we see that using the MBConvs compared to Convs improves thedenoising performance. However, at the cost of a 14 ms latency increase, onlycaused by the MBConv decoder. When reducing the complexity of the MBConvdecoder with1 operatorand 3 layers, the denoising performance reduces to theoriginal level again, but the latency is still higher than for DC-NAS M whichhas only standard convolutional layers in the decoder block.Conclusion. We have seen that the Integrated combining method outper-forms its Sequential counterpart in denoising. To construct the integrated model(DC-NAS), we find that searching for a classifier on noisy data, without takingthedenoisingobjectiveintoaccountresultsinthebestclassificationperformance.--- Page 14 ---14 T.C. Markhorst et al.Table 6: The influence of altering the Conv operators in the DC-NAS M decoderto MBConv and scaling down the MBConv alternative by reducing the number ofoperators or decoder layers. Using the standard convolutional layers is more efficient.Decoder Lat. (ms) Acc. (%)\u2191 PSNR\u2191 SSIM\u2191Operator ScalingConv - 13.7 76 25.4 0.70MBConv - 27.7 75.5 25.8 0.71MBConv 1 operator 16.4 75.4 25.3 0.70MBConv 3 layers 22.1 75.1 25.4 0.70Surprisingly, the search method does not influence the denoising performance.Furthermore, manually altering the decoder does not benefit denoising efficiencyeither. However, the NAS denoising experiments demonstrate that our denois-ing setup is competitive. Since tuning the decoder operators does not improveperformance, our method is focused on searching for only the encoder of theintegrated model. The models found by this approach, outperform our manuallydesigned models with similar latency.5 Limitations & ConclusionOne limitation of our NAS method is its inability to alter the decoder. It isdesigned this way as manually altering the decoder does not improve efficiency.However, when targeting a significantly different latency, a change in denoisingarchitecture could be required. Therefore, designing model scaling rules for thesearched models is of interest, similar to the EfficientNets [37,38].Another limitation is the fixation of\u03b2 in our NAS method. Although this im-provesthestabilityofsearchandnetworkperformance,learning \u03b2 whileretaininga stable search would be preferred. This would introduce more possibilities inthe search space for optimizing efficiency.In addition, the latency of Integrated models can be reduced further by run-ning the denoising and classification branches in parallel.To conclude, we show that using efficient operators and scaling methodsproposed in previous work [25,33,37] are relevant for denoising and noisy clas-sification. In addition, we present the Integrated model DC-Net to join the twotasks efficiently and show that the Integrated design is more suitable across var-ious latencies than the Sequential variant. To simplify the design process of thejoint model when targeting a latency, we present a NAS method. We alter anexisting NAS method to improve the stability and performance of the search.This method searches a classifier. Using the searched classifier as a basis, webuild the Integrated DC-NAS model. We demonstrate that the proposed modeloutperforms the manually constructed model. We believe that our study can bea precursor of efficient joint low-level and high-level computer vision tasks.--- Page 15 ---Pushing Joint Image Denoising and Classification to the Edge 15References1. Barron, J.T.: A more general robust loss function. CoRRabs/1701.03077 (2017),http://arxiv.org/abs/1701.030772. Bosch, N., D\u2019Mello, S.K.: Can computers outperform humans in detecting userzone-outs? implications for intelligent interfaces. ACM Trans. Comput.-Hum. In-teract. 29(2) (jan 2022).https://doi.org/10.1145/3481889, https://doi.org/10.1145/34818893. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on tar-get task and hardware. CoRRabs/1812.00332 (2018), http://arxiv.org/abs/1812.003324. Charbonnier, P., Blanc-Feraud, L., Aubert, G., Barlaud, M.: Two deterministichalf-quadratic regularization algorithms for computed imaging. In: Proceedings of1st International Conference on Image Processing. vol. 2, pp. 168\u2013172 vol.2 (1994).https://doi.org/10.1109/ICIP.1994.4135535. Cheng, A., Wang, J., Zhang, X.S., Chen, Q., Wang, P., Cheng, J.: DPNAS:neural architecture search for deep learning with differential privacy. CoRRabs/2110.08557 (2021), https://arxiv.org/abs/2110.085576. Chu, X., Zhou, T., Zhang, B., Li, J.: Fair DARTS: eliminating unfair advantages indifferentiable architecture search. CoRRabs/1911.12126 (2019), http://arxiv.org/abs/1911.121267. Conde, M.V., Vasluianu, F., Vazquez-Corral, J., Timofte, R.: Perceptual im-age enhancement for smartphone real-time applications. In: Proceedings of theIEEE/CVF Winter Conference on Applications of Computer Vision (WACV). pp.1848\u20131858 (January 2023)8. Dabov, K., Foi, A., Katkovnik, V., Egiazarian, K.: Image denoising by sparse 3-dtransform-domain collaborative filtering. IEEE Transactions on Image Processing16(8), 2080\u20132095 (2007).https://doi.org/10.1109/TIP.2007.9012389. Deng, J., Dong, W., Socher, R., Li, L.J., Li, K., Fei-Fei, L.: Imagenet: A large-scale hierarchical image database. In: 2009 IEEE conference on computer visionand pattern recognition. pp. 248\u2013255. Ieee (2009)10. Deng, L.: The mnist database of handwritten digit images for machine learningresearch. IEEE Signal Processing Magazine29(6), 141\u2013142 (2012)11. Dey, B., Halder, S., Khalil, K., Lorusso, G., Severi, J., Leray, P., Bayoumi,M.A.: SEM image denoising with unsupervised machine learning for better de-fect inspection and metrology. In: Adan, O., Robinson, J.C. (eds.) Metrology,Inspection, and Process Control for Semiconductor Manufacturing XXXV. vol.11611, p. 1161115. International Society for Optics and Photonics, SPIE (2021).https://doi.org/10.1117/12.2584803, https://doi.org/10.1117/12.258480312. Fan, C.M., Liu, T.J., Liu, K.H.: Sunet: Swin transformer unet for image denoising.In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE(May 2022).https://doi.org/10.1109/iscas48785.2022.9937486 , http://dx.doi.org/10.1109/ISCAS48785.2022.993748613. Gu,S.,Li,Y.,Gool,L.V.,Timofte,R.:Self-guidednetworkforfastimagedenoising.In: Proceedings of the IEEE/CVF International Conference on Computer Vision(ICCV) (October 2019)14. Gu, S., Zhang, L., Zuo, W., Feng, X.: Weighted nuclear norm minimization withapplication to image denoising. In: 2014 IEEE Conference on Computer Visionand Pattern Recognition. pp. 2862\u20132869 (2014).https://doi.org/10.1109/CVPR.2014.366--- Page 16 ---16 T.C. Markhorst et al.15. Gurrola-Ramos, J., Dalmau, O., Alarc\xf3n, T.E.: A residual dense u-net neu-ral network for image denoising. IEEE Access 9, 31742\u201331754 (2021). https://doi.org/10.1109/ACCESS.2021.306106216. Howard, A., Sandler, M., Chu, G., Chen, L., Chen, B., Tan, M., Wang, W., Zhu, Y.,Pang, R., Vasudevan, V., Le, Q.V., Adam, H.: Searching for mobilenetv3. CoRRabs/1905.02244 (2019), http://arxiv.org/abs/1905.0224417. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications. CoRRabs/1704.04861 (2017), http://arxiv.org/abs/1704.0486118. Hu, J., Shen, L., Sun, G.: Squeeze-and-excitation networks. CoRRabs/1709.01507 (2017), http://arxiv.org/abs/1709.0150719. Hu, Y., Wu, X., He, R.: TF-NAS: rethinking three search freedoms of latency-constrained differentiable neural architecture search. CoRR abs/2008.05314(2020), https://arxiv.org/abs/2008.0531420. Ignatov, A., Timofte, R., Liu, S., Feng, C., Bai, F., Wang, X., Lei, L., Yi, Z., Xiang,Y., Liu, Z., Li, S., Shi, K., Kong, D., Xu, K., Kwon, M., Wu, Y., Zheng, J., Fan,Z., Wu, X., Zhang, F., No, A., Cho, M., Chen, Z., Zhang, X., Li, R., Wang, J.,Wang, Z., Conde, M.V., Choi, U.J., Perevozchikov, G., Ershov, E., Hui, Z., Dong,M., Lou, X., Zhou, W., Pang, C., Qin, H., Cai, M.: Learned smartphone isp onmobile gpus with deep learning, mobile ai & aim 2022 challenge: Report (2022),https://arxiv.org/abs/2211.0388521. Liu, D., Wen, B., Jiao, J., Liu, X., Wang, Z., Huang, T.S.: Connecting imagedenoising and high-level vision tasks via deep learning. CoRRabs/1809.01826(2018), http://arxiv.org/abs/1809.0182622. Liu, H., Simonyan, K., Yang, Y.: DARTS: differentiable architecture search. CoRRabs/1806.09055 (2018), http://arxiv.org/abs/1806.0905523. Liu, P., Zhang, H., Zhang, K., Lin, L., Zuo, W.: Multi-level wavelet-cnn for imagerestoration. CoRRabs/1805.07071 (2018), http://arxiv.org/abs/1805.0707124. Lopera Tellez, O.: Underwater threat recognition: Are automatic target classifica-tion algorithms going to replace expert human operators in the near future? In:OCEANS 2019 - Marseille. pp. 1\u20134 (2019).https://doi.org/10.1109/OCEANSE.2019.886716825. Matuszewski, D.J., Sintorn, I.M.: Reducing the u-net size for practical scenarios:Virus recognition in electron microscopy images. Computer Methods and Programsin Biomedicine178, 31\u201339 (2019).https://doi.org/https://doi.org/10.1016/j.cmpb.2019.05.026, https://www.sciencedirect.com/science/article/pii/S016926071930085926. Mohd Sagheer, S.V., George, S.N.: A review on medical image denoising algo-rithms. Biomedical Signal Processing and Control 61, 102036 (2020). https://doi.org/https://doi.org/10.1016/j.bspc.2020.102036 , https://www.sciencedirect.com/science/article/pii/S174680942030192027. Mo\u017cejko, M., Latkowski, T., \u0141ukasz Treszczotko, Szafraniuk, M., Trojanowski, K.:Superkernel neural architecture search for image denoising (2020)28. O\u2019Neill, J.: An overview of neural network compression. CoRRabs/2006.03669(2020), https://arxiv.org/abs/2006.0366929. Park, B., Yu, S., Jeong, J.: Densely connected hierarchical network for image de-noising. In: 2019 IEEE/CVF Conference on Computer Vision and Pattern Recog-nition Workshops (CVPRW). pp. 2104\u20132113 (2019).https://doi.org/10.1109/CVPRW.2019.00263--- Page 17 ---Pushing Joint Image Denoising and Classification to the Edge 1730. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearchviaparametersharing.CoRR abs/1802.03268 (2018),http://arxiv.org/abs/1802.0326831. Ramesh, A., Dhariwal, P., Nichol, A., Chu, C., Chen, M.: Hierarchical text-conditional image generation with clip latents (2022)32. Ronneberger, O., Fischer, P., Brox, T.: U-net: Convolutional networks for biomedi-cal image segmentation. CoRRabs/1505.04597 (2015), http://arxiv.org/abs/1505.0459733. Sandler, M., Howard, A.G., Zhu, M., Zhmoginov, A., Chen, L.: Inverted residualsand linear bottlenecks: Mobile networks for classification, detection and segmenta-tion. CoRRabs/1801.04381 (2018), http://arxiv.org/abs/1801.0438134. Simonyan, K., Zisserman, A.: Very deep convolutional networks for large-scaleimage recognition (2015)35. Singh, P., Shankar, A.: A novel optical image denoising technique using convolu-tional neural network and anisotropic diffusion for real-time surveillance applica-tions. Journal of Real-Time Image Processing18(5), 1711\u20131728 (Oct 2021).https://doi.org/10.1007/s11554-020-01060-0 , https://doi.org/10.1007/s11554-020-01060-036. Tan, M., Chen, B., Pang, R., Vasudevan, V., Le, Q.V.: Mnasnet: Platform-awareneural architecture search for mobile. CoRRabs/1807.11626 (2018), http://arxiv.org/abs/1807.1162637. Tan, M., Le, Q.V.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. CoRRabs/1905.11946 (2019), http://arxiv.org/abs/1905.1194638. Tan, M., Le, Q.V.: Efficientnetv2: Smaller models and faster training. CoRRabs/2104.00298 (2021), https://arxiv.org/abs/2104.0029839. Wang, Z., Cun, X., Bao, J., Liu, J.: Uformer: A general u-shaped transformerfor image restoration. CoRRabs/2106.03106 (2021), https://arxiv.org/abs/2106.0310640. Wang, Z., Bovik, A., Sheikh, H., Simoncelli, E.: Image quality assessment: fromerror visibility to structural similarity. IEEE Transactions on Image Processing13(4), 600\u2013612 (2004).https://doi.org/10.1109/TIP.2003.81986141. Williams, D.P., Couillard, M., Dugelay, S.: On human perception and auto-matic target recognition: Strategies for human-computer cooperation. In: 201422nd International Conference on Pattern Recognition. pp. 4690\u20134695 (2014).https://doi.org/10.1109/ICPR.2014.80242. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia,Y., Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiableneural architecture search. CoRRabs/1812.03443 (2018), http://arxiv.org/abs/1812.0344343. Wu, J., Timofte, R., Huang, Z., Van Gool, L.: On the relation between color imagedenoising and classification. arXiv preprint arXiv:1704.01372 (2017)44. Wu, Y., He, K.: Group normalization. CoRRabs/1803.08494 (2018), http://arxiv.org/abs/1803.0849445. Xie, S., Zheng, H., Liu, C., Lin, L.: SNAS: stochastic neural architecture search.CoRR abs/1812.09926 (2018), http://arxiv.org/abs/1812.0992646. Ye, P., Li, B., Li, Y., Chen, T., Fan, J., Ouyang, W.:\u03b2-darts: Beta-decay regular-ization for differentiable architecture search (2022)47. Zhang, H., Li, Y., Chen, H., Shen, C.: IR-NAS: neural architecture search for imagerestoration. CoRRabs/1909.08228 (2019), http://arxiv.org/abs/1909.08228--- Page 18 ---18 T.C. Markhorst et al.48. Zhang, K., Zuo, W., Chen, Y., Meng, D., Zhang, L.: Beyond a gaussian denoiser:Residual learning of deep CNN for image denoising. CoRR abs/1608.03981(2016), http://arxiv.org/abs/1608.0398149. Zhang, K., Zuo, W., Zhang, L.: Ffdnet: Toward a fast and flexible solution for CNNbased image denoising. CoRRabs/1710.04026 (2017), http://arxiv.org/abs/1710.0402650. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient con-volutional neural network for mobile devices. CoRR abs/1707.01083 (2017),http://arxiv.org/abs/1707.01083--- Page 19 ---Pushing Joint Image Denoising and Classification to the Edge 1A Efficient Classification & Denoising: Additional resultsThe joint models in Section 3 are constructed using a separate denoiser andclassifier. We describe the baseline models and several methods to construct thereduced versions.Overview of the models used in the main paper.UNet-S: {d = 4, b= 8, c = 2, m = 1.5}, which is also called Reduced UNet. UNet-M: {d = 4,b = 16, c = 2, m = 2}. UNet: {d = 5, b = 64, c = 2, m = 2}, which is alsocalled Baseline UNet. MB2.5-M: the classifier described in Section A.1 with anMBConv (expansion rate = 2.5) as second convolutional layer.A.1 Efficient ClassificationExperimental setup.Our baseline classifier (Conv-L) consists of two convolu-tional, one global max pooling, and a linear layer. Each convolutional layer alsohas a group normalization [44], max pooling, and ReLU activation function.To construct the reduced version, we use two methods similar to previousworks [33,37]. In the first method, we replace the second convolutional layer withan MBConv layer. Three expansion rates are used{1, 2.5, 4}: (i) rate 1 is thelowest possible value, (ii) rate 4 matches the number of FLOPs of the baseline,and (iii) rate 2.5 is in the middle of those two. The second reduction methodis to lower the number of filters in the baseline, also called the model width.Using these techniques, models with three different FLOP sizes are constructed,{S, M, L}. We use the following naming scheme, Conv-x and MBe-x, where xrepresents the FLOP size ande is the expansion rate of the MBConv.The models are trained using Cross Entropy loss. We report the accuracyaveraged over all 11 noise levels.Exp. 1: Conv vs MBConv comparison.According to [33], the MBConvlayer should be more efficient than a normal convolutional layer. Therefore, whencomparing the two operators in our network, we expect the version with anMBConv layer to need fewer FLOPs for the same accuracy. In Table 7, the MBmodels with expansion rates 2.5 (MB2.5-M) and 4 (MB4-L) classify better thanthe Conv-L model with fewer FLOPs. However, with an expansion rate of 1(MB1-S), the accuracy drops 7% compared to Conv-L. Therefore, [33]\u2019s theoryalso holds for the noisy classifier, but only for the higher expansion rates.Exp. 2: MBConv width & expansion rate scaling. Since MBConvlayers can be used to improve efficiency, we question how to further reduce theMB model\u2019s FLOP size. We co\n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2409.08943v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 4 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #2, Phase: literature review, Feedback: 3\n--- Page 1 ---Pushing Joint Image Denoising and Classificationto the EdgeThomas C. Markhorst* , Jan C. Van Gemert, and Osman S. KayhanCV Lab, Delft University of Technology{t.c.markhorst}@tudelft.nlAbstract. In this paper, we jointly combine image classification andimage denoising, aiming to enhance human perception of noisy imagescapturedbyedgedevices,likelow-lightsecuritycameras.Insuchsettings,it is important to retain the ability of humans to verify the automaticclassification decision and thus jointly denoise the image to enhance hu-man perception. Since edge devices have little computational power, weexplicitly optimize for efficiency by proposing a novel architecture thatintegrates the two tasks. Additionally, we alter a Neural ArchitectureSearch (NAS) method, which searches for classifiers to search for theintegrated model while optimizing for a target latency, classification ac-curacy, and denoising performance. The NAS architectures outperformour manually designed alternatives in both denoising and classification,offering a significant improvement to human perception. Our approachempowers users to construct architectures tailored to domains like med-ical imaging, surveillance systems, and industrial inspections.Keywords: ImageDenoising \xb7 NeuralArchitectureSearch \xb7 ImageClassification1 IntroductionThe intersection of edge devices, such as security cameras, and deep learninghas sparked an interest in optimizing neural networks for inference time, furtherreferred to as latency. Common tasks to optimize for such efficiency are objectclassification and object detection, which unlock automatic recognition. How-ever, in noisy settings, the recognition accuracy might not be perfect and it isimportant to allow the ability to validate the automatic recognition by humaninspection. Thus, in addition to automatic recognition, the perceptual qualityof the processed image is equally significant. In particular, this is relevant forimages containing noise, which can arise from various sources such as low-lightconditions, sensor noise, or other recording conditions. We focus on using anefficient model that can be used on the edge with the aim of enhancing humanperception for validating the recognition output of noisy images.Domains relying on human image perception but challenged by noisy im-ages, like medical imaging [26], surveillance systems [35], and industrial in-arXiv:2409.08943v1  [cs.CV]  13 Sep 2024--- Page 2 ---2 T.C. Markhorst et al.(a) (b) (c) (d) Cls: HumanFig. 1:We take a noisy image (a), which can be interpreted as an animal (b) orhuman (c). We denoise and classify the image (a), aiming to improve human perceptionresulting in (d). Note, in a real application (b) and (c) would not be available, whichincreases the difficulty of interpreting the noisy image.Artist: DALL-E-2 [31]spections [11], can benefit from recently proposed denoising Convolutional Neu-ral Networks (CNNs) [15,48]. As CNNs denoise better than traditional meth-ods[8,14].FastCNN denoisers[13,49]arerequired toaccommodatethe real-timerequirement of the affected domains. However, denoisers are not able to removeall noise, which is not always enough for human image perception.We further improve human understanding of the image by combining de-noising with machine perception, like image classification. From the Human-Computer Cooperation strategies in [41], we use the Classifier as Aid to Human.Where the image classifier can be used as a direct advisor or an independentagent to the security guard, the latter being analogous to a second opinion inmedical diagnosis. In different use cases, fusing skills of humans and computershas been shown to improve performance beyond using only one type [2,24,41].Therefore, we investigate models that can leverage the benefits of both denoisingand classification to enhance human understanding in real time.A model combining both denoising and classification is studied in [21], fo-cusing on denoising performance. In addition, we optimize for efficiency, whichis required for edge devices, and classification. Our efficiency definition is basedon two elements: (i) latency reduction while (ii) retaining denoising performanceand classification accuracy. These elements could be optimized using indepen-dent classification and denoising models. However, we propose an architecturecombining the tasks more efficiently.First, we employ established model design approaches to enhance indepen-dent denoising and classification models, such as model scaling [25,37] and ef-ficient operators [33]. Although the models are optimized, they still operateseparately, resulting in unnecessary overhead. Hence we propose and comparetwo methods that join both tasks, yielding a novel and efficient architecture.Adjusting this architecture for each device and desired latency can be labori-ous and requires expert knowledge. These issues have recently garnered interest,leadingtotheemergenceofnewautomatedarchitecturesearchtechniques,whichhave achieved competitive results in image classification [38,42]. Moreover, re-cent Neural Architecture Search (NAS) approaches incorporate latency in their--- Page 3 ---Pushing Joint Image Denoising and Classification to the Edge 3loss function, enabling the design of architectures tailored to specific latencyrequirements [16,19,42]. Combining NAS with the proposed architecture pro-vides a seamless and efficient approach to designing denoising and classificationmodels for diverse use cases.We find that our proposed efficiency-focused architecture consistently out-performs our more straightforward one. This is observed for both the manuallyand NAS designed models. In addition, our NAS models significantly outperformthe manually designed ones in denoising and classification performance.We have the following contributions. (i) We introduce a novel architecture toefficiently combine denoising and classification. The novelty lies in sharing an en-coder between the denoiser and the classifier. (ii) We propose modifications to anexisting NAS method for classification [19] to stabilize its search, improving theperformance of the found architectures. (iii) We extend an existing NAS methodto search for a model that combines denoising and classification, optimized fora target latency, classification accuracy, and denoising performance.Since no prior work proposes a joint efficient model for denoising and classi-fication, we study the tasks both separately and joint in Sec. 3. The findings areused as expert knowledge to construct the NAS method in Sec. 4.12 Related workDenoising. Image denoising aims to reconstruct a clean imagex from its ob-served noisy varianty. This relation can be formulated asy = x + n, where weassume n to be additive white Gaussian noise (AWGN). Neural network-baseddenoisers offer faster inference and good performance compared to traditionaldenoising methods like BM3D [8] and WNNM [14]. The interest in deep learningfor denoising started with DnCNN [48], a simple Convolutional Neural Network(CNN). Encoder-decoder architectures became popular due to their efficienthierarchical feature extraction. Specifically, UNet [32] whose skip-connectionsbetween the encoder and decoder enhance the denoising process as shown infollow-up methods [15,23,29]. The interest in the UNet structure continues withtransformer architectures [12,39]. In this paper, our denoisers are based on UNet,ensuring our findings can translate to most related work.Efficient classification. Optimization for efficiency is generally achievedby either compressing pre-trained networks [28] or designing small networks di-rectly [33,38]. We focus on efficient design, for which handcrafted models andneural architecture search (NAS) play essential roles. Studies proposing hand-crafted models often introduce efficient operators [17,33,50] or scaling meth-ods [37]. These efficient operators are used in NAS methods [38,42] aiming for theautomated design of efficient neural networks. Such an operator is the invertedresidual with a linear bottleneck (MBConv), as introduced in MobileNetV2 [33].In our models, we study scaling methods and MBConv\u2019s efficiency characteristic.Neural Architecture Search.The use of reinforcement learning (RL) forneural architecture search introduced efficient architectures with competitive1 Project site:https://thomas-markhorst.github.io--- Page 4 ---4 T.C. Markhorst et al.classification performance [16,30,36,38]. However, their discrete search space iscomputationally expensive. Differentiable NAS (DNAS) methods [3,22,42] sig-nificantly reduce this cost by relaxing the search space to be continuous usinglearnable vectors\u03b1 for selecting candidate operations, which allows for gradient-based optimization. The popularity of DNAS started with DARTS [22], whichsearches a cell structure. Due to the complex design and repetitiveness through-out the network of the cell structure, follow-up works [19,42] search operatorsfor every layer instead of constructing repeating cells.Pitfalls of DNAS are the collapse of search into some fixed operations and aperformance drop when converting from the continuous search network to thediscretized inference network [6,45,46]. TF-NAS [19] addresses these issues withan adaptation in the search algorithm, which lets the search model mimic thediscrete behavior of the inference model. In addition, TF-NAS searches an archi-tecture with a target latency by adding a latency loss to the search optimization.Because of these properties, we use TF-NAS as a baseline for our NAS study.Existing NAS methods for denoising are either not reproducible [27], have acell-based search space [47], or do not have an encoder-decoder [5] architecture.Instead, we use a layer-based search space and encoder-decoder structure.Jointclassificationanddenoising. In[43],thepositiveinfluenceofdenois-ing methods on classification performance is discussed. Moreover, [21] proposeda joint model where a VGG classifier [34] is attached to a denoiser similar toUNet.Thismethod[21]reportsaqualitativeimprovementofthedenoisedimageswhen adding the classification loss to the denoiser\u2019s optimization, whereas [43]reports a quantitative improvement. Although these models denoise and classifywell, they are not optimized for efficiency. In this paper, we design a joint imagedenoising and classification method for edge devices.3 Exploiting Expert KnowledgeWe start in a controlled setting with separate baseline models for classificationand denoising. Additionally, methods to increase their respective efficiency arestudied, resulting in a reduced version of the baseline denoiser and classifier.Both the construction and efficiency improvement of the models are describedin Suppl. A, where a UNet (Fig. 2) and simple 2-block CNN (Fig. 2.i and 2.ii)are used as baseline denoiser and classifier respectively. This section describeshow the different sizes of the classifiers and denoisers are used to study joiningmethods and their efficiency.Dataset & settings. For the experiments in this section, we generate acontrolled synthetic data set to study the behavior of the classifier and denoiserwhen applying model scaling, replacing the convolutional operations, and com-bining both models. The dataset consists of 30k images, each with a randomconstant background in a gray tint [0.1 - 0.3] with two randomly placed non-overlapping MNIST [10] digits. We use two digits to increase the complexity ofthe denoising task. For experiments including classification, the two digits areextracted from the image using ground truth locations. These extracted digits--- Page 5 ---Pushing Joint Image Denoising and Classification to the Edge 5U-Net denoiser (i) Sequentiald=3\u22c5bm\u22c5b(ii) IntegratedEncoderDecoderClassi\ufb01erLinearConvMax poolSkipUpConvorc=2Fig. 2:A UNet, with hyperparameters base feature map width (b), depth (d), channelmultiplier (m) and convolutions per layer (c). For the joint model either attach theclassifier to form (i) the Sequential model or (ii) the Integrated model.are separately used as input for the classifier. In the experiments where noiseis required, for either denoising or noisy classification, synthetic Gaussian noiseis added. This noise is zero mean, and the intensity of the noise is controlledusing the standard deviation (\u03c3) of the distribution. Fig. 3a shows a sample,and Fig. 3b its noisy variant. To test the model behavior on an extensive noiserange, every model is trained and tested on eleven\u03c3 values evenly spaced on theinterval [0, 1] (Tabs. 1, 7 and 8). The models are trained using Adam optimizerwith 1E-3 learning rate (LR), plateau LR scheduler, and 100 epochs.Since the experiments with the controlled data set are not targeted at aspecific device, the metric defining efficiency should not depend on a device.Such a metric is computational power, most commonly defined as Floating PointOperations (FLOPs), which we use as the primary metric. Despite being devicedependent, we assess latency as a secondary metric. The latency is measuredwith a batch size of 32, 100 warm-up inference passes and averaged over 1000inference passes. Classification performance is quantified using accuracy, whilefordenoisingperformancethePeakSignal-to-NoiseRatio(PSNR)andStructuralSimilarity Index (SSIM) metrics [40] are used. Higher is better for all our metrics.3.1 Joint model: DC-NetExperimentalsetup. Weconstructabaselineandreducedjointmodel,Denoising-Classifying Network (DC-Net). Both the baseline and reduced DC-Net use thesame classifier (MB2.5-M Suppl. A). Whereas UNet-S and UNet are used for thereduced and baseline DC-Net respectively.Forjoiningthedenoiserandclassifier,weproposetwomodels:(i)aSequentialmodel where the classifier is attached after the denoiser (Fig. 2.i), and (ii) anIntegrated model, the classifier is attached to the UNet encoder (Fig. 2.ii). Forthe Integrated model, classification and denoising branches share the encoder.The benefits of the Integrated model could come in threefold. First, using ashared encoder removes the need for a second large classifier, as in the Sequen-tial method. Second, the decoder and classifier branches could run in parallelcompared to running sequentially, which can result in lower latency. Thirdly, the--- Page 6 ---6 T.C. Markhorst et al.(a) GT (b) \u03c3=0.8 (c) Int. S (d) Seq. S (e) Int. L (f) Seq. LFig. 3:Ground-truth sample (a), which is the target for the denoiser when given noisyimage (b). S stands for the reduced model and L for the baseline. (c-f) are the croppeddenoised outputs for input (b) and the red squares indicate the zoomed-in regions. Forhigher noise levels, the denoising performance of the Sequential model is worse thanthe Integrated model.decoder is only optimized for denoising, since the optimization of the classifierdoes not influence it anymore. It can result in better image quality.The models are trained using a weighted combination of the Cross-Entropyand Charbonnier loss [1,20] (Eq. 1). We report the metrics averaged over all 11noise levels,\u03c3 in [0, 1].L = 0.1 \xb7 LCE + 0.9 \xb7 LChar (1)Exp 1. Integrated vs. Sequential.Which joining method performs betterfor the baseline, and does the same conclusion hold when reducing its size?We compare theSequential and Integrated models. In Tab. 1, we see that forboth the baseline and reduced DC-Net models, the Integrated version performssignificantly better at denoising, while the Sequential version performs better atclassification. The difference in denoising performance is visualized in Fig. 3. Wesee that both the reduced (3c) and baseline (3e) Integrated models reconstructthe digit clearly. Whereas both sizes of the Sequential model (3d and f) fail toreconstruct the digit.Conclusion. The integrated model has a slightly lower classification accu-racy compared to the Sequential model, yet it has superior performance in termsof image quality. When aiming for improved human perception, it is still requiredfor the human to see the content of the image. Therefore, the Integrated modelis more suitable for joint denoising and classification and is called DC-Net.Table 1:Comparison of the reduced and baseline joint models. Both the Integratedand Sequential methods trained on the synthetic noise dataset. The integrated modelperforms significantly better in denoising and slightly worse in classification. The inte-grated model also scales down better.DC-Net Type FLOPs (M) \u2193 Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191 Acc. (%)\u2191BaselineIntegrated 1301.8 7.14 32.8 0.97 88.1Sequential 1302.1 7.55 27.1 0.95 89.6ReducedIntegrated 51.2 2.41 29.9 0.97 86.2Sequential 51.5 2.83 25.2 0.92 87.6--- Page 7 ---Pushing Joint Image Denoising and Classification to the Edge 70 25 50 75Epochs0.00.20.40.60.8 valueLearned MB-k3-e3MB-k3-e6MB-k5-e3MB-k5-e60 25 50 75EpochsRemoved Fig. 4: Stage-5:block-4\u2019s\u03b1 values for Removed andLearned \u03b2. Search is morestable when\u03b2 is removed.6.0 8.0 12.0T arget Latency (ms)85.085.586.086.587.087.588.088.5Accuracy (%)# Operations468Fig. 5: Acc for differentsearch spaces, showed fordifferent target latencies.Using fewer operations isthe most robust.7.2 7.4 7.6 7.8 8.0 8.2 8.4 8.6Latency (ms)84.084.585.085.586.086.587.087.588.0Accuracy (%)TF-NAS CResNet-18MobileNetV2C-NAS M (ours)Fig. 6: Comparing clas-sifiers with similar la-tency on Imagenet100.Our model outperformsother methods.4 Neural Architecture SearchWe follow similar experimentation strategies as in the previous section. TF-NAS [19] is used to construct a classifier, which we use as a basis for our denoiserand joint model. All our proposed models in this Section contain searchableblocks, the models and which parts are searchable are defined in Figure 7.Dataset & settings.The following experiments are conducted on Imagenet[9], randomly cropped to 224x224 pixels. To reduce search and training time, 100classes (Imagenet 100) from the original 1000 classes were chosen, as in [19]. Inthe experiments requiring noise, Gaussian noise is sampled uniformly with acontinuous range of\u03c3 in [0, 1] (Tabs. 2, 3, 4, 5 and 6).The models are searched using SGD with momentum, 2E-2 LR with 90epochs. Afterward, the found architecture is trained from scratch with 2E-1 LRfor 250 epochs. All other settings are similar to [19]. The loss function dependson the task of the experiment, Cross-Entropy with label smoothing for classifi-cation (LCE), combined Charbonnier and SSIM losses for denoising (LDen), anda weighted combination for the joint model (LBoth), see Eq. 2, 3.LDen = 0.8 \xb7 LChar + 0.2 \xb7 LSSIM (2)LBoth = 0.1 \xb7 LCE + 0.9 \xb7 LDen (3)Since our NAS method uses a latency look-up table constructed for our de-vice, these experiments target a specific device, GeForce RTX 3090 GPU. There-fore latency is suitable for defining efficiency in the NAS experiments.4.1 Classification: C-NASExperimental Setup.Since TF-NAS [19] learns\u03b2\u2019s to control the number ofconvolutional operators per stage,\u03b2\u2019s can reduce the model size. However, in--- Page 8 ---8 T.C. Markhorst et al.the models proposed by [19], only 2 out of 24 stages are reduced by\u03b2. So the\u03b2\u2019s have little effect on the found architectures, yet they make the search spacemore complex. Therefore, we propose a version of TF-NAS where the\u03b2\u2019s areremoved so that all convolutional blocks are used.The candidate operations in the search space of TF-NAS are MBConvs with8 different configurations, see Suppl. B. The configurations differ in kernel size,expansion rate, and in- or excluding a squeeze- and excitation layer (SE) [18].The classification experiments are performed using data without noise, asthe aim is to examine the NAS method, which is designed for clean images.We investigate key components of TF-NAS and try to improve its stability andclassification performance.Exp 1. Learned vs. Removed\u03b2. We conduct an experiment to study theeffect of removing\u03b2 on the search quality. The SE-layer is excluded from thecandidate blocks, halving the search space to ensure the number of candidateoperations does not cause search instability. We set a low target latency of 6ms, as learning\u03b2 should have a positive effect on small networks. For both thelearned and removed settings, we run two searches, search 1 and 2.Fig. 4 shows that when\u03b2 is learned, the\u03b1\u2019s selecting a candidate operationoscillate and therefore do not decide on an architecture. Whereas with Removed\u03b2, the search is stable. This stability is reflected in the performance, as theaverage accuracy of the Removed\u03b2 models is 86.3%, compared to 84.2% forLearned \u03b2. The separate results for each model are shown in Suppl. C.Exp2.Numberofoperatorsinsearchspace. Doesreducingthenumberof operators during search positively influence the performance of the foundmodels? We test this by comparing the performance of architectures searchedwith three different search space sizes, {4, 6, or 8} operations, defined in Suppl.B. For each of these search spaces, three different latency targets are used: {6,8, and 12} ms.In Fig. 5, we see that for lower target latencies, 6 and 8 ms, using feweroperations in the search space does not alter performance significantly. Whentargeting 12 ms latency, reducing the number of operations in the search spacedoes show a significant improvement. Additionally, we find that when using thelarger search spaces, the operators from the small search space are still preferredfor lower latencies.Exp 3. Compare with original TF-NAS.How do architectures foundusingourproposedchangestoTF-NASperformcomparedtomodelswithsimilarlatency? We compare our model, C-NAS M, with TF-NAS C, MobileNetV2,and ResNet-18. MobileNetV2 our model have similar latency, architecture, andoperator types. ResNet only differs in that it uses the Conv operator. We includethese standard baseline architectures to indicate where C-NAS, see Fig. 7.i,stands on Imagenet100.Fig. 6 shows that the model found using our method has lower latency yethigher accuracy than TF-NAS C as proposed in [19]. The model is searchedwith target latency 8.0. We observe that our search method is able to find amodel that matches its target latency. Although ResNet-18 and MobileNetV2--- Page 9 ---Pushing Joint Image Denoising and Classification to the Edge 9run faster than our model, our classification accuracy is superior, especially whencompared to ResNet-18, which only uses Convs.Conclusion. By Removing \u03b2 and reducing the number of operators usedin the search, the search stability increases, and we find architectures that havebetter accuracy. An architecture found using our changes classifies better thana TF-NAS architecture with similar latency.The comparison between our model and ResNet-18 shows that our searchspace is able to compete with widely accepted Conv-based classifiers. Moreover,our model performs on par with MobileNetV2, a manually designed classifierusing MBConvs.4.2 Denoising: D-NASExperimental setup.To construct a denoiser, D-NAS (Fig. 7.ii), we use thefirst six stages of a found C-NAS classifier, which has four levels of resolution.Afterwards, we attach a UNet style decoder by using both a transposed convo-lution and two normal convolutions for each decoder level. Like UNet, we alsoadd skip connections between the encoder and decoder layers. The decoder isnot searched.Exp 1. D-NAS vs UNet denoiser.Does our denoiser D-NAS performsimilarly to the UNet denoisers? For this experiment, we use UNet-S (Sec. A.2){d = 4,b = 8,c = 2,m = 1.5}, with a latency of 9.2 ms and the larger UNet-M,{d = 4, b = 16, c = 2, m = 2} with a latency of 16.9 ms. We compare themwith our D-NAS M, with similar latency.Table 2:Comparison of D-NAS and UNet variants for denoising. D-NAS outperformsslightly faster UNet-S, but UNet-M denoises best at the cost of 45% higher latency.Model UNet params:Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191d b mUNet-S 4 8 1.5 9.2 25.0 0.69UNet-M 4 16 2 16.9 25.9 0.72D-NAS M - - - 11.6 25.6 0.71Tab. 2 shows that D-NAS M outperforms UNet-S by 0.6 dB PSNR and 2%SSIM, at the cost of 2.4 ms latency. However, the 7.7 ms slower UNet variant,UNet-M, denoises better than our proposed model, by 0.3 dB and 1% SSIM.Conclusion. D-NAS performs similarly to our baseline UNets. ThereforeD-NAS is a suitable denoising architecture and it can form the backbone of ourIntegrated model.4.3 Joint Model: DC-NASExperimental setup. To construct the joint model, we use the Integratedsetup. The Integrated model, DC-NAS, is constructed similarly to D-NAS. We--- Page 10 ---10 T.C. Markhorst et al.Table 3:Comparison of DC-NAS models searched for three different latencies, withtheir corresponding C-NAS model, classifier baseline, and denoiser baseline. Our Inte-grated models perform similar or better than their corresponding baselines, with theadvantage of having a joint denoising and classification network. *See Suppl. A.2.Model Type Lat. (ms) \u2193 Classification DenoisingAcc. (%)\u2191 PSNR\u2191 SSIM\u2191MobileNetV3 [16] Classifier 4.9 70.4 - -C-NAS S (ours) Classifier 5.9 73.5 - -UNet-S* [32] Denoiser 9.2 - 25.0 0.69DC-Net S (ours) Integrated 10.0 61.9 24.5 0.68DC-NAS S (ours) Integrated 10.3 74.3 25.4 0.70EfficientNetV2-b0 [38] Classifier 9.0 75.4 - -C-NAS M (ours) Classifier 7.9 75.5 - -LPIENet 0.25x [7] Denoiser 12.7 - 24.1 0.65DC-NAS M (ours) Integrated 13.7 76.0 25.4 0.70EfficientNetV2-b1 [38] Classifier 11.8 76.7 - -C-NAS L (ours) Classifier 12.0 76.0 - -UNet-M* [32] Denoiser 16.9 - 25.9 0.72LPIENet 0.5x [7] Denoiser 19.8 - 24.7 0.68DC-NAS L (ours) Integrated 17.9 76.4 25.2 0.70connect the decoder after the first six stages of C-NAS (Fig. 7, but still use theremaining C-NAS stages(Fig. 7.iii)) as a classification branch. The design choicesfor DC-NAS are discussed in the ablations study (Sec. 4.4).Using our search method, we search for DC-NAS models of three differentsizes{S,M,L}.ApartfromourmanuallydesignedIntegratedmodel,wecompareour searched models with separate state-of-the-art classifiers and denoisers, asthere are no existing models that jointly optimize denoising, classification, andefficiency. For each DC-NAS model, we also separately train the classifier (C-NAS) to evaluate the influence of joint denoising. The classifier and denoiserbaselines are chosen to have similar latency as the C-NAS or D-NAS model onwhich the corresponding DC-NAS is based.Results. We discuss the results in Tab. 3 in three separate sections for thedifferent target latencies. Our smallest Integrated model, DC-NAS S, outper-forms both of its classifier baselines MobileNetV3 and C-NAS S. Note, that thelatter shows that the classifier, C-NAS S, performs better when integrated intoDC-NAS S. Moreover, our Integrated model denoises better than its baselineUNet-S (Suppl. A). DC-NAS S also significantly outperforms our manually de-signed DC-Net S (Reduced), which is the only Integrated baseline. We displaythe denoising results of DC-Net, UNet-S, and DC-NAS S in Fig. 8. We observebetter denoising on smooth areas, sharper edges, and more realistic color recon-struction for DC-NAS S.The results of DC-NAS M follow a similar pattern, where our DC-NAS out-performs its baseline denoiser and classifier, using C-NAS M in the Integratedmodel boosts accuracy by 0.5%. When comparing DC-NAS M to DC-NAS S,--- Page 11 ---Pushing Joint Image Denoising and Classification to the Edge 11Decoder 4(iii) Integrated3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearDecoder 4Decoder 3Decoder 2Decoder 1(ii) D-NAS3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearC-NAS(iv) SequentialDecoder 4Decoder 1-4:Up ConvConcatenate Conv x2(i) C-NASEncoder - SearchableEncoder - Manually pickedDecoder - Manually pickedFig. 7:C-NAS and D-NAS architecture. Connecting block (iii) for DC-NAS and block(iv) for DC-NASseq. During search models with various latencies can be obtained. Onlythe orange stages are searchable in the encoder and classifier.the classification performance improves by 1.7%, yet the denoising performanceplateaus. LPIENet denoises the worst. Comparing DC-NAS M\u2019s denoising per-formance to 3.2 ms slower UNet-M we observe slightly worse denoising perfor-mance. However, our Integrated model denoises and classifies with lower latency.For DC-NAS L, we observe that both the classification and denoising baselineslightly outperform our Integrated model. EfficientNetV2-b1 has 0.3% higherclassification accuracy than DC-NAS L, and UNet-M improves with 0.7 dBPSNR and 2% SSIM. However, our Integrated model performs both denoisingand classification at a similar latency as UNet-M, which only denoises. Whencomparing DC-NAS L with DC-NAS M, we again note an improvement in classi-fication performance. However, the PSNR score drops by 0.2 dB while the moreimportant SSIM score remains at 0.70.Conclusion. Our results demonstrate that the proposed DC-NAS modelsperform similar or better than their denoising and classification baselines fortheir target latency. In addition, the searched model performs better than ourmanually designed joint denoiser and classifier.4.4 Ablation StudyExp 1. Encoder search.C-NAS forms the encoder of DC-NAS and containsthe searchable operations within DC-NAS. We test multiple search approaches:--- Page 12 ---12 T.C. Markhorst et al.(i) using clean images, and (ii) using noisy images. For both approaches, wesearch the encoder using only classification lossLCls. In addition, we also searchthe DC-NAS encoder on noisy images using the combined denoising and classi-fication lossLBoth. Therefore it searches for the optimal encoder for both taskswithin the Integrated model DC-NAS. Regardless of the search method, thefound models are trained using noisy images and the combined loss.Tab. 4, shows that when usingLCls with noisy images during search improvesclassification accuracy by 0.3%. Surprisingly, the denoising performance is thesame. Using both the denoising and classification objectives during the searchreduces the classification accuracy. Caused by the denoising loss complicatingthe search, without improving denoising performance. Therefore, we search ourDC-NAS models by only usingLCls loss.Exp 2. Compare Integrated vs. Sequential.We compare DC-NAS andDC-NASseq models with similar latency. Where DC-NASseq is our Sequentialmodel, which is constructed by attaching C-NAS to the output of D-NAS, seeFig. 7.iv. Since the searched classifier is used twice in DC-NASseq, the Sequen-tial model has a higher latency than the Integrated variant. To counter this, asmaller C-NAS model is used in both the encoder and classifier of DC-NASseq.The classifier, C-NAS, used to construct DC-NASseq L has a latency of 6.7 ms.Whereas in DC-NAS L, the classifier has a latency of 12 ms. Note, that thesemodels were searched by using clean instead of noisy images, as this holds forboth models it is still a fair comparison.We see that both models have similar latency and the same classification ac-curacy, however, DC-NAS L improves denoising performance with 0.5 dB PSNRand 1% SSIM (Tab. 5). This improvement is caused by DC-NAS L\u2019s Integrateddesign as this allows for a bigger encoder without increasing latency.Table 4:Different search strategies for DC-NAS, using (i) clean or noisy images and(ii) LCls or LCls + LDen. Searching onNoisy images with onlyLCls performs best.Search Lat. (ms) Acc. (%)\u2191 SSIM\u2191 PSNR\u2191Images LossClean LCls 13.9 75.7 25.4 0.70Noisy LCls 13.7 76.0 25.4 0.70Noisy LBoth 13.8 75.5 25.4 0.70Exp 3. Decoder tuning.The DC-NAS models found in Tab. 3 and 5, havesimilar denoising performance. These models differ only in the type of MBConvsthat are selected during search in the encoder. We test the hypothesis if thedenoising performance is influenced by adjusting the operators in the decoderwhile retaining the latency. DC-NAS M is used as a basis in this experiment. Weconstruct three alternatives. First, the convolutional operators in the decoderare replaced with MBConvs (MB-k3-e3) [33], which significantly increases thelatency of the model. To account for this, we scale down the decoder by (i)--- Page 13 ---Pushing Joint Image Denoising and Classification to the Edge 13Table 5:Comparing Sequential and Integrated DC-NAS, classification performance issimilar, yet the Integrated model is faster and denoises better.Model Lat. (ms) Acc. (%) \u2191 PSNR\u2191 SSIM\u2191DC-NASseq L 18.3 76.0 25.0 0.69DC-NAS L 17.9 76.0 25.5 0.70(a) \u03c3=0.1 (b) DC-Net (c) UNet-S (d) DC-NAS (e) Ground Truth(f) \u03c3=0.2 (g) DC-Net (h) UNet-S (i) DC-NAS (j) Ground TruthFig. 8:Denoising performance of DC-NAS S and its baselines. Left to right: noisyimage, the denoiser outputs of size S, and the clean image. Comparing (d) and (b,c),we see better performance in smooth areas and more correct colors in (d). With (i)and (g), we observe a better color reconstruction for (i). Moreover, (i) has less artifactsthan (h). Hence, DC-NAS S denoises better than the other denoisers of similar latency.using 1 instead of 2 convolutional operations (MBConv) per layer or (ii) using 3instead of 4 decoder layers.In Tab. 6, we see that using the MBConvs compared to Convs improves thedenoising performance. However, at the cost of a 14 ms latency increase, onlycaused by the MBConv decoder. When reducing the complexity of the MBConvdecoder with1 operatorand 3 layers, the denoising performance reduces to theoriginal level again, but the latency is still higher than for DC-NAS M whichhas only standard convolutional layers in the decoder block.Conclusion. We have seen that the Integrated combining method outper-forms its Sequential counterpart in denoising. To construct the integrated model(DC-NAS), we find that searching for a classifier on noisy data, without takingthedenoisingobjectiveintoaccountresultsinthebestclassificationperformance.--- Page 14 ---14 T.C. Markhorst et al.Table 6: The influence of altering the Conv operators in the DC-NAS M decoderto MBConv and scaling down the MBConv alternative by reducing the number ofoperators or decoder layers. Using the standard convolutional layers is more efficient.Decoder Lat. (ms) Acc. (%)\u2191 PSNR\u2191 SSIM\u2191Operator ScalingConv - 13.7 76 25.4 0.70MBConv - 27.7 75.5 25.8 0.71MBConv 1 operator 16.4 75.4 25.3 0.70MBConv 3 layers 22.1 75.1 25.4 0.70Surprisingly, the search method does not influence the denoising performance.Furthermore, manually altering the decoder does not benefit denoising efficiencyeither. However, the NAS denoising experiments demonstrate that our denois-ing setup is competitive. Since tuning the decoder operators does not improveperformance, our method is focused on searching for only the encoder of theintegrated model. The models found by this approach, outperform our manuallydesigned models with similar latency.5 Limitations & ConclusionOne limitation of our NAS method is its inability to alter the decoder. It isdesigned this way as manually altering the decoder does not improve efficiency.However, when targeting a significantly different latency, a change in denoisingarchitecture could be required. Therefore, designing model scaling rules for thesearched models is of interest, similar to the EfficientNets [37,38].Another limitation is the fixation of\u03b2 in our NAS method. Although this im-provesthestabilityofsearchandnetworkperformance,learning \u03b2 whileretaininga stable search would be preferred. This would introduce more possibilities inthe search space for optimizing efficiency.In addition, the latency of Integrated models can be reduced further by run-ning the denoising and classification branches in parallel.To conclude, we show that using efficient operators and scaling methodsproposed in previous work [25,33,37] are relevant for denoising and noisy clas-sification. In addition, we present the Integrated model DC-Net to join the twotasks efficiently and show that the Integrated design is more suitable across var-ious latencies than the Sequential variant. To simplify the design process of thejoint model when targeting a latency, we present a NAS method. We alter anexisting NAS method to improve the stability and performance of the search.This method searches a classifier. Using the searched classifier as a basis, webuild the Integrated DC-NAS model. We demonstrate that the proposed modeloutperforms the manually constructed model. We believe that our study can bea precursor of efficient joint low-level and high-level computer vision tasks.--- Page 15 ---Pushing Joint Image Denoising and Classification to the Edge 15References1. Barron, J.T.: A more general robust loss function. CoRRabs/1701.03077 (2017),http://arxiv.org/abs/1701.030772. Bosch, N., D\u2019Mello, S.K.: Can computers outperform humans in detecting userzone-outs? implications for intelligent interfaces. ACM Trans. Comput.-Hum. In-teract. 29(2) (jan 2022).https://doi.org/10.1145/3481889, https://doi.org/10.1145/34818893. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on tar-get task and hardware. CoRRabs/1812.00332 (2018), http://arxiv.org/abs/1812.003324. Charbonnier, P., Blanc-Feraud, L., Aubert, G., Barlaud, M.: Two deterministichalf-quadratic regularization algorithms for computed imaging. In: Proceedings of1st International Conference on Image Processing. vol. 2, pp. 168\u2013172 vol.2 (1994).https://doi.org/10.1109/ICIP.1994.4135535. Cheng, A., Wang, J., Zhang, X.S., Chen, Q., Wang, P., Cheng, J.: DPNAS:neural architecture search for deep learning with differential privacy. CoRRabs/2110.08557 (2021), https://arxiv.org/abs/2110.085576. Chu, X., Zhou, T., Zhang, B., Li, J.: Fair DARTS: eliminating unfair advantages indifferentiable architecture search. CoRRabs/1911.12126 (2019), http://arxiv.org/abs/1911.121267. Conde, M.V., Vasluianu, F., Vazquez-Corral, J., Timofte, R.: Perceptual im-age enhancement for smartphone real-time applications. In: Proceedings of theIEEE/CVF Winter Conference on Applications of Computer Vision (WACV). pp.1848\u20131858 (January 2023)8. Dabov, K., Foi, A., Katkovnik, V., Egiazarian, K.: Image denoising by sparse 3-dtransform-domain collaborative filtering. IEEE Transactions on Image Processing16(8), 2080\u20132095 (2007).https://doi.org/10.1109/TIP.2007.9012389. Deng, J., Dong, W., Socher, R., Li, L.J., Li, K., Fei-Fei, L.: Imagenet: A large-scale hierarchical image database. In: 2009 IEEE conference on computer visionand pattern recognition. pp. 248\u2013255. Ieee (2009)10. Deng, L.: The mnist database of handwritten digit images for machine learningresearch. IEEE Signal Processing Magazine29(6), 141\u2013142 (2012)11. Dey, B., Halder, S., Khalil, K., Lorusso, G., Severi, J., Leray, P., Bayoumi,M.A.: SEM image denoising with unsupervised machine learning for better de-fect inspection and metrology. In: Adan, O., Robinson, J.C. (eds.) Metrology,Inspection, and Process Control for Semiconductor Manufacturing XXXV. vol.11611, p. 1161115. International Society for Optics and Photonics, SPIE (2021).https://doi.org/10.1117/12.2584803, https://doi.org/10.1117/12.258480312. Fan, C.M., Liu, T.J., Liu, K.H.: Sunet: Swin transformer unet for image denoising.In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE(May 2022).https://doi.org/10.1109/iscas48785.2022.9937486 , http://dx.doi.org/10.1109/ISCAS48785.2022.993748613. Gu,S.,Li,Y.,Gool,L.V.,Timofte,R.:Self-guidednetworkforfastimagedenoising.In: Proceedings of the IEEE/CVF International Conference on Computer Vision(ICCV) (October 2019)14. Gu, S., Zhang, L., Zuo, W., Feng, X.: Weighted nuclear norm minimization withapplication to image denoising. In: 2014 IEEE Conference on Computer Visionand Pattern Recognition. pp. 2862\u20132869 (2014).https://doi.org/10.1109/CVPR.2014.366--- Page 16 ---16 T.C. Markhorst et al.15. Gurrola-Ramos, J., Dalmau, O., Alarc\xf3n, T.E.: A residual dense u-net neu-ral network for image denoising. IEEE Access 9, 31742\u201331754 (2021). https://doi.org/10.1109/ACCESS.2021.306106216. Howard, A., Sandler, M., Chu, G., Chen, L., Chen, B., Tan, M., Wang, W., Zhu, Y.,Pang, R., Vasudevan, V., Le, Q.V., Adam, H.: Searching for mobilenetv3. CoRRabs/1905.02244 (2019), http://arxiv.org/abs/1905.0224417. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications. CoRRabs/1704.04861 (2017), http://arxiv.org/abs/1704.0486118. Hu, J., Shen, L., Sun, G.: Squeeze-and-excitation networks. CoRRabs/1709.01507 (2017), http://arxiv.org/abs/1709.0150719. Hu, Y., Wu, X., He, R.: TF-NAS: rethinking three search freedoms of latency-constrained differentiable neural architecture search. CoRR abs/2008.05314(2020), https://arxiv.org/abs/2008.0531420. Ignatov, A., Timofte, R., Liu, S., Feng, C., Bai, F., Wang, X., Lei, L., Yi, Z., Xiang,Y., Liu, Z., Li, S., Shi, K., Kong, D., Xu, K., Kwon, M., Wu, Y., Zheng, J., Fan,Z., Wu, X., Zhang, F., No, A., Cho, M., Chen, Z., Zhang, X., Li, R., Wang, J.,Wang, Z., Conde, M.V., Choi, U.J., Perevozchikov, G., Ershov, E., Hui, Z., Dong,M., Lou, X., Zhou, W., Pang, C., Qin, H., Cai, M.: Learned smartphone isp onmobile gpus with deep learning, mobile ai & aim 2022 challenge: Report (2022),https://arxiv.org/abs/2211.0388521. Liu, D., Wen, B., Jiao, J., Liu, X., Wang, Z., Huang, T.S.: Connecting imagedenoising and high-level vision tasks via deep learning. CoRRabs/1809.01826(2018), http://arxiv.org/abs/1809.0182622. Liu, H., Simonyan, K., Yang, Y.: DARTS: differentiable architecture search. CoRRabs/1806.09055 (2018), http://arxiv.org/abs/1806.0905523. Liu, P., Zhang, H., Zhang, K., Lin, L., Zuo, W.: Multi-level wavelet-cnn for imagerestoration. CoRRabs/1805.07071 (2018), http://arxiv.org/abs/1805.0707124. Lopera Tellez, O.: Underwater threat recognition: Are automatic target classifica-tion algorithms going to replace expert human operators in the near future? In:OCEANS 2019 - Marseille. pp. 1\u20134 (2019).https://doi.org/10.1109/OCEANSE.2019.886716825. Matuszewski, D.J., Sintorn, I.M.: Reducing the u-net size for practical scenarios:Virus recognition in electron microscopy images. Computer Methods and Programsin Biomedicine178, 31\u201339 (2019).https://doi.org/https://doi.org/10.1016/j.cmpb.2019.05.026, https://www.sciencedirect.com/science/article/pii/S016926071930085926. Mohd Sagheer, S.V., George, S.N.: A review on medical image denoising algo-rithms. Biomedical Signal Processing and Control 61, 102036 (2020). https://doi.org/https://doi.org/10.1016/j.bspc.2020.102036 , https://www.sciencedirect.com/science/article/pii/S174680942030192027. Mo\u017cejko, M., Latkowski, T., \u0141ukasz Treszczotko, Szafraniuk, M., Trojanowski, K.:Superkernel neural architecture search for image denoising (2020)28. O\u2019Neill, J.: An overview of neural network compression. CoRRabs/2006.03669(2020), https://arxiv.org/abs/2006.0366929. Park, B., Yu, S., Jeong, J.: Densely connected hierarchical network for image de-noising. In: 2019 IEEE/CVF Conference on Computer Vision and Pattern Recog-nition Workshops (CVPRW). pp. 2104\u20132113 (2019).https://doi.org/10.1109/CVPRW.2019.00263--- Page 17 ---Pushing Joint Image Denoising and Classification to the Edge 1730. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearchviaparametersharing.CoRR abs/1802.03268 (2018),http://arxiv.org/abs/1802.0326831. Ramesh, A., Dhariwal, P., Nichol, A., Chu, C., Chen, M.: Hierarchical text-conditional image generation with clip latents (2022)32. Ronneberger, O., Fischer, P., Brox, T.: U-net: Convolutional networks for biomedi-cal image segmentation. CoRRabs/1505.04597 (2015), http://arxiv.org/abs/1505.0459733. Sandler, M., Howard, A.G., Zhu, M., Zhmoginov, A., Chen, L.: Inverted residualsand linear bottlenecks: Mobile networks for classification, detection and segmenta-tion. CoRRabs/1801.04381 (2018), http://arxiv.org/abs/1801.0438134. Simonyan, K., Zisserman, A.: Very deep convolutional networks for large-scaleimage recognition (2015)35. Singh, P., Shankar, A.: A novel optical image denoising technique using convolu-tional neural network and anisotropic diffusion for real-time surveillance applica-tions. Journal of Real-Time Image Processing18(5), 1711\u20131728 (Oct 2021).https://doi.org/10.1007/s11554-020-01060-0 , https://doi.org/10.1007/s11554-020-01060-036. Tan, M., Chen, B., Pang, R., Vasudevan, V., Le, Q.V.: Mnasnet: Platform-awareneural architecture search for mobile. CoRRabs/1807.11626 (2018), http://arxiv.org/abs/1807.1162637. Tan, M., Le, Q.V.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. CoRRabs/1905.11946 (2019), http://arxiv.org/abs/1905.1194638. Tan, M., Le, Q.V.: Efficientnetv2: Smaller models and faster training. CoRRabs/2104.00298 (2021), https://arxiv.org/abs/2104.0029839. Wang, Z., Cun, X., Bao, J., Liu, J.: Uformer: A general u-shaped transformerfor image restoration. CoRRabs/2106.03106 (2021), https://arxiv.org/abs/2106.0310640. Wang, Z., Bovik, A., Sheikh, H., Simoncelli, E.: Image quality assessment: fromerror visibility to structural similarity. IEEE Transactions on Image Processing13(4), 600\u2013612 (2004).https://doi.org/10.1109/TIP.2003.81986141. Williams, D.P., Couillard, M., Dugelay, S.: On human perception and auto-matic target recognition: Strategies for human-computer cooperation. In: 201422nd International Conference on Pattern Recognition. pp. 4690\u20134695 (2014).https://doi.org/10.1109/ICPR.2014.80242. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia,Y., Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiableneural architecture search. CoRRabs/1812.03443 (2018), http://arxiv.org/abs/1812.0344343. Wu, J., Timofte, R., Huang, Z., Van Gool, L.: On the relation between color imagedenoising and classification. arXiv preprint arXiv:1704.01372 (2017)44. Wu, Y., He, K.: Group normalization. CoRRabs/1803.08494 (2018), http://arxiv.org/abs/1803.0849445. Xie, S., Zheng, H., Liu, C., Lin, L.: SNAS: stochastic neural architecture search.CoRR abs/1812.09926 (2018), http://arxiv.org/abs/1812.0992646. Ye, P., Li, B., Li, Y., Chen, T., Fan, J., Ouyang, W.:\u03b2-darts: Beta-decay regular-ization for differentiable architecture search (2022)47. Zhang, H., Li, Y., Chen, H., Shen, C.: IR-NAS: neural architecture search for imagerestoration. CoRRabs/1909.08228 (2019), http://arxiv.org/abs/1909.08228--- Page 18 ---18 T.C. Markhorst et al.48. Zhang, K., Zuo, W., Chen, Y., Meng, D., Zhang, L.: Beyond a gaussian denoiser:Residual learning of deep CNN for image denoising. CoRR abs/1608.03981(2016), http://arxiv.org/abs/1608.0398149. Zhang, K., Zuo, W., Zhang, L.: Ffdnet: Toward a fast and flexible solution for CNNbased image denoising. CoRRabs/1710.04026 (2017), http://arxiv.org/abs/1710.0402650. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient con-volutional neural network for mobile devices. CoRR abs/1707.01083 (2017),http://arxiv.org/abs/1707.01083--- Page 19 ---Pushing Joint Image Denoising and Classification to the Edge 1A Efficient Classification & Denoising: Additional resultsThe joint models in Section 3 are constructed using a separate denoiser andclassifier. We describe the baseline models and several methods to construct thereduced versions.Overview of the models used in the main paper.UNet-S: {d = 4, b= 8, c = 2, m = 1.5}, which is also called Reduced UNet. UNet-M: {d = 4,b = 16, c = 2, m = 2}. UNet: {d = 5, b = 64, c = 2, m = 2}, which is alsocalled Baseline UNet. MB2.5-M: the classifier described in Section A.1 with anMBConv (expansion rate = 2.5) as second convolutional layer.A.1 Efficient ClassificationExperimental setup.Our baseline classifier (Conv-L) consists of two convolu-tional, one global max pooling, and a linear layer. Each convolutional layer alsohas a group normalization [44], max pooling, and ReLU activation function.To construct the reduced version, we use two methods similar to previousworks [33,37]. In the first method, we replace the second convolutional layer withan MBConv layer. Three expansion rates are used{1, 2.5, 4}: (i) rate 1 is thelowest possible value, (ii) rate 4 matches the number of FLOPs of the baseline,and (iii) rate 2.5 is in the middle of those two. The second reduction methodis to lower the number of filters in the baseline, also called the model width.Using these techniques, models with three different FLOP sizes are constructed,{S, M, L}. We use the following naming scheme, Conv-x and MBe-x, where xrepresents the FLOP size ande is the expansion rate of the MBConv.The models are trained using Cross Entropy loss. We report the accuracyaveraged over all 11 noise levels.Exp. 1: Conv vs MBConv comparison.According to [33], the MBConvlayer should be more efficient than a normal convolutional layer. Therefore, whencomparing the two operators in our network, we expect the version with anMBConv layer to need fewer FLOPs for the same accuracy. In Table 7, the MBmodels with expansion rates 2.5 (MB2.5-M) and 4 (MB4-L) classify better thanthe Conv-L model with fewer FLOPs. However, with an expansion rate of 1(MB1-S), the accuracy drops 7% compared to Conv-L. Therefore, [33]\u2019s theoryalso holds for the noisy classifier, but only for the higher expansion rates.Exp. 2: MBConv width & expansion rate scaling. Since MBConvlayers can be used to improve efficiency, we question how to further reduce theMB model\u2019s FLOP size. We co, Your response: ```SUMMARY\nedge device image classification optimization\n```\n~~~~~~~~~~\nCurrent Step #3, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n\nNotes: \nYour previous command was: ```SUMMARY\nedge device image classification optimization\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 5 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #2, Phase: literature review, Feedback: 3\n--- Page 1 ---Pushing Joint Image Denoising and Classificationto the EdgeThomas C. Markhorst* , Jan C. Van Gemert, and Osman S. KayhanCV Lab, Delft University of Technology{t.c.markhorst}@tudelft.nlAbstract. In this paper, we jointly combine image classification andimage denoising, aiming to enhance human perception of noisy imagescapturedbyedgedevices,likelow-lightsecuritycameras.Insuchsettings,it is important to retain the ability of humans to verify the automaticclassification decision and thus jointly denoise the image to enhance hu-man perception. Since edge devices have little computational power, weexplicitly optimize for efficiency by proposing a novel architecture thatintegrates the two tasks. Additionally, we alter a Neural ArchitectureSearch (NAS) method, which searches for classifiers to search for theintegrated model while optimizing for a target latency, classification ac-curacy, and denoising performance. The NAS architectures outperformour manually designed alternatives in both denoising and classification,offering a significant improvement to human perception. Our approachempowers users to construct architectures tailored to domains like med-ical imaging, surveillance systems, and industrial inspections.Keywords: ImageDenoising \xb7 NeuralArchitectureSearch \xb7 ImageClassification1 IntroductionThe intersection of edge devices, such as security cameras, and deep learninghas sparked an interest in optimizing neural networks for inference time, furtherreferred to as latency. Common tasks to optimize for such efficiency are objectclassification and object detection, which unlock automatic recognition. How-ever, in noisy settings, the recognition accuracy might not be perfect and it isimportant to allow the ability to validate the automatic recognition by humaninspection. Thus, in addition to automatic recognition, the perceptual qualityof the processed image is equally significant. In particular, this is relevant forimages containing noise, which can arise from various sources such as low-lightconditions, sensor noise, or other recording conditions. We focus on using anefficient model that can be used on the edge with the aim of enhancing humanperception for validating the recognition output of noisy images.Domains relying on human image perception but challenged by noisy im-ages, like medical imaging [26], surveillance systems [35], and industrial in-arXiv:2409.08943v1  [cs.CV]  13 Sep 2024--- Page 2 ---2 T.C. Markhorst et al.(a) (b) (c) (d) Cls: HumanFig. 1:We take a noisy image (a), which can be interpreted as an animal (b) orhuman (c). We denoise and classify the image (a), aiming to improve human perceptionresulting in (d). Note, in a real application (b) and (c) would not be available, whichincreases the difficulty of interpreting the noisy image.Artist: DALL-E-2 [31]spections [11], can benefit from recently proposed denoising Convolutional Neu-ral Networks (CNNs) [15,48]. As CNNs denoise better than traditional meth-ods[8,14].FastCNN denoisers[13,49]arerequired toaccommodatethe real-timerequirement of the affected domains. However, denoisers are not able to removeall noise, which is not always enough for human image perception.We further improve human understanding of the image by combining de-noising with machine perception, like image classification. From the Human-Computer Cooperation strategies in [41], we use the Classifier as Aid to Human.Where the image classifier can be used as a direct advisor or an independentagent to the security guard, the latter being analogous to a second opinion inmedical diagnosis. In different use cases, fusing skills of humans and computershas been shown to improve performance beyond using only one type [2,24,41].Therefore, we investigate models that can leverage the benefits of both denoisingand classification to enhance human understanding in real time.A model combining both denoising and classification is studied in [21], fo-cusing on denoising performance. In addition, we optimize for efficiency, whichis required for edge devices, and classification. Our efficiency definition is basedon two elements: (i) latency reduction while (ii) retaining denoising performanceand classification accuracy. These elements could be optimized using indepen-dent classification and denoising models. However, we propose an architecturecombining the tasks more efficiently.First, we employ established model design approaches to enhance indepen-dent denoising and classification models, such as model scaling [25,37] and ef-ficient operators [33]. Although the models are optimized, they still operateseparately, resulting in unnecessary overhead. Hence we propose and comparetwo methods that join both tasks, yielding a novel and efficient architecture.Adjusting this architecture for each device and desired latency can be labori-ous and requires expert knowledge. These issues have recently garnered interest,leadingtotheemergenceofnewautomatedarchitecturesearchtechniques,whichhave achieved competitive results in image classification [38,42]. Moreover, re-cent Neural Architecture Search (NAS) approaches incorporate latency in their--- Page 3 ---Pushing Joint Image Denoising and Classification to the Edge 3loss function, enabling the design of architectures tailored to specific latencyrequirements [16,19,42]. Combining NAS with the proposed architecture pro-vides a seamless and efficient approach to designing denoising and classificationmodels for diverse use cases.We find that our proposed efficiency-focused architecture consistently out-performs our more straightforward one. This is observed for both the manuallyand NAS designed models. In addition, our NAS models significantly outperformthe manually designed ones in denoising and classification performance.We have the following contributions. (i) We introduce a novel architecture toefficiently combine denoising and classification. The novelty lies in sharing an en-coder between the denoiser and the classifier. (ii) We propose modifications to anexisting NAS method for classification [19] to stabilize its search, improving theperformance of the found architectures. (iii) We extend an existing NAS methodto search for a model that combines denoising and classification, optimized fora target latency, classification accuracy, and denoising performance.Since no prior work proposes a joint efficient model for denoising and classi-fication, we study the tasks both separately and joint in Sec. 3. The findings areused as expert knowledge to construct the NAS method in Sec. 4.12 Related workDenoising. Image denoising aims to reconstruct a clean imagex from its ob-served noisy varianty. This relation can be formulated asy = x + n, where weassume n to be additive white Gaussian noise (AWGN). Neural network-baseddenoisers offer faster inference and good performance compared to traditionaldenoising methods like BM3D [8] and WNNM [14]. The interest in deep learningfor denoising started with DnCNN [48], a simple Convolutional Neural Network(CNN). Encoder-decoder architectures became popular due to their efficienthierarchical feature extraction. Specifically, UNet [32] whose skip-connectionsbetween the encoder and decoder enhance the denoising process as shown infollow-up methods [15,23,29]. The interest in the UNet structure continues withtransformer architectures [12,39]. In this paper, our denoisers are based on UNet,ensuring our findings can translate to most related work.Efficient classification. Optimization for efficiency is generally achievedby either compressing pre-trained networks [28] or designing small networks di-rectly [33,38]. We focus on efficient design, for which handcrafted models andneural architecture search (NAS) play essential roles. Studies proposing hand-crafted models often introduce efficient operators [17,33,50] or scaling meth-ods [37]. These efficient operators are used in NAS methods [38,42] aiming for theautomated design of efficient neural networks. Such an operator is the invertedresidual with a linear bottleneck (MBConv), as introduced in MobileNetV2 [33].In our models, we study scaling methods and MBConv\u2019s efficiency characteristic.Neural Architecture Search.The use of reinforcement learning (RL) forneural architecture search introduced efficient architectures with competitive1 Project site:https://thomas-markhorst.github.io--- Page 4 ---4 T.C. Markhorst et al.classification performance [16,30,36,38]. However, their discrete search space iscomputationally expensive. Differentiable NAS (DNAS) methods [3,22,42] sig-nificantly reduce this cost by relaxing the search space to be continuous usinglearnable vectors\u03b1 for selecting candidate operations, which allows for gradient-based optimization. The popularity of DNAS started with DARTS [22], whichsearches a cell structure. Due to the complex design and repetitiveness through-out the network of the cell structure, follow-up works [19,42] search operatorsfor every layer instead of constructing repeating cells.Pitfalls of DNAS are the collapse of search into some fixed operations and aperformance drop when converting from the continuous search network to thediscretized inference network [6,45,46]. TF-NAS [19] addresses these issues withan adaptation in the search algorithm, which lets the search model mimic thediscrete behavior of the inference model. In addition, TF-NAS searches an archi-tecture with a target latency by adding a latency loss to the search optimization.Because of these properties, we use TF-NAS as a baseline for our NAS study.Existing NAS methods for denoising are either not reproducible [27], have acell-based search space [47], or do not have an encoder-decoder [5] architecture.Instead, we use a layer-based search space and encoder-decoder structure.Jointclassificationanddenoising. In[43],thepositiveinfluenceofdenois-ing methods on classification performance is discussed. Moreover, [21] proposeda joint model where a VGG classifier [34] is attached to a denoiser similar toUNet.Thismethod[21]reportsaqualitativeimprovementofthedenoisedimageswhen adding the classification loss to the denoiser\u2019s optimization, whereas [43]reports a quantitative improvement. Although these models denoise and classifywell, they are not optimized for efficiency. In this paper, we design a joint imagedenoising and classification method for edge devices.3 Exploiting Expert KnowledgeWe start in a controlled setting with separate baseline models for classificationand denoising. Additionally, methods to increase their respective efficiency arestudied, resulting in a reduced version of the baseline denoiser and classifier.Both the construction and efficiency improvement of the models are describedin Suppl. A, where a UNet (Fig. 2) and simple 2-block CNN (Fig. 2.i and 2.ii)are used as baseline denoiser and classifier respectively. This section describeshow the different sizes of the classifiers and denoisers are used to study joiningmethods and their efficiency.Dataset & settings. For the experiments in this section, we generate acontrolled synthetic data set to study the behavior of the classifier and denoiserwhen applying model scaling, replacing the convolutional operations, and com-bining both models. The dataset consists of 30k images, each with a randomconstant background in a gray tint [0.1 - 0.3] with two randomly placed non-overlapping MNIST [10] digits. We use two digits to increase the complexity ofthe denoising task. For experiments including classification, the two digits areextracted from the image using ground truth locations. These extracted digits--- Page 5 ---Pushing Joint Image Denoising and Classification to the Edge 5U-Net denoiser (i) Sequentiald=3\u22c5bm\u22c5b(ii) IntegratedEncoderDecoderClassi\ufb01erLinearConvMax poolSkipUpConvorc=2Fig. 2:A UNet, with hyperparameters base feature map width (b), depth (d), channelmultiplier (m) and convolutions per layer (c). For the joint model either attach theclassifier to form (i) the Sequential model or (ii) the Integrated model.are separately used as input for the classifier. In the experiments where noiseis required, for either denoising or noisy classification, synthetic Gaussian noiseis added. This noise is zero mean, and the intensity of the noise is controlledusing the standard deviation (\u03c3) of the distribution. Fig. 3a shows a sample,and Fig. 3b its noisy variant. To test the model behavior on an extensive noiserange, every model is trained and tested on eleven\u03c3 values evenly spaced on theinterval [0, 1] (Tabs. 1, 7 and 8). The models are trained using Adam optimizerwith 1E-3 learning rate (LR), plateau LR scheduler, and 100 epochs.Since the experiments with the controlled data set are not targeted at aspecific device, the metric defining efficiency should not depend on a device.Such a metric is computational power, most commonly defined as Floating PointOperations (FLOPs), which we use as the primary metric. Despite being devicedependent, we assess latency as a secondary metric. The latency is measuredwith a batch size of 32, 100 warm-up inference passes and averaged over 1000inference passes. Classification performance is quantified using accuracy, whilefordenoisingperformancethePeakSignal-to-NoiseRatio(PSNR)andStructuralSimilarity Index (SSIM) metrics [40] are used. Higher is better for all our metrics.3.1 Joint model: DC-NetExperimentalsetup. Weconstructabaselineandreducedjointmodel,Denoising-Classifying Network (DC-Net). Both the baseline and reduced DC-Net use thesame classifier (MB2.5-M Suppl. A). Whereas UNet-S and UNet are used for thereduced and baseline DC-Net respectively.Forjoiningthedenoiserandclassifier,weproposetwomodels:(i)aSequentialmodel where the classifier is attached after the denoiser (Fig. 2.i), and (ii) anIntegrated model, the classifier is attached to the UNet encoder (Fig. 2.ii). Forthe Integrated model, classification and denoising branches share the encoder.The benefits of the Integrated model could come in threefold. First, using ashared encoder removes the need for a second large classifier, as in the Sequen-tial method. Second, the decoder and classifier branches could run in parallelcompared to running sequentially, which can result in lower latency. Thirdly, the--- Page 6 ---6 T.C. Markhorst et al.(a) GT (b) \u03c3=0.8 (c) Int. S (d) Seq. S (e) Int. L (f) Seq. LFig. 3:Ground-truth sample (a), which is the target for the denoiser when given noisyimage (b). S stands for the reduced model and L for the baseline. (c-f) are the croppeddenoised outputs for input (b) and the red squares indicate the zoomed-in regions. Forhigher noise levels, the denoising performance of the Sequential model is worse thanthe Integrated model.decoder is only optimized for denoising, since the optimization of the classifierdoes not influence it anymore. It can result in better image quality.The models are trained using a weighted combination of the Cross-Entropyand Charbonnier loss [1,20] (Eq. 1). We report the metrics averaged over all 11noise levels,\u03c3 in [0, 1].L = 0.1 \xb7 LCE + 0.9 \xb7 LChar (1)Exp 1. Integrated vs. Sequential.Which joining method performs betterfor the baseline, and does the same conclusion hold when reducing its size?We compare theSequential and Integrated models. In Tab. 1, we see that forboth the baseline and reduced DC-Net models, the Integrated version performssignificantly better at denoising, while the Sequential version performs better atclassification. The difference in denoising performance is visualized in Fig. 3. Wesee that both the reduced (3c) and baseline (3e) Integrated models reconstructthe digit clearly. Whereas both sizes of the Sequential model (3d and f) fail toreconstruct the digit.Conclusion. The integrated model has a slightly lower classification accu-racy compared to the Sequential model, yet it has superior performance in termsof image quality. When aiming for improved human perception, it is still requiredfor the human to see the content of the image. Therefore, the Integrated modelis more suitable for joint denoising and classification and is called DC-Net.Table 1:Comparison of the reduced and baseline joint models. Both the Integratedand Sequential methods trained on the synthetic noise dataset. The integrated modelperforms significantly better in denoising and slightly worse in classification. The inte-grated model also scales down better.DC-Net Type FLOPs (M) \u2193 Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191 Acc. (%)\u2191BaselineIntegrated 1301.8 7.14 32.8 0.97 88.1Sequential 1302.1 7.55 27.1 0.95 89.6ReducedIntegrated 51.2 2.41 29.9 0.97 86.2Sequential 51.5 2.83 25.2 0.92 87.6--- Page 7 ---Pushing Joint Image Denoising and Classification to the Edge 70 25 50 75Epochs0.00.20.40.60.8 valueLearned MB-k3-e3MB-k3-e6MB-k5-e3MB-k5-e60 25 50 75EpochsRemoved Fig. 4: Stage-5:block-4\u2019s\u03b1 values for Removed andLearned \u03b2. Search is morestable when\u03b2 is removed.6.0 8.0 12.0T arget Latency (ms)85.085.586.086.587.087.588.088.5Accuracy (%)# Operations468Fig. 5: Acc for differentsearch spaces, showed fordifferent target latencies.Using fewer operations isthe most robust.7.2 7.4 7.6 7.8 8.0 8.2 8.4 8.6Latency (ms)84.084.585.085.586.086.587.087.588.0Accuracy (%)TF-NAS CResNet-18MobileNetV2C-NAS M (ours)Fig. 6: Comparing clas-sifiers with similar la-tency on Imagenet100.Our model outperformsother methods.4 Neural Architecture SearchWe follow similar experimentation strategies as in the previous section. TF-NAS [19] is used to construct a classifier, which we use as a basis for our denoiserand joint model. All our proposed models in this Section contain searchableblocks, the models and which parts are searchable are defined in Figure 7.Dataset & settings.The following experiments are conducted on Imagenet[9], randomly cropped to 224x224 pixels. To reduce search and training time, 100classes (Imagenet 100) from the original 1000 classes were chosen, as in [19]. Inthe experiments requiring noise, Gaussian noise is sampled uniformly with acontinuous range of\u03c3 in [0, 1] (Tabs. 2, 3, 4, 5 and 6).The models are searched using SGD with momentum, 2E-2 LR with 90epochs. Afterward, the found architecture is trained from scratch with 2E-1 LRfor 250 epochs. All other settings are similar to [19]. The loss function dependson the task of the experiment, Cross-Entropy with label smoothing for classifi-cation (LCE), combined Charbonnier and SSIM losses for denoising (LDen), anda weighted combination for the joint model (LBoth), see Eq. 2, 3.LDen = 0.8 \xb7 LChar + 0.2 \xb7 LSSIM (2)LBoth = 0.1 \xb7 LCE + 0.9 \xb7 LDen (3)Since our NAS method uses a latency look-up table constructed for our de-vice, these experiments target a specific device, GeForce RTX 3090 GPU. There-fore latency is suitable for defining efficiency in the NAS experiments.4.1 Classification: C-NASExperimental Setup.Since TF-NAS [19] learns\u03b2\u2019s to control the number ofconvolutional operators per stage,\u03b2\u2019s can reduce the model size. However, in--- Page 8 ---8 T.C. Markhorst et al.the models proposed by [19], only 2 out of 24 stages are reduced by\u03b2. So the\u03b2\u2019s have little effect on the found architectures, yet they make the search spacemore complex. Therefore, we propose a version of TF-NAS where the\u03b2\u2019s areremoved so that all convolutional blocks are used.The candidate operations in the search space of TF-NAS are MBConvs with8 different configurations, see Suppl. B. The configurations differ in kernel size,expansion rate, and in- or excluding a squeeze- and excitation layer (SE) [18].The classification experiments are performed using data without noise, asthe aim is to examine the NAS method, which is designed for clean images.We investigate key components of TF-NAS and try to improve its stability andclassification performance.Exp 1. Learned vs. Removed\u03b2. We conduct an experiment to study theeffect of removing\u03b2 on the search quality. The SE-layer is excluded from thecandidate blocks, halving the search space to ensure the number of candidateoperations does not cause search instability. We set a low target latency of 6ms, as learning\u03b2 should have a positive effect on small networks. For both thelearned and removed settings, we run two searches, search 1 and 2.Fig. 4 shows that when\u03b2 is learned, the\u03b1\u2019s selecting a candidate operationoscillate and therefore do not decide on an architecture. Whereas with Removed\u03b2, the search is stable. This stability is reflected in the performance, as theaverage accuracy of the Removed\u03b2 models is 86.3%, compared to 84.2% forLearned \u03b2. The separate results for each model are shown in Suppl. C.Exp2.Numberofoperatorsinsearchspace. Doesreducingthenumberof operators during search positively influence the performance of the foundmodels? We test this by comparing the performance of architectures searchedwith three different search space sizes, {4, 6, or 8} operations, defined in Suppl.B. For each of these search spaces, three different latency targets are used: {6,8, and 12} ms.In Fig. 5, we see that for lower target latencies, 6 and 8 ms, using feweroperations in the search space does not alter performance significantly. Whentargeting 12 ms latency, reducing the number of operations in the search spacedoes show a significant improvement. Additionally, we find that when using thelarger search spaces, the operators from the small search space are still preferredfor lower latencies.Exp 3. Compare with original TF-NAS.How do architectures foundusingourproposedchangestoTF-NASperformcomparedtomodelswithsimilarlatency? We compare our model, C-NAS M, with TF-NAS C, MobileNetV2,and ResNet-18. MobileNetV2 our model have similar latency, architecture, andoperator types. ResNet only differs in that it uses the Conv operator. We includethese standard baseline architectures to indicate where C-NAS, see Fig. 7.i,stands on Imagenet100.Fig. 6 shows that the model found using our method has lower latency yethigher accuracy than TF-NAS C as proposed in [19]. The model is searchedwith target latency 8.0. We observe that our search method is able to find amodel that matches its target latency. Although ResNet-18 and MobileNetV2--- Page 9 ---Pushing Joint Image Denoising and Classification to the Edge 9run faster than our model, our classification accuracy is superior, especially whencompared to ResNet-18, which only uses Convs.Conclusion. By Removing \u03b2 and reducing the number of operators usedin the search, the search stability increases, and we find architectures that havebetter accuracy. An architecture found using our changes classifies better thana TF-NAS architecture with similar latency.The comparison between our model and ResNet-18 shows that our searchspace is able to compete with widely accepted Conv-based classifiers. Moreover,our model performs on par with MobileNetV2, a manually designed classifierusing MBConvs.4.2 Denoising: D-NASExperimental setup.To construct a denoiser, D-NAS (Fig. 7.ii), we use thefirst six stages of a found C-NAS classifier, which has four levels of resolution.Afterwards, we attach a UNet style decoder by using both a transposed convo-lution and two normal convolutions for each decoder level. Like UNet, we alsoadd skip connections between the encoder and decoder layers. The decoder isnot searched.Exp 1. D-NAS vs UNet denoiser.Does our denoiser D-NAS performsimilarly to the UNet denoisers? For this experiment, we use UNet-S (Sec. A.2){d = 4,b = 8,c = 2,m = 1.5}, with a latency of 9.2 ms and the larger UNet-M,{d = 4, b = 16, c = 2, m = 2} with a latency of 16.9 ms. We compare themwith our D-NAS M, with similar latency.Table 2:Comparison of D-NAS and UNet variants for denoising. D-NAS outperformsslightly faster UNet-S, but UNet-M denoises best at the cost of 45% higher latency.Model UNet params:Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191d b mUNet-S 4 8 1.5 9.2 25.0 0.69UNet-M 4 16 2 16.9 25.9 0.72D-NAS M - - - 11.6 25.6 0.71Tab. 2 shows that D-NAS M outperforms UNet-S by 0.6 dB PSNR and 2%SSIM, at the cost of 2.4 ms latency. However, the 7.7 ms slower UNet variant,UNet-M, denoises better than our proposed model, by 0.3 dB and 1% SSIM.Conclusion. D-NAS performs similarly to our baseline UNets. ThereforeD-NAS is a suitable denoising architecture and it can form the backbone of ourIntegrated model.4.3 Joint Model: DC-NASExperimental setup. To construct the joint model, we use the Integratedsetup. The Integrated model, DC-NAS, is constructed similarly to D-NAS. We--- Page 10 ---10 T.C. Markhorst et al.Table 3:Comparison of DC-NAS models searched for three different latencies, withtheir corresponding C-NAS model, classifier baseline, and denoiser baseline. Our Inte-grated models perform similar or better than their corresponding baselines, with theadvantage of having a joint denoising and classification network. *See Suppl. A.2.Model Type Lat. (ms) \u2193 Classification DenoisingAcc. (%)\u2191 PSNR\u2191 SSIM\u2191MobileNetV3 [16] Classifier 4.9 70.4 - -C-NAS S (ours) Classifier 5.9 73.5 - -UNet-S* [32] Denoiser 9.2 - 25.0 0.69DC-Net S (ours) Integrated 10.0 61.9 24.5 0.68DC-NAS S (ours) Integrated 10.3 74.3 25.4 0.70EfficientNetV2-b0 [38] Classifier 9.0 75.4 - -C-NAS M (ours) Classifier 7.9 75.5 - -LPIENet 0.25x [7] Denoiser 12.7 - 24.1 0.65DC-NAS M (ours) Integrated 13.7 76.0 25.4 0.70EfficientNetV2-b1 [38] Classifier 11.8 76.7 - -C-NAS L (ours) Classifier 12.0 76.0 - -UNet-M* [32] Denoiser 16.9 - 25.9 0.72LPIENet 0.5x [7] Denoiser 19.8 - 24.7 0.68DC-NAS L (ours) Integrated 17.9 76.4 25.2 0.70connect the decoder after the first six stages of C-NAS (Fig. 7, but still use theremaining C-NAS stages(Fig. 7.iii)) as a classification branch. The design choicesfor DC-NAS are discussed in the ablations study (Sec. 4.4).Using our search method, we search for DC-NAS models of three differentsizes{S,M,L}.ApartfromourmanuallydesignedIntegratedmodel,wecompareour searched models with separate state-of-the-art classifiers and denoisers, asthere are no existing models that jointly optimize denoising, classification, andefficiency. For each DC-NAS model, we also separately train the classifier (C-NAS) to evaluate the influence of joint denoising. The classifier and denoiserbaselines are chosen to have similar latency as the C-NAS or D-NAS model onwhich the corresponding DC-NAS is based.Results. We discuss the results in Tab. 3 in three separate sections for thedifferent target latencies. Our smallest Integrated model, DC-NAS S, outper-forms both of its classifier baselines MobileNetV3 and C-NAS S. Note, that thelatter shows that the classifier, C-NAS S, performs better when integrated intoDC-NAS S. Moreover, our Integrated model denoises better than its baselineUNet-S (Suppl. A). DC-NAS S also significantly outperforms our manually de-signed DC-Net S (Reduced), which is the only Integrated baseline. We displaythe denoising results of DC-Net, UNet-S, and DC-NAS S in Fig. 8. We observebetter denoising on smooth areas, sharper edges, and more realistic color recon-struction for DC-NAS S.The results of DC-NAS M follow a similar pattern, where our DC-NAS out-performs its baseline denoiser and classifier, using C-NAS M in the Integratedmodel boosts accuracy by 0.5%. When comparing DC-NAS M to DC-NAS S,--- Page 11 ---Pushing Joint Image Denoising and Classification to the Edge 11Decoder 4(iii) Integrated3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearDecoder 4Decoder 3Decoder 2Decoder 1(ii) D-NAS3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearC-NAS(iv) SequentialDecoder 4Decoder 1-4:Up ConvConcatenate Conv x2(i) C-NASEncoder - SearchableEncoder - Manually pickedDecoder - Manually pickedFig. 7:C-NAS and D-NAS architecture. Connecting block (iii) for DC-NAS and block(iv) for DC-NASseq. During search models with various latencies can be obtained. Onlythe orange stages are searchable in the encoder and classifier.the classification performance improves by 1.7%, yet the denoising performanceplateaus. LPIENet denoises the worst. Comparing DC-NAS M\u2019s denoising per-formance to 3.2 ms slower UNet-M we observe slightly worse denoising perfor-mance. However, our Integrated model denoises and classifies with lower latency.For DC-NAS L, we observe that both the classification and denoising baselineslightly outperform our Integrated model. EfficientNetV2-b1 has 0.3% higherclassification accuracy than DC-NAS L, and UNet-M improves with 0.7 dBPSNR and 2% SSIM. However, our Integrated model performs both denoisingand classification at a similar latency as UNet-M, which only denoises. Whencomparing DC-NAS L with DC-NAS M, we again note an improvement in classi-fication performance. However, the PSNR score drops by 0.2 dB while the moreimportant SSIM score remains at 0.70.Conclusion. Our results demonstrate that the proposed DC-NAS modelsperform similar or better than their denoising and classification baselines fortheir target latency. In addition, the searched model performs better than ourmanually designed joint denoiser and classifier.4.4 Ablation StudyExp 1. Encoder search.C-NAS forms the encoder of DC-NAS and containsthe searchable operations within DC-NAS. We test multiple search approaches:--- Page 12 ---12 T.C. Markhorst et al.(i) using clean images, and (ii) using noisy images. For both approaches, wesearch the encoder using only classification lossLCls. In addition, we also searchthe DC-NAS encoder on noisy images using the combined denoising and classi-fication lossLBoth. Therefore it searches for the optimal encoder for both taskswithin the Integrated model DC-NAS. Regardless of the search method, thefound models are trained using noisy images and the combined loss.Tab. 4, shows that when usingLCls with noisy images during search improvesclassification accuracy by 0.3%. Surprisingly, the denoising performance is thesame. Using both the denoising and classification objectives during the searchreduces the classification accuracy. Caused by the denoising loss complicatingthe search, without improving denoising performance. Therefore, we search ourDC-NAS models by only usingLCls loss.Exp 2. Compare Integrated vs. Sequential.We compare DC-NAS andDC-NASseq models with similar latency. Where DC-NASseq is our Sequentialmodel, which is constructed by attaching C-NAS to the output of D-NAS, seeFig. 7.iv. Since the searched classifier is used twice in DC-NASseq, the Sequen-tial model has a higher latency than the Integrated variant. To counter this, asmaller C-NAS model is used in both the encoder and classifier of DC-NASseq.The classifier, C-NAS, used to construct DC-NASseq L has a latency of 6.7 ms.Whereas in DC-NAS L, the classifier has a latency of 12 ms. Note, that thesemodels were searched by using clean instead of noisy images, as this holds forboth models it is still a fair comparison.We see that both models have similar latency and the same classification ac-curacy, however, DC-NAS L improves denoising performance with 0.5 dB PSNRand 1% SSIM (Tab. 5). This improvement is caused by DC-NAS L\u2019s Integrateddesign as this allows for a bigger encoder without increasing latency.Table 4:Different search strategies for DC-NAS, using (i) clean or noisy images and(ii) LCls or LCls + LDen. Searching onNoisy images with onlyLCls performs best.Search Lat. (ms) Acc. (%)\u2191 SSIM\u2191 PSNR\u2191Images LossClean LCls 13.9 75.7 25.4 0.70Noisy LCls 13.7 76.0 25.4 0.70Noisy LBoth 13.8 75.5 25.4 0.70Exp 3. Decoder tuning.The DC-NAS models found in Tab. 3 and 5, havesimilar denoising performance. These models differ only in the type of MBConvsthat are selected during search in the encoder. We test the hypothesis if thedenoising performance is influenced by adjusting the operators in the decoderwhile retaining the latency. DC-NAS M is used as a basis in this experiment. Weconstruct three alternatives. First, the convolutional operators in the decoderare replaced with MBConvs (MB-k3-e3) [33], which significantly increases thelatency of the model. To account for this, we scale down the decoder by (i)--- Page 13 ---Pushing Joint Image Denoising and Classification to the Edge 13Table 5:Comparing Sequential and Integrated DC-NAS, classification performance issimilar, yet the Integrated model is faster and denoises better.Model Lat. (ms) Acc. (%) \u2191 PSNR\u2191 SSIM\u2191DC-NASseq L 18.3 76.0 25.0 0.69DC-NAS L 17.9 76.0 25.5 0.70(a) \u03c3=0.1 (b) DC-Net (c) UNet-S (d) DC-NAS (e) Ground Truth(f) \u03c3=0.2 (g) DC-Net (h) UNet-S (i) DC-NAS (j) Ground TruthFig. 8:Denoising performance of DC-NAS S and its baselines. Left to right: noisyimage, the denoiser outputs of size S, and the clean image. Comparing (d) and (b,c),we see better performance in smooth areas and more correct colors in (d). With (i)and (g), we observe a better color reconstruction for (i). Moreover, (i) has less artifactsthan (h). Hence, DC-NAS S denoises better than the other denoisers of similar latency.using 1 instead of 2 convolutional operations (MBConv) per layer or (ii) using 3instead of 4 decoder layers.In Tab. 6, we see that using the MBConvs compared to Convs improves thedenoising performance. However, at the cost of a 14 ms latency increase, onlycaused by the MBConv decoder. When reducing the complexity of the MBConvdecoder with1 operatorand 3 layers, the denoising performance reduces to theoriginal level again, but the latency is still higher than for DC-NAS M whichhas only standard convolutional layers in the decoder block.Conclusion. We have seen that the Integrated combining method outper-forms its Sequential counterpart in denoising. To construct the integrated model(DC-NAS), we find that searching for a classifier on noisy data, without takingthedenoisingobjectiveintoaccountresultsinthebestclassificationperformance.--- Page 14 ---14 T.C. Markhorst et al.Table 6: The influence of altering the Conv operators in the DC-NAS M decoderto MBConv and scaling down the MBConv alternative by reducing the number ofoperators or decoder layers. Using the standard convolutional layers is more efficient.Decoder Lat. (ms) Acc. (%)\u2191 PSNR\u2191 SSIM\u2191Operator ScalingConv - 13.7 76 25.4 0.70MBConv - 27.7 75.5 25.8 0.71MBConv 1 operator 16.4 75.4 25.3 0.70MBConv 3 layers 22.1 75.1 25.4 0.70Surprisingly, the search method does not influence the denoising performance.Furthermore, manually altering the decoder does not benefit denoising efficiencyeither. However, the NAS denoising experiments demonstrate that our denois-ing setup is competitive. Since tuning the decoder operators does not improveperformance, our method is focused on searching for only the encoder of theintegrated model. The models found by this approach, outperform our manuallydesigned models with similar latency.5 Limitations & ConclusionOne limitation of our NAS method is its inability to alter the decoder. It isdesigned this way as manually altering the decoder does not improve efficiency.However, when targeting a significantly different latency, a change in denoisingarchitecture could be required. Therefore, designing model scaling rules for thesearched models is of interest, similar to the EfficientNets [37,38].Another limitation is the fixation of\u03b2 in our NAS method. Although this im-provesthestabilityofsearchandnetworkperformance,learning \u03b2 whileretaininga stable search would be preferred. This would introduce more possibilities inthe search space for optimizing efficiency.In addition, the latency of Integrated models can be reduced further by run-ning the denoising and classification branches in parallel.To conclude, we show that using efficient operators and scaling methodsproposed in previous work [25,33,37] are relevant for denoising and noisy clas-sification. In addition, we present the Integrated model DC-Net to join the twotasks efficiently and show that the Integrated design is more suitable across var-ious latencies than the Sequential variant. To simplify the design process of thejoint model when targeting a latency, we present a NAS method. We alter anexisting NAS method to improve the stability and performance of the search.This method searches a classifier. Using the searched classifier as a basis, webuild the Integrated DC-NAS model. We demonstrate that the proposed modeloutperforms the manually constructed model. We believe that our study can bea precursor of efficient joint low-level and high-level computer vision tasks.--- Page 15 ---Pushing Joint Image Denoising and Classification to the Edge 15References1. Barron, J.T.: A more general robust loss function. CoRRabs/1701.03077 (2017),http://arxiv.org/abs/1701.030772. Bosch, N., D\u2019Mello, S.K.: Can computers outperform humans in detecting userzone-outs? implications for intelligent interfaces. ACM Trans. Comput.-Hum. In-teract. 29(2) (jan 2022).https://doi.org/10.1145/3481889, https://doi.org/10.1145/34818893. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on tar-get task and hardware. CoRRabs/1812.00332 (2018), http://arxiv.org/abs/1812.003324. Charbonnier, P., Blanc-Feraud, L., Aubert, G., Barlaud, M.: Two deterministichalf-quadratic regularization algorithms for computed imaging. In: Proceedings of1st International Conference on Image Processing. vol. 2, pp. 168\u2013172 vol.2 (1994).https://doi.org/10.1109/ICIP.1994.4135535. Cheng, A., Wang, J., Zhang, X.S., Chen, Q., Wang, P., Cheng, J.: DPNAS:neural architecture search for deep learning with differential privacy. CoRRabs/2110.08557 (2021), https://arxiv.org/abs/2110.085576. Chu, X., Zhou, T., Zhang, B., Li, J.: Fair DARTS: eliminating unfair advantages indifferentiable architecture search. CoRRabs/1911.12126 (2019), http://arxiv.org/abs/1911.121267. Conde, M.V., Vasluianu, F., Vazquez-Corral, J., Timofte, R.: Perceptual im-age enhancement for smartphone real-time applications. In: Proceedings of theIEEE/CVF Winter Conference on Applications of Computer Vision (WACV). pp.1848\u20131858 (January 2023)8. Dabov, K., Foi, A., Katkovnik, V., Egiazarian, K.: Image denoising by sparse 3-dtransform-domain collaborative filtering. IEEE Transactions on Image Processing16(8), 2080\u20132095 (2007).https://doi.org/10.1109/TIP.2007.9012389. Deng, J., Dong, W., Socher, R., Li, L.J., Li, K., Fei-Fei, L.: Imagenet: A large-scale hierarchical image database. In: 2009 IEEE conference on computer visionand pattern recognition. pp. 248\u2013255. Ieee (2009)10. Deng, L.: The mnist database of handwritten digit images for machine learningresearch. IEEE Signal Processing Magazine29(6), 141\u2013142 (2012)11. Dey, B., Halder, S., Khalil, K., Lorusso, G., Severi, J., Leray, P., Bayoumi,M.A.: SEM image denoising with unsupervised machine learning for better de-fect inspection and metrology. In: Adan, O., Robinson, J.C. (eds.) Metrology,Inspection, and Process Control for Semiconductor Manufacturing XXXV. vol.11611, p. 1161115. International Society for Optics and Photonics, SPIE (2021).https://doi.org/10.1117/12.2584803, https://doi.org/10.1117/12.258480312. Fan, C.M., Liu, T.J., Liu, K.H.: Sunet: Swin transformer unet for image denoising.In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE(May 2022).https://doi.org/10.1109/iscas48785.2022.9937486 , http://dx.doi.org/10.1109/ISCAS48785.2022.993748613. Gu,S.,Li,Y.,Gool,L.V.,Timofte,R.:Self-guidednetworkforfastimagedenoising.In: Proceedings of the IEEE/CVF International Conference on Computer Vision(ICCV) (October 2019)14. Gu, S., Zhang, L., Zuo, W., Feng, X.: Weighted nuclear norm minimization withapplication to image denoising. In: 2014 IEEE Conference on Computer Visionand Pattern Recognition. pp. 2862\u20132869 (2014).https://doi.org/10.1109/CVPR.2014.366--- Page 16 ---16 T.C. Markhorst et al.15. Gurrola-Ramos, J., Dalmau, O., Alarc\xf3n, T.E.: A residual dense u-net neu-ral network for image denoising. IEEE Access 9, 31742\u201331754 (2021). https://doi.org/10.1109/ACCESS.2021.306106216. Howard, A., Sandler, M., Chu, G., Chen, L., Chen, B., Tan, M., Wang, W., Zhu, Y.,Pang, R., Vasudevan, V., Le, Q.V., Adam, H.: Searching for mobilenetv3. CoRRabs/1905.02244 (2019), http://arxiv.org/abs/1905.0224417. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications. CoRRabs/1704.04861 (2017), http://arxiv.org/abs/1704.0486118. Hu, J., Shen, L., Sun, G.: Squeeze-and-excitation networks. CoRRabs/1709.01507 (2017), http://arxiv.org/abs/1709.0150719. Hu, Y., Wu, X., He, R.: TF-NAS: rethinking three search freedoms of latency-constrained differentiable neural architecture search. CoRR abs/2008.05314(2020), https://arxiv.org/abs/2008.0531420. Ignatov, A., Timofte, R., Liu, S., Feng, C., Bai, F., Wang, X., Lei, L., Yi, Z., Xiang,Y., Liu, Z., Li, S., Shi, K., Kong, D., Xu, K., Kwon, M., Wu, Y., Zheng, J., Fan,Z., Wu, X., Zhang, F., No, A., Cho, M., Chen, Z., Zhang, X., Li, R., Wang, J.,Wang, Z., Conde, M.V., Choi, U.J., Perevozchikov, G., Ershov, E., Hui, Z., Dong,M., Lou, X., Zhou, W., Pang, C., Qin, H., Cai, M.: Learned smartphone isp onmobile gpus with deep learning, mobile ai & aim 2022 challenge: Report (2022),https://arxiv.org/abs/2211.0388521. Liu, D., Wen, B., Jiao, J., Liu, X., Wang, Z., Huang, T.S.: Connecting imagedenoising and high-level vision tasks via deep learning. CoRRabs/1809.01826(2018), http://arxiv.org/abs/1809.0182622. Liu, H., Simonyan, K., Yang, Y.: DARTS: differentiable architecture search. CoRRabs/1806.09055 (2018), http://arxiv.org/abs/1806.0905523. Liu, P., Zhang, H., Zhang, K., Lin, L., Zuo, W.: Multi-level wavelet-cnn for imagerestoration. CoRRabs/1805.07071 (2018), http://arxiv.org/abs/1805.0707124. Lopera Tellez, O.: Underwater threat recognition: Are automatic target classifica-tion algorithms going to replace expert human operators in the near future? In:OCEANS 2019 - Marseille. pp. 1\u20134 (2019).https://doi.org/10.1109/OCEANSE.2019.886716825. Matuszewski, D.J., Sintorn, I.M.: Reducing the u-net size for practical scenarios:Virus recognition in electron microscopy images. Computer Methods and Programsin Biomedicine178, 31\u201339 (2019).https://doi.org/https://doi.org/10.1016/j.cmpb.2019.05.026, https://www.sciencedirect.com/science/article/pii/S016926071930085926. Mohd Sagheer, S.V., George, S.N.: A review on medical image denoising algo-rithms. Biomedical Signal Processing and Control 61, 102036 (2020). https://doi.org/https://doi.org/10.1016/j.bspc.2020.102036 , https://www.sciencedirect.com/science/article/pii/S174680942030192027. Mo\u017cejko, M., Latkowski, T., \u0141ukasz Treszczotko, Szafraniuk, M., Trojanowski, K.:Superkernel neural architecture search for image denoising (2020)28. O\u2019Neill, J.: An overview of neural network compression. CoRRabs/2006.03669(2020), https://arxiv.org/abs/2006.0366929. Park, B., Yu, S., Jeong, J.: Densely connected hierarchical network for image de-noising. In: 2019 IEEE/CVF Conference on Computer Vision and Pattern Recog-nition Workshops (CVPRW). pp. 2104\u20132113 (2019).https://doi.org/10.1109/CVPRW.2019.00263--- Page 17 ---Pushing Joint Image Denoising and Classification to the Edge 1730. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearchviaparametersharing.CoRR abs/1802.03268 (2018),http://arxiv.org/abs/1802.0326831. Ramesh, A., Dhariwal, P., Nichol, A., Chu, C., Chen, M.: Hierarchical text-conditional image generation with clip latents (2022)32. Ronneberger, O., Fischer, P., Brox, T.: U-net: Convolutional networks for biomedi-cal image segmentation. CoRRabs/1505.04597 (2015), http://arxiv.org/abs/1505.0459733. Sandler, M., Howard, A.G., Zhu, M., Zhmoginov, A., Chen, L.: Inverted residualsand linear bottlenecks: Mobile networks for classification, detection and segmenta-tion. CoRRabs/1801.04381 (2018), http://arxiv.org/abs/1801.0438134. Simonyan, K., Zisserman, A.: Very deep convolutional networks for large-scaleimage recognition (2015)35. Singh, P., Shankar, A.: A novel optical image denoising technique using convolu-tional neural network and anisotropic diffusion for real-time surveillance applica-tions. Journal of Real-Time Image Processing18(5), 1711\u20131728 (Oct 2021).https://doi.org/10.1007/s11554-020-01060-0 , https://doi.org/10.1007/s11554-020-01060-036. Tan, M., Chen, B., Pang, R., Vasudevan, V., Le, Q.V.: Mnasnet: Platform-awareneural architecture search for mobile. CoRRabs/1807.11626 (2018), http://arxiv.org/abs/1807.1162637. Tan, M., Le, Q.V.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. CoRRabs/1905.11946 (2019), http://arxiv.org/abs/1905.1194638. Tan, M., Le, Q.V.: Efficientnetv2: Smaller models and faster training. CoRRabs/2104.00298 (2021), https://arxiv.org/abs/2104.0029839. Wang, Z., Cun, X., Bao, J., Liu, J.: Uformer: A general u-shaped transformerfor image restoration. CoRRabs/2106.03106 (2021), https://arxiv.org/abs/2106.0310640. Wang, Z., Bovik, A., Sheikh, H., Simoncelli, E.: Image quality assessment: fromerror visibility to structural similarity. IEEE Transactions on Image Processing13(4), 600\u2013612 (2004).https://doi.org/10.1109/TIP.2003.81986141. Williams, D.P., Couillard, M., Dugelay, S.: On human perception and auto-matic target recognition: Strategies for human-computer cooperation. In: 201422nd International Conference on Pattern Recognition. pp. 4690\u20134695 (2014).https://doi.org/10.1109/ICPR.2014.80242. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia,Y., Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiableneural architecture search. CoRRabs/1812.03443 (2018), http://arxiv.org/abs/1812.0344343. Wu, J., Timofte, R., Huang, Z., Van Gool, L.: On the relation between color imagedenoising and classification. arXiv preprint arXiv:1704.01372 (2017)44. Wu, Y., He, K.: Group normalization. CoRRabs/1803.08494 (2018), http://arxiv.org/abs/1803.0849445. Xie, S., Zheng, H., Liu, C., Lin, L.: SNAS: stochastic neural architecture search.CoRR abs/1812.09926 (2018), http://arxiv.org/abs/1812.0992646. Ye, P., Li, B., Li, Y., Chen, T., Fan, J., Ouyang, W.:\u03b2-darts: Beta-decay regular-ization for differentiable architecture search (2022)47. Zhang, H., Li, Y., Chen, H., Shen, C.: IR-NAS: neural architecture search for imagerestoration. CoRRabs/1909.08228 (2019), http://arxiv.org/abs/1909.08228--- Page 18 ---18 T.C. Markhorst et al.48. Zhang, K., Zuo, W., Chen, Y., Meng, D., Zhang, L.: Beyond a gaussian denoiser:Residual learning of deep CNN for image denoising. CoRR abs/1608.03981(2016), http://arxiv.org/abs/1608.0398149. Zhang, K., Zuo, W., Zhang, L.: Ffdnet: Toward a fast and flexible solution for CNNbased image denoising. CoRRabs/1710.04026 (2017), http://arxiv.org/abs/1710.0402650. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient con-volutional neural network for mobile devices. CoRR abs/1707.01083 (2017),http://arxiv.org/abs/1707.01083--- Page 19 ---Pushing Joint Image Denoising and Classification to the Edge 1A Efficient Classification & Denoising: Additional resultsThe joint models in Section 3 are constructed using a separate denoiser andclassifier. We describe the baseline models and several methods to construct thereduced versions.Overview of the models used in the main paper.UNet-S: {d = 4, b= 8, c = 2, m = 1.5}, which is also called Reduced UNet. UNet-M: {d = 4,b = 16, c = 2, m = 2}. UNet: {d = 5, b = 64, c = 2, m = 2}, which is alsocalled Baseline UNet. MB2.5-M: the classifier described in Section A.1 with anMBConv (expansion rate = 2.5) as second convolutional layer.A.1 Efficient ClassificationExperimental setup.Our baseline classifier (Conv-L) consists of two convolu-tional, one global max pooling, and a linear layer. Each convolutional layer alsohas a group normalization [44], max pooling, and ReLU activation function.To construct the reduced version, we use two methods similar to previousworks [33,37]. In the first method, we replace the second convolutional layer withan MBConv layer. Three expansion rates are used{1, 2.5, 4}: (i) rate 1 is thelowest possible value, (ii) rate 4 matches the number of FLOPs of the baseline,and (iii) rate 2.5 is in the middle of those two. The second reduction methodis to lower the number of filters in the baseline, also called the model width.Using these techniques, models with three different FLOP sizes are constructed,{S, M, L}. We use the following naming scheme, Conv-x and MBe-x, where xrepresents the FLOP size ande is the expansion rate of the MBConv.The models are trained using Cross Entropy loss. We report the accuracyaveraged over all 11 noise levels.Exp. 1: Conv vs MBConv comparison.According to [33], the MBConvlayer should be more efficient than a normal convolutional layer. Therefore, whencomparing the two operators in our network, we expect the version with anMBConv layer to need fewer FLOPs for the same accuracy. In Table 7, the MBmodels with expansion rates 2.5 (MB2.5-M) and 4 (MB4-L) classify better thanthe Conv-L model with fewer FLOPs. However, with an expansion rate of 1(MB1-S), the accuracy drops 7% compared to Conv-L. Therefore, [33]\u2019s theoryalso holds for the noisy classifier, but only for the higher expansion rates.Exp. 2: MBConv width & expansion rate scaling. Since MBConvlayers can be used to improve efficiency, we question how to further reduce theMB model\u2019s FLOP size. We co, Your response: ```SUMMARY\nedge device image classification optimization\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\n~~~~~~~~~~\nCurrent Step #4, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance.\n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2307.04443v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 6 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #2, Phase: literature review, Feedback: 3\n--- Page 1 ---Pushing Joint Image Denoising and Classificationto the EdgeThomas C. Markhorst* , Jan C. Van Gemert, and Osman S. KayhanCV Lab, Delft University of Technology{t.c.markhorst}@tudelft.nlAbstract. In this paper, we jointly combine image classification andimage denoising, aiming to enhance human perception of noisy imagescapturedbyedgedevices,likelow-lightsecuritycameras.Insuchsettings,it is important to retain the ability of humans to verify the automaticclassification decision and thus jointly denoise the image to enhance hu-man perception. Since edge devices have little computational power, weexplicitly optimize for efficiency by proposing a novel architecture thatintegrates the two tasks. Additionally, we alter a Neural ArchitectureSearch (NAS) method, which searches for classifiers to search for theintegrated model while optimizing for a target latency, classification ac-curacy, and denoising performance. The NAS architectures outperformour manually designed alternatives in both denoising and classification,offering a significant improvement to human perception. Our approachempowers users to construct architectures tailored to domains like med-ical imaging, surveillance systems, and industrial inspections.Keywords: ImageDenoising \xb7 NeuralArchitectureSearch \xb7 ImageClassification1 IntroductionThe intersection of edge devices, such as security cameras, and deep learninghas sparked an interest in optimizing neural networks for inference time, furtherreferred to as latency. Common tasks to optimize for such efficiency are objectclassification and object detection, which unlock automatic recognition. How-ever, in noisy settings, the recognition accuracy might not be perfect and it isimportant to allow the ability to validate the automatic recognition by humaninspection. Thus, in addition to automatic recognition, the perceptual qualityof the processed image is equally significant. In particular, this is relevant forimages containing noise, which can arise from various sources such as low-lightconditions, sensor noise, or other recording conditions. We focus on using anefficient model that can be used on the edge with the aim of enhancing humanperception for validating the recognition output of noisy images.Domains relying on human image perception but challenged by noisy im-ages, like medical imaging [26], surveillance systems [35], and industrial in-arXiv:2409.08943v1  [cs.CV]  13 Sep 2024--- Page 2 ---2 T.C. Markhorst et al.(a) (b) (c) (d) Cls: HumanFig. 1:We take a noisy image (a), which can be interpreted as an animal (b) orhuman (c). We denoise and classify the image (a), aiming to improve human perceptionresulting in (d). Note, in a real application (b) and (c) would not be available, whichincreases the difficulty of interpreting the noisy image.Artist: DALL-E-2 [31]spections [11], can benefit from recently proposed denoising Convolutional Neu-ral Networks (CNNs) [15,48]. As CNNs denoise better than traditional meth-ods[8,14].FastCNN denoisers[13,49]arerequired toaccommodatethe real-timerequirement of the affected domains. However, denoisers are not able to removeall noise, which is not always enough for human image perception.We further improve human understanding of the image by combining de-noising with machine perception, like image classification. From the Human-Computer Cooperation strategies in [41], we use the Classifier as Aid to Human.Where the image classifier can be used as a direct advisor or an independentagent to the security guard, the latter being analogous to a second opinion inmedical diagnosis. In different use cases, fusing skills of humans and computershas been shown to improve performance beyond using only one type [2,24,41].Therefore, we investigate models that can leverage the benefits of both denoisingand classification to enhance human understanding in real time.A model combining both denoising and classification is studied in [21], fo-cusing on denoising performance. In addition, we optimize for efficiency, whichis required for edge devices, and classification. Our efficiency definition is basedon two elements: (i) latency reduction while (ii) retaining denoising performanceand classification accuracy. These elements could be optimized using indepen-dent classification and denoising models. However, we propose an architecturecombining the tasks more efficiently.First, we employ established model design approaches to enhance indepen-dent denoising and classification models, such as model scaling [25,37] and ef-ficient operators [33]. Although the models are optimized, they still operateseparately, resulting in unnecessary overhead. Hence we propose and comparetwo methods that join both tasks, yielding a novel and efficient architecture.Adjusting this architecture for each device and desired latency can be labori-ous and requires expert knowledge. These issues have recently garnered interest,leadingtotheemergenceofnewautomatedarchitecturesearchtechniques,whichhave achieved competitive results in image classification [38,42]. Moreover, re-cent Neural Architecture Search (NAS) approaches incorporate latency in their--- Page 3 ---Pushing Joint Image Denoising and Classification to the Edge 3loss function, enabling the design of architectures tailored to specific latencyrequirements [16,19,42]. Combining NAS with the proposed architecture pro-vides a seamless and efficient approach to designing denoising and classificationmodels for diverse use cases.We find that our proposed efficiency-focused architecture consistently out-performs our more straightforward one. This is observed for both the manuallyand NAS designed models. In addition, our NAS models significantly outperformthe manually designed ones in denoising and classification performance.We have the following contributions. (i) We introduce a novel architecture toefficiently combine denoising and classification. The novelty lies in sharing an en-coder between the denoiser and the classifier. (ii) We propose modifications to anexisting NAS method for classification [19] to stabilize its search, improving theperformance of the found architectures. (iii) We extend an existing NAS methodto search for a model that combines denoising and classification, optimized fora target latency, classification accuracy, and denoising performance.Since no prior work proposes a joint efficient model for denoising and classi-fication, we study the tasks both separately and joint in Sec. 3. The findings areused as expert knowledge to construct the NAS method in Sec. 4.12 Related workDenoising. Image denoising aims to reconstruct a clean imagex from its ob-served noisy varianty. This relation can be formulated asy = x + n, where weassume n to be additive white Gaussian noise (AWGN). Neural network-baseddenoisers offer faster inference and good performance compared to traditionaldenoising methods like BM3D [8] and WNNM [14]. The interest in deep learningfor denoising started with DnCNN [48], a simple Convolutional Neural Network(CNN). Encoder-decoder architectures became popular due to their efficienthierarchical feature extraction. Specifically, UNet [32] whose skip-connectionsbetween the encoder and decoder enhance the denoising process as shown infollow-up methods [15,23,29]. The interest in the UNet structure continues withtransformer architectures [12,39]. In this paper, our denoisers are based on UNet,ensuring our findings can translate to most related work.Efficient classification. Optimization for efficiency is generally achievedby either compressing pre-trained networks [28] or designing small networks di-rectly [33,38]. We focus on efficient design, for which handcrafted models andneural architecture search (NAS) play essential roles. Studies proposing hand-crafted models often introduce efficient operators [17,33,50] or scaling meth-ods [37]. These efficient operators are used in NAS methods [38,42] aiming for theautomated design of efficient neural networks. Such an operator is the invertedresidual with a linear bottleneck (MBConv), as introduced in MobileNetV2 [33].In our models, we study scaling methods and MBConv\u2019s efficiency characteristic.Neural Architecture Search.The use of reinforcement learning (RL) forneural architecture search introduced efficient architectures with competitive1 Project site:https://thomas-markhorst.github.io--- Page 4 ---4 T.C. Markhorst et al.classification performance [16,30,36,38]. However, their discrete search space iscomputationally expensive. Differentiable NAS (DNAS) methods [3,22,42] sig-nificantly reduce this cost by relaxing the search space to be continuous usinglearnable vectors\u03b1 for selecting candidate operations, which allows for gradient-based optimization. The popularity of DNAS started with DARTS [22], whichsearches a cell structure. Due to the complex design and repetitiveness through-out the network of the cell structure, follow-up works [19,42] search operatorsfor every layer instead of constructing repeating cells.Pitfalls of DNAS are the collapse of search into some fixed operations and aperformance drop when converting from the continuous search network to thediscretized inference network [6,45,46]. TF-NAS [19] addresses these issues withan adaptation in the search algorithm, which lets the search model mimic thediscrete behavior of the inference model. In addition, TF-NAS searches an archi-tecture with a target latency by adding a latency loss to the search optimization.Because of these properties, we use TF-NAS as a baseline for our NAS study.Existing NAS methods for denoising are either not reproducible [27], have acell-based search space [47], or do not have an encoder-decoder [5] architecture.Instead, we use a layer-based search space and encoder-decoder structure.Jointclassificationanddenoising. In[43],thepositiveinfluenceofdenois-ing methods on classification performance is discussed. Moreover, [21] proposeda joint model where a VGG classifier [34] is attached to a denoiser similar toUNet.Thismethod[21]reportsaqualitativeimprovementofthedenoisedimageswhen adding the classification loss to the denoiser\u2019s optimization, whereas [43]reports a quantitative improvement. Although these models denoise and classifywell, they are not optimized for efficiency. In this paper, we design a joint imagedenoising and classification method for edge devices.3 Exploiting Expert KnowledgeWe start in a controlled setting with separate baseline models for classificationand denoising. Additionally, methods to increase their respective efficiency arestudied, resulting in a reduced version of the baseline denoiser and classifier.Both the construction and efficiency improvement of the models are describedin Suppl. A, where a UNet (Fig. 2) and simple 2-block CNN (Fig. 2.i and 2.ii)are used as baseline denoiser and classifier respectively. This section describeshow the different sizes of the classifiers and denoisers are used to study joiningmethods and their efficiency.Dataset & settings. For the experiments in this section, we generate acontrolled synthetic data set to study the behavior of the classifier and denoiserwhen applying model scaling, replacing the convolutional operations, and com-bining both models. The dataset consists of 30k images, each with a randomconstant background in a gray tint [0.1 - 0.3] with two randomly placed non-overlapping MNIST [10] digits. We use two digits to increase the complexity ofthe denoising task. For experiments including classification, the two digits areextracted from the image using ground truth locations. These extracted digits--- Page 5 ---Pushing Joint Image Denoising and Classification to the Edge 5U-Net denoiser (i) Sequentiald=3\u22c5bm\u22c5b(ii) IntegratedEncoderDecoderClassi\ufb01erLinearConvMax poolSkipUpConvorc=2Fig. 2:A UNet, with hyperparameters base feature map width (b), depth (d), channelmultiplier (m) and convolutions per layer (c). For the joint model either attach theclassifier to form (i) the Sequential model or (ii) the Integrated model.are separately used as input for the classifier. In the experiments where noiseis required, for either denoising or noisy classification, synthetic Gaussian noiseis added. This noise is zero mean, and the intensity of the noise is controlledusing the standard deviation (\u03c3) of the distribution. Fig. 3a shows a sample,and Fig. 3b its noisy variant. To test the model behavior on an extensive noiserange, every model is trained and tested on eleven\u03c3 values evenly spaced on theinterval [0, 1] (Tabs. 1, 7 and 8). The models are trained using Adam optimizerwith 1E-3 learning rate (LR), plateau LR scheduler, and 100 epochs.Since the experiments with the controlled data set are not targeted at aspecific device, the metric defining efficiency should not depend on a device.Such a metric is computational power, most commonly defined as Floating PointOperations (FLOPs), which we use as the primary metric. Despite being devicedependent, we assess latency as a secondary metric. The latency is measuredwith a batch size of 32, 100 warm-up inference passes and averaged over 1000inference passes. Classification performance is quantified using accuracy, whilefordenoisingperformancethePeakSignal-to-NoiseRatio(PSNR)andStructuralSimilarity Index (SSIM) metrics [40] are used. Higher is better for all our metrics.3.1 Joint model: DC-NetExperimentalsetup. Weconstructabaselineandreducedjointmodel,Denoising-Classifying Network (DC-Net). Both the baseline and reduced DC-Net use thesame classifier (MB2.5-M Suppl. A). Whereas UNet-S and UNet are used for thereduced and baseline DC-Net respectively.Forjoiningthedenoiserandclassifier,weproposetwomodels:(i)aSequentialmodel where the classifier is attached after the denoiser (Fig. 2.i), and (ii) anIntegrated model, the classifier is attached to the UNet encoder (Fig. 2.ii). Forthe Integrated model, classification and denoising branches share the encoder.The benefits of the Integrated model could come in threefold. First, using ashared encoder removes the need for a second large classifier, as in the Sequen-tial method. Second, the decoder and classifier branches could run in parallelcompared to running sequentially, which can result in lower latency. Thirdly, the--- Page 6 ---6 T.C. Markhorst et al.(a) GT (b) \u03c3=0.8 (c) Int. S (d) Seq. S (e) Int. L (f) Seq. LFig. 3:Ground-truth sample (a), which is the target for the denoiser when given noisyimage (b). S stands for the reduced model and L for the baseline. (c-f) are the croppeddenoised outputs for input (b) and the red squares indicate the zoomed-in regions. Forhigher noise levels, the denoising performance of the Sequential model is worse thanthe Integrated model.decoder is only optimized for denoising, since the optimization of the classifierdoes not influence it anymore. It can result in better image quality.The models are trained using a weighted combination of the Cross-Entropyand Charbonnier loss [1,20] (Eq. 1). We report the metrics averaged over all 11noise levels,\u03c3 in [0, 1].L = 0.1 \xb7 LCE + 0.9 \xb7 LChar (1)Exp 1. Integrated vs. Sequential.Which joining method performs betterfor the baseline, and does the same conclusion hold when reducing its size?We compare theSequential and Integrated models. In Tab. 1, we see that forboth the baseline and reduced DC-Net models, the Integrated version performssignificantly better at denoising, while the Sequential version performs better atclassification. The difference in denoising performance is visualized in Fig. 3. Wesee that both the reduced (3c) and baseline (3e) Integrated models reconstructthe digit clearly. Whereas both sizes of the Sequential model (3d and f) fail toreconstruct the digit.Conclusion. The integrated model has a slightly lower classification accu-racy compared to the Sequential model, yet it has superior performance in termsof image quality. When aiming for improved human perception, it is still requiredfor the human to see the content of the image. Therefore, the Integrated modelis more suitable for joint denoising and classification and is called DC-Net.Table 1:Comparison of the reduced and baseline joint models. Both the Integratedand Sequential methods trained on the synthetic noise dataset. The integrated modelperforms significantly better in denoising and slightly worse in classification. The inte-grated model also scales down better.DC-Net Type FLOPs (M) \u2193 Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191 Acc. (%)\u2191BaselineIntegrated 1301.8 7.14 32.8 0.97 88.1Sequential 1302.1 7.55 27.1 0.95 89.6ReducedIntegrated 51.2 2.41 29.9 0.97 86.2Sequential 51.5 2.83 25.2 0.92 87.6--- Page 7 ---Pushing Joint Image Denoising and Classification to the Edge 70 25 50 75Epochs0.00.20.40.60.8 valueLearned MB-k3-e3MB-k3-e6MB-k5-e3MB-k5-e60 25 50 75EpochsRemoved Fig. 4: Stage-5:block-4\u2019s\u03b1 values for Removed andLearned \u03b2. Search is morestable when\u03b2 is removed.6.0 8.0 12.0T arget Latency (ms)85.085.586.086.587.087.588.088.5Accuracy (%)# Operations468Fig. 5: Acc for differentsearch spaces, showed fordifferent target latencies.Using fewer operations isthe most robust.7.2 7.4 7.6 7.8 8.0 8.2 8.4 8.6Latency (ms)84.084.585.085.586.086.587.087.588.0Accuracy (%)TF-NAS CResNet-18MobileNetV2C-NAS M (ours)Fig. 6: Comparing clas-sifiers with similar la-tency on Imagenet100.Our model outperformsother methods.4 Neural Architecture SearchWe follow similar experimentation strategies as in the previous section. TF-NAS [19] is used to construct a classifier, which we use as a basis for our denoiserand joint model. All our proposed models in this Section contain searchableblocks, the models and which parts are searchable are defined in Figure 7.Dataset & settings.The following experiments are conducted on Imagenet[9], randomly cropped to 224x224 pixels. To reduce search and training time, 100classes (Imagenet 100) from the original 1000 classes were chosen, as in [19]. Inthe experiments requiring noise, Gaussian noise is sampled uniformly with acontinuous range of\u03c3 in [0, 1] (Tabs. 2, 3, 4, 5 and 6).The models are searched using SGD with momentum, 2E-2 LR with 90epochs. Afterward, the found architecture is trained from scratch with 2E-1 LRfor 250 epochs. All other settings are similar to [19]. The loss function dependson the task of the experiment, Cross-Entropy with label smoothing for classifi-cation (LCE), combined Charbonnier and SSIM losses for denoising (LDen), anda weighted combination for the joint model (LBoth), see Eq. 2, 3.LDen = 0.8 \xb7 LChar + 0.2 \xb7 LSSIM (2)LBoth = 0.1 \xb7 LCE + 0.9 \xb7 LDen (3)Since our NAS method uses a latency look-up table constructed for our de-vice, these experiments target a specific device, GeForce RTX 3090 GPU. There-fore latency is suitable for defining efficiency in the NAS experiments.4.1 Classification: C-NASExperimental Setup.Since TF-NAS [19] learns\u03b2\u2019s to control the number ofconvolutional operators per stage,\u03b2\u2019s can reduce the model size. However, in--- Page 8 ---8 T.C. Markhorst et al.the models proposed by [19], only 2 out of 24 stages are reduced by\u03b2. So the\u03b2\u2019s have little effect on the found architectures, yet they make the search spacemore complex. Therefore, we propose a version of TF-NAS where the\u03b2\u2019s areremoved so that all convolutional blocks are used.The candidate operations in the search space of TF-NAS are MBConvs with8 different configurations, see Suppl. B. The configurations differ in kernel size,expansion rate, and in- or excluding a squeeze- and excitation layer (SE) [18].The classification experiments are performed using data without noise, asthe aim is to examine the NAS method, which is designed for clean images.We investigate key components of TF-NAS and try to improve its stability andclassification performance.Exp 1. Learned vs. Removed\u03b2. We conduct an experiment to study theeffect of removing\u03b2 on the search quality. The SE-layer is excluded from thecandidate blocks, halving the search space to ensure the number of candidateoperations does not cause search instability. We set a low target latency of 6ms, as learning\u03b2 should have a positive effect on small networks. For both thelearned and removed settings, we run two searches, search 1 and 2.Fig. 4 shows that when\u03b2 is learned, the\u03b1\u2019s selecting a candidate operationoscillate and therefore do not decide on an architecture. Whereas with Removed\u03b2, the search is stable. This stability is reflected in the performance, as theaverage accuracy of the Removed\u03b2 models is 86.3%, compared to 84.2% forLearned \u03b2. The separate results for each model are shown in Suppl. C.Exp2.Numberofoperatorsinsearchspace. Doesreducingthenumberof operators during search positively influence the performance of the foundmodels? We test this by comparing the performance of architectures searchedwith three different search space sizes, {4, 6, or 8} operations, defined in Suppl.B. For each of these search spaces, three different latency targets are used: {6,8, and 12} ms.In Fig. 5, we see that for lower target latencies, 6 and 8 ms, using feweroperations in the search space does not alter performance significantly. Whentargeting 12 ms latency, reducing the number of operations in the search spacedoes show a significant improvement. Additionally, we find that when using thelarger search spaces, the operators from the small search space are still preferredfor lower latencies.Exp 3. Compare with original TF-NAS.How do architectures foundusingourproposedchangestoTF-NASperformcomparedtomodelswithsimilarlatency? We compare our model, C-NAS M, with TF-NAS C, MobileNetV2,and ResNet-18. MobileNetV2 our model have similar latency, architecture, andoperator types. ResNet only differs in that it uses the Conv operator. We includethese standard baseline architectures to indicate where C-NAS, see Fig. 7.i,stands on Imagenet100.Fig. 6 shows that the model found using our method has lower latency yethigher accuracy than TF-NAS C as proposed in [19]. The model is searchedwith target latency 8.0. We observe that our search method is able to find amodel that matches its target latency. Although ResNet-18 and MobileNetV2--- Page 9 ---Pushing Joint Image Denoising and Classification to the Edge 9run faster than our model, our classification accuracy is superior, especially whencompared to ResNet-18, which only uses Convs.Conclusion. By Removing \u03b2 and reducing the number of operators usedin the search, the search stability increases, and we find architectures that havebetter accuracy. An architecture found using our changes classifies better thana TF-NAS architecture with similar latency.The comparison between our model and ResNet-18 shows that our searchspace is able to compete with widely accepted Conv-based classifiers. Moreover,our model performs on par with MobileNetV2, a manually designed classifierusing MBConvs.4.2 Denoising: D-NASExperimental setup.To construct a denoiser, D-NAS (Fig. 7.ii), we use thefirst six stages of a found C-NAS classifier, which has four levels of resolution.Afterwards, we attach a UNet style decoder by using both a transposed convo-lution and two normal convolutions for each decoder level. Like UNet, we alsoadd skip connections between the encoder and decoder layers. The decoder isnot searched.Exp 1. D-NAS vs UNet denoiser.Does our denoiser D-NAS performsimilarly to the UNet denoisers? For this experiment, we use UNet-S (Sec. A.2){d = 4,b = 8,c = 2,m = 1.5}, with a latency of 9.2 ms and the larger UNet-M,{d = 4, b = 16, c = 2, m = 2} with a latency of 16.9 ms. We compare themwith our D-NAS M, with similar latency.Table 2:Comparison of D-NAS and UNet variants for denoising. D-NAS outperformsslightly faster UNet-S, but UNet-M denoises best at the cost of 45% higher latency.Model UNet params:Lat. (ms)\u2193 PSNR\u2191 SSIM\u2191d b mUNet-S 4 8 1.5 9.2 25.0 0.69UNet-M 4 16 2 16.9 25.9 0.72D-NAS M - - - 11.6 25.6 0.71Tab. 2 shows that D-NAS M outperforms UNet-S by 0.6 dB PSNR and 2%SSIM, at the cost of 2.4 ms latency. However, the 7.7 ms slower UNet variant,UNet-M, denoises better than our proposed model, by 0.3 dB and 1% SSIM.Conclusion. D-NAS performs similarly to our baseline UNets. ThereforeD-NAS is a suitable denoising architecture and it can form the backbone of ourIntegrated model.4.3 Joint Model: DC-NASExperimental setup. To construct the joint model, we use the Integratedsetup. The Integrated model, DC-NAS, is constructed similarly to D-NAS. We--- Page 10 ---10 T.C. Markhorst et al.Table 3:Comparison of DC-NAS models searched for three different latencies, withtheir corresponding C-NAS model, classifier baseline, and denoiser baseline. Our Inte-grated models perform similar or better than their corresponding baselines, with theadvantage of having a joint denoising and classification network. *See Suppl. A.2.Model Type Lat. (ms) \u2193 Classification DenoisingAcc. (%)\u2191 PSNR\u2191 SSIM\u2191MobileNetV3 [16] Classifier 4.9 70.4 - -C-NAS S (ours) Classifier 5.9 73.5 - -UNet-S* [32] Denoiser 9.2 - 25.0 0.69DC-Net S (ours) Integrated 10.0 61.9 24.5 0.68DC-NAS S (ours) Integrated 10.3 74.3 25.4 0.70EfficientNetV2-b0 [38] Classifier 9.0 75.4 - -C-NAS M (ours) Classifier 7.9 75.5 - -LPIENet 0.25x [7] Denoiser 12.7 - 24.1 0.65DC-NAS M (ours) Integrated 13.7 76.0 25.4 0.70EfficientNetV2-b1 [38] Classifier 11.8 76.7 - -C-NAS L (ours) Classifier 12.0 76.0 - -UNet-M* [32] Denoiser 16.9 - 25.9 0.72LPIENet 0.5x [7] Denoiser 19.8 - 24.7 0.68DC-NAS L (ours) Integrated 17.9 76.4 25.2 0.70connect the decoder after the first six stages of C-NAS (Fig. 7, but still use theremaining C-NAS stages(Fig. 7.iii)) as a classification branch. The design choicesfor DC-NAS are discussed in the ablations study (Sec. 4.4).Using our search method, we search for DC-NAS models of three differentsizes{S,M,L}.ApartfromourmanuallydesignedIntegratedmodel,wecompareour searched models with separate state-of-the-art classifiers and denoisers, asthere are no existing models that jointly optimize denoising, classification, andefficiency. For each DC-NAS model, we also separately train the classifier (C-NAS) to evaluate the influence of joint denoising. The classifier and denoiserbaselines are chosen to have similar latency as the C-NAS or D-NAS model onwhich the corresponding DC-NAS is based.Results. We discuss the results in Tab. 3 in three separate sections for thedifferent target latencies. Our smallest Integrated model, DC-NAS S, outper-forms both of its classifier baselines MobileNetV3 and C-NAS S. Note, that thelatter shows that the classifier, C-NAS S, performs better when integrated intoDC-NAS S. Moreover, our Integrated model denoises better than its baselineUNet-S (Suppl. A). DC-NAS S also significantly outperforms our manually de-signed DC-Net S (Reduced), which is the only Integrated baseline. We displaythe denoising results of DC-Net, UNet-S, and DC-NAS S in Fig. 8. We observebetter denoising on smooth areas, sharper edges, and more realistic color recon-struction for DC-NAS S.The results of DC-NAS M follow a similar pattern, where our DC-NAS out-performs its baseline denoiser and classifier, using C-NAS M in the Integratedmodel boosts accuracy by 0.5%. When comparing DC-NAS M to DC-NAS S,--- Page 11 ---Pushing Joint Image Denoising and Classification to the Edge 11Decoder 4(iii) Integrated3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearDecoder 4Decoder 3Decoder 2Decoder 1(ii) D-NAS3x3 ConvMBConvStage 3Stage 4Stage 5Stage 6Stage 7Stage 81x1 ConvPool + LinearC-NAS(iv) SequentialDecoder 4Decoder 1-4:Up ConvConcatenate Conv x2(i) C-NASEncoder - SearchableEncoder - Manually pickedDecoder - Manually pickedFig. 7:C-NAS and D-NAS architecture. Connecting block (iii) for DC-NAS and block(iv) for DC-NASseq. During search models with various latencies can be obtained. Onlythe orange stages are searchable in the encoder and classifier.the classification performance improves by 1.7%, yet the denoising performanceplateaus. LPIENet denoises the worst. Comparing DC-NAS M\u2019s denoising per-formance to 3.2 ms slower UNet-M we observe slightly worse denoising perfor-mance. However, our Integrated model denoises and classifies with lower latency.For DC-NAS L, we observe that both the classification and denoising baselineslightly outperform our Integrated model. EfficientNetV2-b1 has 0.3% higherclassification accuracy than DC-NAS L, and UNet-M improves with 0.7 dBPSNR and 2% SSIM. However, our Integrated model performs both denoisingand classification at a similar latency as UNet-M, which only denoises. Whencomparing DC-NAS L with DC-NAS M, we again note an improvement in classi-fication performance. However, the PSNR score drops by 0.2 dB while the moreimportant SSIM score remains at 0.70.Conclusion. Our results demonstrate that the proposed DC-NAS modelsperform similar or better than their denoising and classification baselines fortheir target latency. In addition, the searched model performs better than ourmanually designed joint denoiser and classifier.4.4 Ablation StudyExp 1. Encoder search.C-NAS forms the encoder of DC-NAS and containsthe searchable operations within DC-NAS. We test multiple search approaches:--- Page 12 ---12 T.C. Markhorst et al.(i) using clean images, and (ii) using noisy images. For both approaches, wesearch the encoder using only classification lossLCls. In addition, we also searchthe DC-NAS encoder on noisy images using the combined denoising and classi-fication lossLBoth. Therefore it searches for the optimal encoder for both taskswithin the Integrated model DC-NAS. Regardless of the search method, thefound models are trained using noisy images and the combined loss.Tab. 4, shows that when usingLCls with noisy images during search improvesclassification accuracy by 0.3%. Surprisingly, the denoising performance is thesame. Using both the denoising and classification objectives during the searchreduces the classification accuracy. Caused by the denoising loss complicatingthe search, without improving denoising performance. Therefore, we search ourDC-NAS models by only usingLCls loss.Exp 2. Compare Integrated vs. Sequential.We compare DC-NAS andDC-NASseq models with similar latency. Where DC-NASseq is our Sequentialmodel, which is constructed by attaching C-NAS to the output of D-NAS, seeFig. 7.iv. Since the searched classifier is used twice in DC-NASseq, the Sequen-tial model has a higher latency than the Integrated variant. To counter this, asmaller C-NAS model is used in both the encoder and classifier of DC-NASseq.The classifier, C-NAS, used to construct DC-NASseq L has a latency of 6.7 ms.Whereas in DC-NAS L, the classifier has a latency of 12 ms. Note, that thesemodels were searched by using clean instead of noisy images, as this holds forboth models it is still a fair comparison.We see that both models have similar latency and the same classification ac-curacy, however, DC-NAS L improves denoising performance with 0.5 dB PSNRand 1% SSIM (Tab. 5). This improvement is caused by DC-NAS L\u2019s Integrateddesign as this allows for a bigger encoder without increasing latency.Table 4:Different search strategies for DC-NAS, using (i) clean or noisy images and(ii) LCls or LCls + LDen. Searching onNoisy images with onlyLCls performs best.Search Lat. (ms) Acc. (%)\u2191 SSIM\u2191 PSNR\u2191Images LossClean LCls 13.9 75.7 25.4 0.70Noisy LCls 13.7 76.0 25.4 0.70Noisy LBoth 13.8 75.5 25.4 0.70Exp 3. Decoder tuning.The DC-NAS models found in Tab. 3 and 5, havesimilar denoising performance. These models differ only in the type of MBConvsthat are selected during search in the encoder. We test the hypothesis if thedenoising performance is influenced by adjusting the operators in the decoderwhile retaining the latency. DC-NAS M is used as a basis in this experiment. Weconstruct three alternatives. First, the convolutional operators in the decoderare replaced with MBConvs (MB-k3-e3) [33], which significantly increases thelatency of the model. To account for this, we scale down the decoder by (i)--- Page 13 ---Pushing Joint Image Denoising and Classification to the Edge 13Table 5:Comparing Sequential and Integrated DC-NAS, classification performance issimilar, yet the Integrated model is faster and denoises better.Model Lat. (ms) Acc. (%) \u2191 PSNR\u2191 SSIM\u2191DC-NASseq L 18.3 76.0 25.0 0.69DC-NAS L 17.9 76.0 25.5 0.70(a) \u03c3=0.1 (b) DC-Net (c) UNet-S (d) DC-NAS (e) Ground Truth(f) \u03c3=0.2 (g) DC-Net (h) UNet-S (i) DC-NAS (j) Ground TruthFig. 8:Denoising performance of DC-NAS S and its baselines. Left to right: noisyimage, the denoiser outputs of size S, and the clean image. Comparing (d) and (b,c),we see better performance in smooth areas and more correct colors in (d). With (i)and (g), we observe a better color reconstruction for (i). Moreover, (i) has less artifactsthan (h). Hence, DC-NAS S denoises better than the other denoisers of similar latency.using 1 instead of 2 convolutional operations (MBConv) per layer or (ii) using 3instead of 4 decoder layers.In Tab. 6, we see that using the MBConvs compared to Convs improves thedenoising performance. However, at the cost of a 14 ms latency increase, onlycaused by the MBConv decoder. When reducing the complexity of the MBConvdecoder with1 operatorand 3 layers, the denoising performance reduces to theoriginal level again, but the latency is still higher than for DC-NAS M whichhas only standard convolutional layers in the decoder block.Conclusion. We have seen that the Integrated combining method outper-forms its Sequential counterpart in denoising. To construct the integrated model(DC-NAS), we find that searching for a classifier on noisy data, without takingthedenoisingobjectiveintoaccountresultsinthebestclassificationperformance.--- Page 14 ---14 T.C. Markhorst et al.Table 6: The influence of altering the Conv operators in the DC-NAS M decoderto MBConv and scaling down the MBConv alternative by reducing the number ofoperators or decoder layers. Using the standard convolutional layers is more efficient.Decoder Lat. (ms) Acc. (%)\u2191 PSNR\u2191 SSIM\u2191Operator ScalingConv - 13.7 76 25.4 0.70MBConv - 27.7 75.5 25.8 0.71MBConv 1 operator 16.4 75.4 25.3 0.70MBConv 3 layers 22.1 75.1 25.4 0.70Surprisingly, the search method does not influence the denoising performance.Furthermore, manually altering the decoder does not benefit denoising efficiencyeither. However, the NAS denoising experiments demonstrate that our denois-ing setup is competitive. Since tuning the decoder operators does not improveperformance, our method is focused on searching for only the encoder of theintegrated model. The models found by this approach, outperform our manuallydesigned models with similar latency.5 Limitations & ConclusionOne limitation of our NAS method is its inability to alter the decoder. It isdesigned this way as manually altering the decoder does not improve efficiency.However, when targeting a significantly different latency, a change in denoisingarchitecture could be required. Therefore, designing model scaling rules for thesearched models is of interest, similar to the EfficientNets [37,38].Another limitation is the fixation of\u03b2 in our NAS method. Although this im-provesthestabilityofsearchandnetworkperformance,learning \u03b2 whileretaininga stable search would be preferred. This would introduce more possibilities inthe search space for optimizing efficiency.In addition, the latency of Integrated models can be reduced further by run-ning the denoising and classification branches in parallel.To conclude, we show that using efficient operators and scaling methodsproposed in previous work [25,33,37] are relevant for denoising and noisy clas-sification. In addition, we present the Integrated model DC-Net to join the twotasks efficiently and show that the Integrated design is more suitable across var-ious latencies than the Sequential variant. To simplify the design process of thejoint model when targeting a latency, we present a NAS method. We alter anexisting NAS method to improve the stability and performance of the search.This method searches a classifier. Using the searched classifier as a basis, webuild the Integrated DC-NAS model. We demonstrate that the proposed modeloutperforms the manually constructed model. We believe that our study can bea precursor of efficient joint low-level and high-level computer vision tasks.--- Page 15 ---Pushing Joint Image Denoising and Classification to the Edge 15References1. Barron, J.T.: A more general robust loss function. CoRRabs/1701.03077 (2017),http://arxiv.org/abs/1701.030772. Bosch, N., D\u2019Mello, S.K.: Can computers outperform humans in detecting userzone-outs? implications for intelligent interfaces. ACM Trans. Comput.-Hum. In-teract. 29(2) (jan 2022).https://doi.org/10.1145/3481889, https://doi.org/10.1145/34818893. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on tar-get task and hardware. CoRRabs/1812.00332 (2018), http://arxiv.org/abs/1812.003324. Charbonnier, P., Blanc-Feraud, L., Aubert, G., Barlaud, M.: Two deterministichalf-quadratic regularization algorithms for computed imaging. In: Proceedings of1st International Conference on Image Processing. vol. 2, pp. 168\u2013172 vol.2 (1994).https://doi.org/10.1109/ICIP.1994.4135535. Cheng, A., Wang, J., Zhang, X.S., Chen, Q., Wang, P., Cheng, J.: DPNAS:neural architecture search for deep learning with differential privacy. CoRRabs/2110.08557 (2021), https://arxiv.org/abs/2110.085576. Chu, X., Zhou, T., Zhang, B., Li, J.: Fair DARTS: eliminating unfair advantages indifferentiable architecture search. CoRRabs/1911.12126 (2019), http://arxiv.org/abs/1911.121267. Conde, M.V., Vasluianu, F., Vazquez-Corral, J., Timofte, R.: Perceptual im-age enhancement for smartphone real-time applications. In: Proceedings of theIEEE/CVF Winter Conference on Applications of Computer Vision (WACV). pp.1848\u20131858 (January 2023)8. Dabov, K., Foi, A., Katkovnik, V., Egiazarian, K.: Image denoising by sparse 3-dtransform-domain collaborative filtering. IEEE Transactions on Image Processing16(8), 2080\u20132095 (2007).https://doi.org/10.1109/TIP.2007.9012389. Deng, J., Dong, W., Socher, R., Li, L.J., Li, K., Fei-Fei, L.: Imagenet: A large-scale hierarchical image database. In: 2009 IEEE conference on computer visionand pattern recognition. pp. 248\u2013255. Ieee (2009)10. Deng, L.: The mnist database of handwritten digit images for machine learningresearch. IEEE Signal Processing Magazine29(6), 141\u2013142 (2012)11. Dey, B., Halder, S., Khalil, K., Lorusso, G., Severi, J., Leray, P., Bayoumi,M.A.: SEM image denoising with unsupervised machine learning for better de-fect inspection and metrology. In: Adan, O., Robinson, J.C. (eds.) Metrology,Inspection, and Process Control for Semiconductor Manufacturing XXXV. vol.11611, p. 1161115. International Society for Optics and Photonics, SPIE (2021).https://doi.org/10.1117/12.2584803, https://doi.org/10.1117/12.258480312. Fan, C.M., Liu, T.J., Liu, K.H.: Sunet: Swin transformer unet for image denoising.In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE(May 2022).https://doi.org/10.1109/iscas48785.2022.9937486 , http://dx.doi.org/10.1109/ISCAS48785.2022.993748613. Gu,S.,Li,Y.,Gool,L.V.,Timofte,R.:Self-guidednetworkforfastimagedenoising.In: Proceedings of the IEEE/CVF International Conference on Computer Vision(ICCV) (October 2019)14. Gu, S., Zhang, L., Zuo, W., Feng, X.: Weighted nuclear norm minimization withapplication to image denoising. In: 2014 IEEE Conference on Computer Visionand Pattern Recognition. pp. 2862\u20132869 (2014).https://doi.org/10.1109/CVPR.2014.366--- Page 16 ---16 T.C. Markhorst et al.15. Gurrola-Ramos, J., Dalmau, O., Alarc\xf3n, T.E.: A residual dense u-net neu-ral network for image denoising. IEEE Access 9, 31742\u201331754 (2021). https://doi.org/10.1109/ACCESS.2021.306106216. Howard, A., Sandler, M., Chu, G., Chen, L., Chen, B., Tan, M., Wang, W., Zhu, Y.,Pang, R., Vasudevan, V., Le, Q.V., Adam, H.: Searching for mobilenetv3. CoRRabs/1905.02244 (2019), http://arxiv.org/abs/1905.0224417. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications. CoRRabs/1704.04861 (2017), http://arxiv.org/abs/1704.0486118. Hu, J., Shen, L., Sun, G.: Squeeze-and-excitation networks. CoRRabs/1709.01507 (2017), http://arxiv.org/abs/1709.0150719. Hu, Y., Wu, X., He, R.: TF-NAS: rethinking three search freedoms of latency-constrained differentiable neural architecture search. CoRR abs/2008.05314(2020), https://arxiv.org/abs/2008.0531420. Ignatov, A., Timofte, R., Liu, S., Feng, C., Bai, F., Wang, X., Lei, L., Yi, Z., Xiang,Y., Liu, Z., Li, S., Shi, K., Kong, D., Xu, K., Kwon, M., Wu, Y., Zheng, J., Fan,Z., Wu, X., Zhang, F., No, A., Cho, M., Chen, Z., Zhang, X., Li, R., Wang, J.,Wang, Z., Conde, M.V., Choi, U.J., Perevozchikov, G., Ershov, E., Hui, Z., Dong,M., Lou, X., Zhou, W., Pang, C., Qin, H., Cai, M.: Learned smartphone isp onmobile gpus with deep learning, mobile ai & aim 2022 challenge: Report (2022),https://arxiv.org/abs/2211.0388521. Liu, D., Wen, B., Jiao, J., Liu, X., Wang, Z., Huang, T.S.: Connecting imagedenoising and high-level vision tasks via deep learning. CoRRabs/1809.01826(2018), http://arxiv.org/abs/1809.0182622. Liu, H., Simonyan, K., Yang, Y.: DARTS: differentiable architecture search. CoRRabs/1806.09055 (2018), http://arxiv.org/abs/1806.0905523. Liu, P., Zhang, H., Zhang, K., Lin, L., Zuo, W.: Multi-level wavelet-cnn for imagerestoration. CoRRabs/1805.07071 (2018), http://arxiv.org/abs/1805.0707124. Lopera Tellez, O.: Underwater threat recognition: Are automatic target classifica-tion algorithms going to replace expert human operators in the near future? In:OCEANS 2019 - Marseille. pp. 1\u20134 (2019).https://doi.org/10.1109/OCEANSE.2019.886716825. Matuszewski, D.J., Sintorn, I.M.: Reducing the u-net size for practical scenarios:Virus recognition in electron microscopy images. Computer Methods and Programsin Biomedicine178, 31\u201339 (2019).https://doi.org/https://doi.org/10.1016/j.cmpb.2019.05.026, https://www.sciencedirect.com/science/article/pii/S016926071930085926. Mohd Sagheer, S.V., George, S.N.: A review on medical image denoising algo-rithms. Biomedical Signal Processing and Control 61, 102036 (2020). https://doi.org/https://doi.org/10.1016/j.bspc.2020.102036 , https://www.sciencedirect.com/science/article/pii/S174680942030192027. Mo\u017cejko, M., Latkowski, T., \u0141ukasz Treszczotko, Szafraniuk, M., Trojanowski, K.:Superkernel neural architecture search for image denoising (2020)28. O\u2019Neill, J.: An overview of neural network compression. CoRRabs/2006.03669(2020), https://arxiv.org/abs/2006.0366929. Park, B., Yu, S., Jeong, J.: Densely connected hierarchical network for image de-noising. In: 2019 IEEE/CVF Conference on Computer Vision and Pattern Recog-nition Workshops (CVPRW). pp. 2104\u20132113 (2019).https://doi.org/10.1109/CVPRW.2019.00263--- Page 17 ---Pushing Joint Image Denoising and Classification to the Edge 1730. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearchviaparametersharing.CoRR abs/1802.03268 (2018),http://arxiv.org/abs/1802.0326831. Ramesh, A., Dhariwal, P., Nichol, A., Chu, C., Chen, M.: Hierarchical text-conditional image generation with clip latents (2022)32. Ronneberger, O., Fischer, P., Brox, T.: U-net: Convolutional networks for biomedi-cal image segmentation. CoRRabs/1505.04597 (2015), http://arxiv.org/abs/1505.0459733. Sandler, M., Howard, A.G., Zhu, M., Zhmoginov, A., Chen, L.: Inverted residualsand linear bottlenecks: Mobile networks for classification, detection and segmenta-tion. CoRRabs/1801.04381 (2018), http://arxiv.org/abs/1801.0438134. Simonyan, K., Zisserman, A.: Very deep convolutional networks for large-scaleimage recognition (2015)35. Singh, P., Shankar, A.: A novel optical image denoising technique using convolu-tional neural network and anisotropic diffusion for real-time surveillance applica-tions. Journal of Real-Time Image Processing18(5), 1711\u20131728 (Oct 2021).https://doi.org/10.1007/s11554-020-01060-0 , https://doi.org/10.1007/s11554-020-01060-036. Tan, M., Chen, B., Pang, R., Vasudevan, V., Le, Q.V.: Mnasnet: Platform-awareneural architecture search for mobile. CoRRabs/1807.11626 (2018), http://arxiv.org/abs/1807.1162637. Tan, M., Le, Q.V.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. CoRRabs/1905.11946 (2019), http://arxiv.org/abs/1905.1194638. Tan, M., Le, Q.V.: Efficientnetv2: Smaller models and faster training. CoRRabs/2104.00298 (2021), https://arxiv.org/abs/2104.0029839. Wang, Z., Cun, X., Bao, J., Liu, J.: Uformer: A general u-shaped transformerfor image restoration. CoRRabs/2106.03106 (2021), https://arxiv.org/abs/2106.0310640. Wang, Z., Bovik, A., Sheikh, H., Simoncelli, E.: Image quality assessment: fromerror visibility to structural similarity. IEEE Transactions on Image Processing13(4), 600\u2013612 (2004).https://doi.org/10.1109/TIP.2003.81986141. Williams, D.P., Couillard, M., Dugelay, S.: On human perception and auto-matic target recognition: Strategies for human-computer cooperation. In: 201422nd International Conference on Pattern Recognition. pp. 4690\u20134695 (2014).https://doi.org/10.1109/ICPR.2014.80242. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia,Y., Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiableneural architecture search. CoRRabs/1812.03443 (2018), http://arxiv.org/abs/1812.0344343. Wu, J., Timofte, R., Huang, Z., Van Gool, L.: On the relation between color imagedenoising and classification. arXiv preprint arXiv:1704.01372 (2017)44. Wu, Y., He, K.: Group normalization. CoRRabs/1803.08494 (2018), http://arxiv.org/abs/1803.0849445. Xie, S., Zheng, H., Liu, C., Lin, L.: SNAS: stochastic neural architecture search.CoRR abs/1812.09926 (2018), http://arxiv.org/abs/1812.0992646. Ye, P., Li, B., Li, Y., Chen, T., Fan, J., Ouyang, W.:\u03b2-darts: Beta-decay regular-ization for differentiable architecture search (2022)47. Zhang, H., Li, Y., Chen, H., Shen, C.: IR-NAS: neural architecture search for imagerestoration. CoRRabs/1909.08228 (2019), http://arxiv.org/abs/1909.08228--- Page 18 ---18 T.C. Markhorst et al.48. Zhang, K., Zuo, W., Chen, Y., Meng, D., Zhang, L.: Beyond a gaussian denoiser:Residual learning of deep CNN for image denoising. CoRR abs/1608.03981(2016), http://arxiv.org/abs/1608.0398149. Zhang, K., Zuo, W., Zhang, L.: Ffdnet: Toward a fast and flexible solution for CNNbased image denoising. CoRRabs/1710.04026 (2017), http://arxiv.org/abs/1710.0402650. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient con-volutional neural network for mobile devices. CoRR abs/1707.01083 (2017),http://arxiv.org/abs/1707.01083--- Page 19 ---Pushing Joint Image Denoising and Classification to the Edge 1A Efficient Classification & Denoising: Additional resultsThe joint models in Section 3 are constructed using a separate denoiser andclassifier. We describe the baseline models and several methods to construct thereduced versions.Overview of the models used in the main paper.UNet-S: {d = 4, b= 8, c = 2, m = 1.5}, which is also called Reduced UNet. UNet-M: {d = 4,b = 16, c = 2, m = 2}. UNet: {d = 5, b = 64, c = 2, m = 2}, which is alsocalled Baseline UNet. MB2.5-M: the classifier described in Section A.1 with anMBConv (expansion rate = 2.5) as second convolutional layer.A.1 Efficient ClassificationExperimental setup.Our baseline classifier (Conv-L) consists of two convolu-tional, one global max pooling, and a linear layer. Each convolutional layer alsohas a group normalization [44], max pooling, and ReLU activation function.To construct the reduced version, we use two methods similar to previousworks [33,37]. In the first method, we replace the second convolutional layer withan MBConv layer. Three expansion rates are used{1, 2.5, 4}: (i) rate 1 is thelowest possible value, (ii) rate 4 matches the number of FLOPs of the baseline,and (iii) rate 2.5 is in the middle of those two. The second reduction methodis to lower the number of filters in the baseline, also called the model width.Using these techniques, models with three different FLOP sizes are constructed,{S, M, L}. We use the following naming scheme, Conv-x and MBe-x, where xrepresents the FLOP size ande is the expansion rate of the MBConv.The models are trained using Cross Entropy loss. We report the accuracyaveraged over all 11 noise levels.Exp. 1: Conv vs MBConv comparison.According to [33], the MBConvlayer should be more efficient than a normal convolutional layer. Therefore, whencomparing the two operators in our network, we expect the version with anMBConv layer to need fewer FLOPs for the same accuracy. In Table 7, the MBmodels with expansion rates 2.5 (MB2.5-M) and 4 (MB4-L) classify better thanthe Conv-L model with fewer FLOPs. However, with an expansion rate of 1(MB1-S), the accuracy drops 7% compared to Conv-L. Therefore, [33]\u2019s theoryalso holds for the noisy classifier, but only for the higher expansion rates.Exp. 2: MBConv width & expansion rate scaling. Since MBConvlayers can be used to improve efficiency, we question how to further reduce theMB model\u2019s FLOP size. We co, Your response: ```SUMMARY\nedge device image classification optimization\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #4, Phase: literature review, Feedback: 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance., Your response: ```ADD_PAPER\n2409.08943v1\nThis paper presents a novel approach for joint image denoising and classification optimized for edge devices. The authors propose an integrated architecture that shares an encoder between denoising and classification tasks, along with modifications to Neural Architecture Search (NAS) to optimize for target latency, accuracy, and denoising performance. Key experimental results show their NAS-designed models outperform manually designed alternatives, achieving 25.6 PSNR for denoising and 76.0% accuracy for classification on ImageNet-100 with 13.7ms latency. The integrated approach demonstrates superior human perception benefits compared to sequential models, particularly in noisy conditions.\n```\n~~~~~~~~~~\nCurrent Step #5, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: Successfully added paper 2409.08943v1\nNotes: \nYour previous command was: ```ADD_PAPER\n2409.08943v1\nThis paper presents a novel approach for joint image denoising and classification optimized for edge devices. The authors propose an integrated architecture that shares an encoder between denoising and classification tasks, along with modifications to Neural Architecture Search (NAS) to optimize for target latency, accuracy, and denoising performance. Key experimental results show their NAS-designed models outperform manually designed alternatives, achieving 25.6 PSNR for denoising and 76.0% accuracy for classification on ImageNet-100 with 13.7ms latency. The integrated approach demonstrates superior human perception benefits compared to sequential models, particularly in noisy conditions.\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 7 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #4, Phase: literature review, Feedback: 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance., Your response: ```ADD_PAPER\n2409.08943v1\nThis paper presents a novel approach for joint image denoising and classification optimized for edge devices. The authors propose an integrated architecture that shares an encoder between denoising and classification tasks, along with modifications to Neural Architecture Search (NAS) to optimize for target latency, accuracy, and denoising performance. Key experimental results show their NAS-designed models outperform manually designed alternatives, achieving 25.6 PSNR for denoising and 76.0% accuracy for classification on ImageNet-100 with 13.7ms latency. The integrated approach demonstrates superior human perception benefits compared to sequential models, particularly in noisy conditions.\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\n~~~~~~~~~~\nCurrent Step #6, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge AI model compression for image classification\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 8 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #4, Phase: literature review, Feedback: 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance., Your response: ```ADD_PAPER\n2409.08943v1\nThis paper presents a novel approach for joint image denoising and classification optimized for edge devices. The authors propose an integrated architecture that shares an encoder between denoising and classification tasks, along with modifications to Neural Architecture Search (NAS) to optimize for target latency, accuracy, and denoising performance. Key experimental results show their NAS-designed models outperform manually designed alternatives, achieving 25.6 PSNR for denoising and 76.0% accuracy for classification on ImageNet-100 with 13.7ms latency. The integrated approach demonstrates superior human perception benefits compared to sequential models, particularly in noisy conditions.\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\n~~~~~~~~~~\nCurrent Step #7, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---1Edge AI: Evaluation of Model CompressionTechniques for Convolutional Neural NetworksSamer Francy, Member, IEEE,Raghubir Singh, Member, IEEEAbstract\u2014This work evaluates the compression techniqueson ConvNeXt models in image classification tasks using theCIFAR-10 dataset. Structured pruning, unstructured pruning,and dynamic quantization methods are evaluated to reduce modelsize and computational complexity while maintaining accuracy.The experiments, conducted on cloud-based platforms and edgedevice, assess the performance of these techniques. Results showsignificant reductions in model size, with up to 75% reduc-tion achieved using structured pruning techniques. Additionally,dynamic quantization achieves a reduction of up to 95% inthe number of parameters. Fine-tuned models exhibit improvedcompression performance, indicating the benefits of pre-trainingin conjunction with compression techniques. Unstructured prun-ing methods reveal trends in accuracy and compression, withlimited reductions in computational complexity. The combinationof OTOV3 pruning and dynamic quantization further enhancescompression performance, resulting 89.7% reduction in size, 95%reduction with number of parameters and MACs, and 3.8%increase with accuracy. The deployment of the final compressedmodel on edge device demonstrates high accuracy 92.5% and lowinference time 20 ms, validating the effectiveness of compressiontechniques for real-world edge computing applications.Index Terms\u2014edge AI, ConvNeXt, CNN, pruning, quantiza-tion, compression, OTO.I. I NTRODUCTIONEDGE devices such as Internet of Things (IoT) are becom-ing increasingly important and widely used in our dailylives and industrial facilities. IoT is a network of things thatempowered by sensors, identifiers, software intelligence, andinternet connectivity, it can be considered as the intersectionof the internet, things/objects (anything/everything), and data[1]. The number of these devices is expected to increase evenmore [2]. These devices have the potential to perform complexArtificial Intelligence (AI) tasks locally, without relying heav-ily on cloud infrastructure [3]. The rapid advancement of AIhas led to the development of complex deep learning modelsthat show high performance in different domains. DeployingAI models on edge devices has many advantages such as lowlatency, privacy and data security, bandwidth optimization, andreduced network dependence. Low latency is achieved due toreal-time processing by instant data analysis on edge withoutwaiting for remote server processing, this data analysis on theedge reduces transmitting data to the cloud which enhancessecurity against breaches, reduces the bandwidth consumption,and reduces network dependence.Samer Francy is with the Department of Computer Science, University ofBath, Bath, England (e-mail: samer.francy@bath.edu).Raghubir Singh is with the Department of Computer Science, Universityof Bath, Bath, England (e-mail: rs3022@bath.ac.uk).A. Overview of Edge AIEdge AI represents a paradigm shift in the way AI isimplemented in the context of the IoT. It capitalizes on thecapabilities of IoT devices, enhancing real-time processing,analytics, and decision-making directly at the edge of thenetwork. The IoT architecture, which is the foundation forEdge AI, typically involves three core layers [1]. The layersare perceptual layer, where data is collected from varioussensors and devices, network layer, where data is transmittedand routed through this layer, which is responsible for commu-nication between devices and cloud services, and applicationlayer, which processes and utilizes the data, providing insightsand enabling actions.B. Convolutional Neural Networks (CNNs)CNN models are subsets of Deep Neural Networks (DNN)models. CNN models are effective for image and video-relatedtasks due to their ability to learn relevant features from thedata by recognizing patterns, shapes, and structures in images,which is challenging for traditional machine learning models,that\u2019s why they are used for computer vision tasks such asimage classification, object detection, and image segmentation[4].1) CNN Architecture: In general CNN models consist ofbelow parts:\u2022 Input Image : Pixels form the binary basis of computerimages, while the human visual system operates throughneurons with receptive fields. Similarly, CNNs functionwithin their receptive areas, starting with simple patternsand advancing to more complex ones, making CNNs apromising tool for computer vision [4].\u2022 Convolutional Layer : A convolutional layer in a CNNuses a small filter (e.g., 3x3 or 5x5) that slides over theinput image. At each position, it multiplies its valueswith the overlapping image pixels and sums the results toproduce an output. This sliding operation helps identifylocal features like edges and colors, building a hierar-chical representation. The depth of the filter matches theinput image\u2019s channels (e.g., 3 for RGB images). Stackingmultiple filters allows the network to learn features atdifferent abstraction levels [4].\u2022 Pooling Layer : Pooling reduces the spatial size of fea-ture maps. This not only lowers computational demandsbut also helps in extracting position and orientation-independent features essential for training. Two com-mon pooling methods are maximum pooling and averagepooling. In maximum pooling, a small kernel (e.g., 2x2)arXiv:2409.02134v1  [cs.LG]  2 Sep 2024--- Page 2 ---2Fig. 1. Unbalanced Demand For Computation (Left) and Memory (Right) in AlexNet [5].selects the maximum value within its range and places itin the output. In average pooling, a similar-sized kernelcomputes the average value within its area for eachchannel, maintaining the same depth. Pooling simplifiescomputation and weight requirements, with maximumpooling being the most commonly used method [4].\u2022 Activation Function : The activation function, applies amathematical operation to the filter\u2019s output to concludethe output of the network. The common choice is the Rec-tified Linear Unit (ReLU). They fall into two categories,linear and non-linear activation functions [4].\u2022 Fully Connected Layer : It functions as a feed-forwardneural network (NN) typically situated at the network\u2019slower layers. It receives input from the output of the lastpooling or convolutional layer, which is flattened into aone-dimensional vector, enabling it to learn complex datarelationships [4].2) Computation and Memory Demands: In CNNs, unbal-ance exists in resource demands between the layers. Convolu-tional layers primarily serve as feature extractors and heavilydominate the computational workload. In the case of AlexNet,for instance, the convolutional layers account for just 2 millionweights but demand a substantial 1.33 Giga Operations PerSecond (GOPS) of computation. In contrast, fully connectedlayers function as classifiers, accumulating information forhigh-level decisions, and bear the weight of the network witharound 59 million parameters, yet they contribute significantlyless to computation, requiring only 0.12 GOPS. This obviouscontrast in resource allocation (Figure 1) highlights the unbal-anced demands between these two layers in CNNs [5].3) Key CNN Architectures:In 1989, the use of a NN archi-tecture with convolutional layers for recognizing handwrittendigits in the context of ZIP code recognition was introduced[6], That architecture consisted of input layer, 3 hidden layers,and output layer. Since then, CNN models have developed(Figure 2) and became much deeper.4) CNN on Edge: Deploying CNN models on edge hasa wide range of practical and industrial applications acrossvarious sectors. Here are some specific examples:\u2022 Surveillance and Security : It can perform real-time ob-ject detection and facial recognition for security monitor-ing, identifying intruders, and managing access control.Face identification was deployed using VGGFace [7].Video analysis was deployed using YOLOX [8]. Infraredand Visible Image Fusion for security systems was de-ployed using DenseNet [9]. Human action recognitionapplications were deployed using ResNet [10].\u2022 Manufacturing and Quality Control : It can inspectproducts on assembly lines for defects, ensuring qualitycontrol and minimizing errors. Real-time detection ofsteel strip surface defects was deployed using Faster R-CNN model [11].\u2022 Agriculture: Drones can monitor crops, detect pests,diseases, and nutrient deficiencies, enabling precisionagriculture. Identifying rice leaf diseases in natural en-vironments was deployed using GoogLeNet [12]. Pepperleaf disease identification was deployed using GoogLeNet[13]. Detection for insect pests was deployed on YOLOX[14].\u2022 Healthcare and Wearables : Wearable devices can con-tinuously monitor vital signs, detect anomalies, and evendiagnose certain health conditions. Medical diagnosis(Covid and Lung Disease Detection) was deployed usingVGG, MobileNet, and AlexNet [15]. Automatically diag-nose pneumonia and COVID-19 from chest X-ray imageswas deployed on DenseNet [16]. Medical applications(e.g., COVID-19 detection, cardiomegaly diagnosis, braintumor classification) were deployed using ResNet [10].\u2022 Energy Management: It can monitor energy usage, opti-mize consumption patterns, and identify areas for energyefficiency improvements. Wind Turbine Maintenance andfault diagnosis was deployed using AlexNet [17].\u2022 Environmental Monitoring : It can monitor air quality,pollution levels, and weather conditions, providing valu-able insights for urban planning. A smartphone app toperform fine-grained classification of animals in the wildwas deployed using AlexNet, GoogLeNet, and ResNet[18]. Identification of mosquito species was deployedusing AlexNet, DenseNet, Inception, ResNet, and VGG[19].--- Page 3 ---3Fig. 2. Evolution of Key CNN Architectures Over Time.\u2022 Logistics and Inventory Management : It can automatepackage sorting, inventory tracking, and warehouse man-agement. Mobile robot to map its surroundings while de-tecting objects and people was deployed using AlexNet,GoogLeNet, and ResNet [18].\u2022 Autonomous Vehicles : Vehicles can process real-timedata from cameras and sensors using CNNs, aiding inautonomous navigation and collision avoidance. Instanceobjects detection system for intelligent service robots wasdeployed using Alexnet [20]. Advanced driving assistancesystems (ADASs) and automated vehicles (A Vs) weredeployed using Faster R-CNN [21].Deploying CNNs on edge devices presents significant chal-lenges mainly due to the limited computational resources,constrained memory, and power consumption constraints in-herent to these devices. CNN models, known for their depthand complexity, often demand substantial computational powerand memory, which may exceed the capabilities of edgehardware. Hence, compressing the model before deploymentbecomes imperative. Model compression techniques aim toreduce the size of the CNN model while preserving its perfor-mance, thereby enabling efficient utilization of computationalresources and memory on edge devices. By compressingthe model, we can mitigate the challenges associated withdeploying CNNs on edge devices, ensuring that they caneffectively perform tasks such as real-time image processing,object detection, and classification within resource-constrainedenvironments.With the enormous number of compression techniques pro-posed for CNNs, the rapid evolution of CNN architectures hascreated a gap in the field. This dynamic shift in architecturedesign requires an evaluation of existing compression methods,particularly in light of the demand to make these advancedCNN models suitable for deployment on edge devices. AsCNN designs continue to advance, the challenge lies inadapting compression techniques to smoothly integrate withthese modern architectures. This evaluation (either for eachindividual techniques or combined with each other) becomesimportant, as it not only ensures the continued relevance ofcompression techniques but also addresses the urgent need tomake resource-intensive CNN models accessible and deploy-able on edge devices.This work aims to evaluate CNN compression techniquesthat assure appropriate performance on edge devices. In thesubsequent sections, this work reveals in a structured mannerto evaluate the compression techniques for CNN models.section 2 provides a detailed review of related work, offeringinsights into prior research and establishing a foundationalunderstanding of the topic. section 3 explains the methodologyemployed in conducting the experiments, describing the designand execution of the study. Following this, section 4 presentsthe experimental results and analyzes the findings to recognizetrends and implications. Section 5 critically evaluates the re-sults. Section 6 draws conclusions regarding the effectivenessand significance of the compression techniques. This organizedframework aims to comprehensively explore and contribute tothe field of model compression for efficient deployment inresource-constrained environments.II. R ELATED WORKWithin the context of edge AI, it is important to address thecritical need for model compression. The resource constrainednature of these devices requires more efficient AI modelsby minimizing memory and computational demands, ensur-ing faster inference speeds, and enhancing energy efficiency.Below will explore various model compression techniques andtheir implications for edge AI applications.A. PruningPruning is a key technique in DNN, aimed at enhancingefficiency and model generalization. It involves the removalof redundant components, such as parameters, neurons, filters,or entire layers, leading to several advantages. By reducingunnecessary parameters, it cuts down on storage require-ments, and important for models deployed on devices withlimited memory. Furthermore, it streamlines computational--- Page 4 ---4Fig. 3. Weight Pruning (a) and Neuron Pruning (b). x: input, w: weight. [22].complexity during inference, resulting in faster predictions andlower power consumption. Pruning also mitigates overfittingby simplifying the network. Various pruning techniques, likeweight pruning, neuron pruning, filter pruning, and layerpruning, offer different levels of granularity in componentremoval. Whether applied during or after training, pruningenables the creation of more compact and efficient CNNmodels tailored to specific needs, effectively balancing modelsize, computational efficiency, and accuracy. Weight pruningsets weight connections in the network to zero if they fallbelow a predefined threshold or are considered redundant.Neuron pruning focuses on removing entire neurons if they arefound to be redundant. Layer pruning allows for the removalof entire layers that are considered less important [22].1) Pruning For Fully Connected Layer: Fully connectedlayers are dense that makes the layer with high memorydemand. Pruning them effectively reduces the memory burdenand reduce size of the model.It involves selectively removing weight connections andneurons to reduce the model\u2019s complexity while preservingperformance. In a typical feed-forward NN, inputs are multi-plied by corresponding weights, and a linear sum is computedat each neuron, which is then transformed by an activationfunction. As shown in Figure 3, a network with 3 inputneurons, 2 hidden neurons, and 1 output neuron may havemultiple weight connections. Pruning can be applied to elim-inate specific weight connections or entire neurons. By doingso, the total number of weight connections can be significantlyreduced, leading to a more compact network. The concept ofpruning was first introduced by [6], who proposed removingweights based on their saliency, with small-magnitude weightshaving less impact on training error. The process involvesiterative retraining to regain accuracy, and the technique isknown as \u2019Optimal Brain Damage (OBD)\u2019 where the secondderivative of the objective function with respect to parametersis used to calculate the small saliency, facilitating informedpruning decisions. Since then, other pruning approaches havebeen introduced for fully connected layers [22].2) Pruning For Convolutional Layer: Each convolutionallayer typically consists of numerous filters that makes the layerwith high computational demand. Pruning these less significantfilters directly from the convolutional layer effectively reducesthe computational burden and speeds up the model. Inspired byearly pruning methods, new approaches have been introducedto be used to prune convolutional layers [22].Bayesian was used to decide what to prune and the level ofpruning, in this context involves employing scale mixtures ofnormals as priors for parameter weights in LeNet and VGG[23]. Differential evolution based layer-wise weight methodalongside three other pruning techniques (Naive Cut, Itera-tive Pruning, and Multi-Objective NN Pruning) was used toprune LeNet, AlexNet, and VGG16 [24]. Two fully connectedlayers are removed from the AlexNet architecture, and BatchNormalization (BN) is introduced to mitigate overfitting [20].Filters Similarity in Consecutive Layers (FSCL) for CNNs wasused to reduce the number of filters while preserving impor-tant filters, ultimately improving model efficiency for VGG,GoogLeNet, and ResNet [25]. Structured pruning throughsparsity-induced pruning was used to enhance the real-timeimplementation of the DEtection TRansformer (DETR) [26].Structured pruning was used to compress YOLOX, this processincluded sparse training to prune unimportant channels, withfine-tuning to recover accuracy [14]. Evolutionary approachto filter pruning involved sequential application of multiplepruners in a specific order to sparsify LeNet and VGG-19while maintaining model accuracy [27]. Multilayer networkswere used to represent and compress ResNets, it involvedcreating class networks, calculating arc weights, and forminga multilayer network. The overall degree of nodes in themultilayer network is used to select a subset of nodes forcompression, and convolutional layers are pruned [10]. Tooptimize the Fused-DenseNet-Tiny model for efficient detec-tion of COVID-19 and pneumonia in chest X-ray images,three steps were implemented including removing insignif-icant weights, discarding pruning casings, and applying acompression algorithm [16]. Deep Scalable Zerotree-based(DeepSZ) framework was used to address resource constraints--- Page 5 ---5by achieving significant compression for LeNet, AlexNet,and VGG while maintaining acceptable inference accuracy[28]. Compressing without retraining that was used withResNet, AlexNet, VGGNet and SqueezeNet. It focused onconvolutional and fully connected layers, while maintainingor improving classification accuracy [29].B. QuantizationQuantization plays an important role in addressing theresource-intensive nature of CNNs. By reducing the bit pre-cision of model parameters, quantization not only conservesmemory and energy but also enhances inference speed, makingit an essential technique for deploying CNNs in resource-constrained environments such as edge devices. Weight clus-tering takes quantization to a more advanced level by orga-nizing weights into clusters, where each cluster shares thesame weight value. This approach minimizes the need forfine-tuning individual weights and can lead to substantialreductions in memory and computational overhead [22].Single Level Quantization (SLQ) and Multiple Level Quan-tization (MLQ) technique were used to quantize AlexNet,VGG, GoogleNet, and ResNet to the deployment of thesemodels on resource-constrained mobile devices like mobilephones and drones [30].C. Low-Rank Decomposition/FactorizationIt is a compression technique used with feed-forward NNsand CNNs, to reduce the size of weight matrices whilepreserving model performance. Singular Value Decomposition(SVD) is a popular factorization scheme that decomposes aweight matrix A into three smaller matrices: U, S, and V T . Urepresents the left singular vectors, S is a diagonal matrix ofsingular values, and V T is the transpose of the right singularvectors. This factorization offers several advantages, such asreduced storage requirements, which is crucial for memory-constrained environments, and accelerated inference, espe-cially in CNNs, as smaller matrices can be convolved faster.Low-rank factorization can be applied to fully connected andconvolutional layers, making models more storage-efficientand faster without sacrificing performance. Careful selectionof the rank is essential for achieving a balance between sizereduction and model accuracy. Later, more approaches havebeen introduced [22].Tucker decomposition for weight tensors was used tooptimizes weight tensor dimensions of LeNet and ResNetmodels [31]. Low-rank decomposition was used as an efficientmethod for compressing AlexNet, VGG, and ResNet withoutthe need for fine-tuning to significantly reduce model sizeand computational complexity to make them more suitablefor resource-constrained mobile and embedded devices [32].Hardware-Aware Automatic Low-Rank Compression frame-work HALOC was used to compress ResNet, VGG andMobileNet, with the goal of efficiently exploring the structure-level redundancy in NNs by integrating principles from neuralarchitecture search (NAS) [33]. Automatically DifferentiableTensor Network (ADTN) method was used to significantlyreduce the number of parameters of fully connected NN,LeNet, and VGG while maintaining or enhancing the per-formance [34]. Joint Matrix Decomposition, specifically JointSVD (JSVD) was used to address the challenge of deployingResNet with numerous parameters on resource-constrainedplatforms. It included Right JSVD, Left JSVD, and BinaryJSVD algorithms [35]. Tensor Ring Networks (TR-Nets) wasused as a method to effectively factorize LeNet and ResNet,thereby reducing computational and memory requirements[36]. Tucker decomposition with rank selection and fine tuningwas used as a one-shot whole network compression schemefor deploying AlexNet, VGG, and GoogLeNet on mobiledevices while maintaining reasonable accuracy [37]. TensorDynamic Low-Rank Training (TDLRT) was used to createa training algorithm with VGG and AlexNet that maintainshigh model performance while significantly reducing memoryrequirements for convolutional layers [38].D. Knowledge Distillation (KD)It is a technique used to transfer the knowledge learnedby a larger, more complex model (the teacher model) to asmaller and lighter model (the student model). The primarygoal of KD is to enable the student model to benefit from thegeneralization capabilities of the teacher model while beingmore lightweight in terms of parameters and computations.This technique helps to recover the accuracy drop occurs dueto implementing other compression techniques.Knowledge transfer and distillation, initially introduced by[39], aimed to compress large ensemble models into smaller,faster counterparts with minimal performance loss. [40] ex-tended this concept by empirically demonstrating that theintricate knowledge within larger DNNs could be effectivelytransferred to smaller, shallower models, yielding comparableaccuracy. This involved training a large DNN and transfer-ring its knowledge to a shallower network while minimizingthe squared difference between the logits produced by thetwo models. These foundational ideas produced knowledgedistillation, a widely used technique for training efficientmodels by transferring knowledge from larger ones. Later,more approaches have been introduced [22].KD was used to improve the compression of LeNet andResNet models when fresh training data is scarce, primarilythrough the use of synthetic data generated by GenerativeAdversarial Networks (GANs) [41]. To fuse information frominfrared and visible images while reducing DenseNet complex-ity and improving inference speed. Insights from pre-trainedteacher models are transferred to the smaller student model[9]. KD was used to develop a lightweight mosquito speciesidentification model (EfficientNet) that balances efficiency andaccuracy through the compression [42].E. Mixed TechniquesDifferent compression techniques are often combined andused together to achieve more effective and comprehensivemodel compression. Each compression technique targets spe-cific aspects of the model, such as reducing model size,computation complexity, or memory footprint.--- Page 6 ---6In-Parallel Pruning-Quantization CLIP-Q method combinesnetwork pruning and weight quantization was used to com-press AlexNet, GoogLeNet, and ResNet [18]. Pruning andquantization were used to optimize the compression ofAlexNet and reduce the number of parameters significantlywhile maintaining accuracy to be implemented on Field-Programmable Gate Array (FPGA) [5]. Pruning, quantization,and Huffman encoding combined with adversarial trainingwere used to enhance the robustness and compression ofAlexNet while also addressing the model vulnerability toadversarial attacks [43]. Pruning and quantization were usedto compress VGG and ResNet for remote sensing imageclassification, balancing computational complexity constraintswhile preserving model accuracy [44]. Low-rank decompo-sition and quantization were used to compress ResNet andMobileNet, and reduce the computational complexity whilepreserving high performance [45]. Pruning, quantization, andchanging the model architecture were used to design a com-pact SqueezeNet with competitive accuracy while significantlyreducing the number of parameters [46]. Quantization andpruning were used to develop an effective model compressionframework for ResNet and MobileNet. The objective was tooptimize the allocation of compression ratios to minimizeperformance degradation while reducing model size [47]. Jointquantization and pruning were used to develop a post-trainingmodel size compression method that efficiently combines lossyand lossless compression techniques to reduce the size ofResNet, MobileNet, RegNet, MNasNet, and YOLOv5 withoutsacrificing accuracy [48].F . Other TechniquesDepthwise separable convolutions was used to improvesteel strip defect detection by creating a real-time and ef-ficient model while maintaining high accuracy using FasterR-CNN [11]. Deferential Evolution was used to develop anefficient and optimized AlexNet, VGG, and MobileNet forCovid and liver disease detection [15]. Genetic Algorithmwas used to reduce the storage space and inference timeof VGG, ResNet, AlexNet, and SqueezeNet models [49].Factorization (changing kernel size) was used to improvethe accuracy and computing efficiency of pepper leaf diseasedetection using GoogLeNet, specifically for the agriculturalindustry [13]. Flexible and Separable Convolution (FSConv)was used to reduce computational costs without compromisingthe accuracy of VGG, ResNet, Faster R-CNN and RetinaNet[50]. Efficient Layer Compression (ELC) was used to enhancethe computational efficiency of VGG, ResNet, and ConvNeXtwhile preserving their representation capabilities [51].III. D ESIGN OF THE EXPERIMENTSThe experiments aimed to evaluate various compressiontechniques, namely pruning and quantization, on differenttypes of ConvNext [52] model. The experiments includedtraining, fine-tuning, and evaluating of models using CIFAR-10 dataset. The setup involved conducting experiments bothon cloud-based platforms and on edge devices to evaluate theperformance of the compressed models.Fig. 4. Block modifications and resulted specifications. (a) is a ResNeXtblock; in (b) we create an inverted bottleneck block and in (c) the positionof the spatial depthwise conv layer is moved up [52].A. ConvNeXt [52]Is a modern CNN family produced as a journey of graduallymodernize a standard ResNet toward the design of a visionTransformer. The journey starts from a ResNet-50 model, intoa CNN architecture that mirrors some aspects of Transformers,particularly Swin Transformers. The roadmap:1) Training Techniques: Vision Transformer training pro-cedures were used to train ResNet-50 model, this includedextending the training to 300 epochs (90 epochs originally),using AdamW optimizer, and data augmentation techniques(Mixup, Cutmix, RandAugment, Random Erasing, and regu-larization schemes including Stochastic Depth).2) Macro Design: Number of blocks in each stage wasadjusted from (3, 4, 6, 3) to (3, 3, 9, 3) and the stem wasreplaced with a patchify layer implemented using a 4x4, stride4 convolutional layer (non-overlapping convolution).3) ResNeXt-ify: ResNeXt approach was adopted which isutilize grouped convolutions, where convolutional filters aredivided into groups, each handling a subset of input channels,a variation of grouped convolution known as depthwise convo-lution was adopted, and the network\u2019s width was expanded byincreasing the number of channels in the convolutional layers.4) Inverted Bottleneck: The hidden dimension of the MLPblock was changed to be four times wider than the inputdimension as shown in Figure 4 (a and b)5) Large Kernel Sizes: The position of the convolutionallayer is moved up and the kernel size was changed from (3x3)to (7x7) as shown in Figure 4 (a and c).B. Micro DesignReplacing ReLU with Gaussian Error Linear Unit (GELU),fewer normalization layers, Substituting Batch Normalization(BN) with Layer Normalization (LN), and introducing separatedownsampling layers as shown in Figure 5.C. Compression Techniques1) Pruning: Different pruning techniques have been usedincluding structured and unstructured techniques.\u2022 Only Train Once (OTO) [53]: OTO version 3 (OTOV3)is automated framework for structured pruning which in-volves removing entire structures or groups of parametersfrom a DNN. OTOv3 begins by analyzing the depen-dencies between the vertices of the target DNN. Thisanalysis involves identifying accessory, Shape-Dependent--- Page 7 ---7Fig. 5. Block designs for a ResNet, a Swin Transformer, and a ConvNeXt.Swin Transformer\u2019s block is more sophisticated due to the presence of multiplespecialized modules and two residual connections [52].(SD) joint, and unknown vertices that are adjacent andestablishing their interdependencies. The goal is to formnode groups based on these dependencies, laying thefoundation for identifying interdependent vertices duringstructured pruning.Using the information gathered from the dependencyanalysis, OTOv3 constructs a pruning dependency graph.This graph represents the interdependencies between ver-tices, with vertices in the same node group indicatingtheir interdependency during structured pruning. Thepruning dependency graph ensures the validity of theproduced subnetwork by preserving essential connectionsbetween vertices.OTOv3 partitions the trainable variables of the DNNinto Pruning Zero-Invariant Groups (PZIGs) based on thepruning dependency graph. PZIGs consist of pairwisetrainable variables grouped together, with each grouprepresenting a potential pruning structure. Node groupsadjacent to the DNN output and containing unknownvertices are excluded from forming PZIGs to preserveoutput shapes and ensure model robustness as shown inFigure 6.To jointly search for redundant pruning structures andtrain the remaining groups for optimal performance,OTOv3 employs the Dual Half-Space Projected Gradient(DHSPG) algorithm. DHSPG minimizes the objectivefunction while introducing a sparsity constraint to identifyredundant groups for removal. It employs saliency-drivenredundant identification and a hybrid training paradigmto control sparsity and achieve better generalization per-formance as shown in Figure 7.\u2022 L1 Unstructured [54] L1 unstructured pruning is atechnique used in machine learning, to reduce the sizeof neural networks by eliminating less important con-nections. Each weight in the network is assigned a scorebased on its magnitude. This score reflects the importanceof the weight in the network\u2019s performance. In l1 pruning,this score is often the absolute value of the weight.A threshold is set, typically by selecting the top x% ofweights based on their magnitude scores. The thresholddetermines which weights will be pruned and which willbe retained.Weights that fall below the threshold are pruned, meaningthey are set to zero and effectively removed from thenetwork. This results in a sparser network architecturewith fewer connections.\u2022 Random Unstructured [55] Similar to l1 unstructuredpruning, random unstructured pruning is also a techniqueused in machine learning, to reduce the size of neuralnetworks by eliminating less important connections. Thedifference is the pruned weight are selected randomlyinstead of using l1 to decide the importance of theweights.2) Dynamic Quantization [30]:Dynamic quantization is anapproach aimed at optimizing the deployment of neural net-works by reducing the precision of the weights. Unlike tradi-tional quantization methods that apply a fixed quantization bit-width across all layers of the network, dynamic quantizationadapts the quantization bit-width for each layer individuallybased on its representation abilities and capacities. This isachieved through the use of a bit-width controller module,which employs a policy gradient-based training approach tolearn the optimal bit-width for each layer. By dynamicallyadjusting the quantization bit-width, dynamic quantization canstrike a balance between maintaining accuracy and reducingmemory size and computational costs.D. CIFAR-10 [56]CIFAR-10 is a dataset used for computer vision and ma-chine learning research, offering a rich resource for trainingand evaluating image classification algorithms. Comprising60,000 32x32 RGB color images across 10 distinct classes(Airplane, Automobile, Bird, Cat, Deer, Dog, Frog, Horse,Ship, and Truck), CIFAR-10 facilitates comprehensive explo-ration of diverse visual concepts. With each class containing6,000 images and a balanced distribution across the dataset,CIFAR-10 presents a well-structured foundation for model de-velopment. Its division into 50,000 training images and 10,000test images, further segmented into multiple batches, enablesstrict evaluation and benchmarking of algorithms. In terms ofcomputational requirements, CIFAR-10 generally requires lesscomputation compared to CIFAR-100 and ImageNet due to itssmaller image size and fewer classes which makes it suitablefor experiments with limited computational resources.E. Experiment SetupTwo types of experiments have been conducted, cloud-basedexperiments that focused on compressing the models and eval-uating the techniques and edge-based experiment experimentto evaluate the performance of one of the compressed models.--- Page 8 ---8Fig. 6. Automated PZIG Partition [53].Fig. 7. Search Direction in DHSPG [53].1) Cloud-based Experiment Setup: Google Colab Pro+was used to utilize GPU resources (NVIDIA A100 and V100Tensor Core GPUs), facilitating accelerated model trainingand evaluation and background execution. The integrationwith Google Drive reduced overheads associated with upload-ing and downloading model data to and from cloud. Theevaluation framework was designed to profile the originalmodel, compress it, profile the compressed model, and conductcomparison between the measurements before and after thecompression as shown in Figure 8.This profiling process involved measuring several key met-rics:\u2022 Accuracy: The classification accuracy achieved by themodel on the validation dataset.\u2022 Model Size: The size of the model in megabytes (MB).\u2022 Number of Parameters : The total count of trainableparameters in the model, measured in millions (M).\u2022 Number of MACs : The number of multiply-accumulateoperations performed during inference, measured in mil-lions (M).\u2022 Number of Non-Zero Parameters : The count of non-zero parameters in the model, essential for pruning-basedtechniques.2) Edge-based Experiment Setup: A compressed modelwas deployed on edge with CPU (11th Gen Intel(R) Core(TM)i7-1165G7 @ 2.80GHz 2.80 GHz), RAM (16GB), and laptopintegrated camera.2 samples from each of CIFAR-10 classes have been se-lected randomly from the internet, printed on A4 papers, andplaced in front of the camera to measure the accuracy and theinference time.--- Page 9 ---9Fig. 8. Compression Evaluation Framework.TABLE IOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT TINY, SMALL , BASE AND LARGE .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)Tiny Full 63.81 106.26 26.53 86.88 18.41Compressed 63.81 41.31 10.29 47.80 10.30Small Full 63.48 188.89 47.16 169.28 29.55Compressed 63.48 48.04 11.94 68.24 11.96Base Full 61.22 334.28 83.50 299.20 52.22Compressed 61.22 84.12 20.96 119.40 20.98Large Full 63.40 748.82 187.12 669.30 116.93Compressed 63.40 187.32 46.75 264.69 46.78IV. R UNNING THE EXPERIMENTS AND EXPERIMENTALRESULTSA. Cloud-Base Experimentsdifferent experiments have been conducted on cloud to eval-uate different compressing techniques and different versions ofConvNeXt model.1) Evaluate OTOV3 on Untrained Torch ConvNext Tiny,Small, Base, and Large: Untrained ConvNeXt tiny, small,base, and large have been imported from Torch and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and 200epochs were used for training and pruning. OTOV3 achievedhigh performance (Table I) with reducing the model size(61% for tiny and 75% for small, base, and large), numberof parameters (61% for tiny and 75% for small, base, andlarge), and MACs (45% for tiny and 60% for small, base,and large) as shown in Figure 9. Meanwhile OTOV3 wasable to increase both the full and compressed model accuracythrough the training and pruning without any accuracy dropafter pruning comparing to the full model.To investigate the effect of OTOV3 on the model archi-tecture, a comparison has been conducted between ConvNeXtsmall before and after compression. The Torch implementationof the model consist of many CNBlocks, each CNBlock con-sist of Conv2d, Permute, LayerNorm, Linear, GELU, Linear,and Permute layers. As shown in Figure 10, OTOV3 reducednumber of output features of the Linear layer (sequence 3)and the input features of the next Linear layer (sequence 5)and considering the big number of CNBlock in the modelarchitecture, the reduction in model size and number ofparameters after compression is justified as shown in TableII.2) Evaluate OTOV3 on Untrained ConvNext Small (Torchvs. TIMM): Two untrained ConvNeXt small have been im-ported, one from Torch and one from TIMM [57] and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and200 epochs were used for training and pruning. Although thecompression performance was same with size reduction (75%)but the accuracy after 200 epochs was less for Torch model(63%) comparing to TIMM model (73%) as shown in Figure11.To investigate the accuracy performance of OTOV3 withTorch and Timm ConvNeXt Small, a comparison has beenconducted between the two model architectures. The Torchmodel uses the CNBlock structure, which includes additionaloperations such as Permute and varying StochasticDepth prob-abilities. The TIMM model follows a simpler structure withConv2d and LayerNorm, lacking the additional complexitiesintroduced by CNBlock and associated operations in theTorch model as shown in Figure 12 which effects OTOV3performance regarding the accuracy.3) Evaluate OTOV3 on Fine-Tuned Torch ConvNext Small:A pre-trained ConvNeXt small have been imported from Torchand fine-tuned on CIFAR-10 with 100 epochs, the accuracyreached 89.5%. This fine-tuned ConvNeXt small will be usedfor the rest of cloud-base experiments. This model was usedto evaluate OTOV3, CIFAR-10 was used for training andevaluation, and 200 epochs were used for training and pruning.OTOV3 achieved high performance (Table III) 74% reductionin model size and number of parameters, 60% reduction inMACs, and 3.8% increase with accuracy as shown Figure13. The accuracy of the full model in (Table III) (92.86%)is different that the accuracy of the original model used inthe experiment (89.5%), that because OTOV3 trained the full--- Page 10 ---10Fig. 9. OTOV3 Compression Performance with ConvNeXt Tiny, Small, Base and Large.Fig. 10. Comparison Between ConvNeXt Small Full (Left) and Compressed (Right).Fig. 11. OTOV3 Comparison Between Torch and Timm ConvNeXt Small.model during the process which increased the model accuracy.4) Evaluate Unstructured Pruning: The Fine-tuned Con-vNext Small was used to evaluate Pytorch L1 UnstructuredPruning and Random Unstructured Pruning by using differentcombinations of weights pruning percentages for linear (.1 to.9) and convolutional (.1 to .9) layers. In both experiments,the accuracy and the number of non-zero parameters weredropping as the values of weights pruning percentages for bothlinear and convolutional amounts were increasing as shown inFigure 14 a and b. Although the accuracy dropped but themodel size, number of parameters, and MACs didn\u2019t changeas these techniques zero the weights instead of removing them.5) Evaluate Dynamic Quantization: The Fine-tuned Con-vNext Small was used to evaluate Pytorch dynamic quantiza-tion, 8-bit integer was used during the experiment and CIFAR-10 was used for evaluation. Dynamic quantization achievedhigh performance (Table IV) 71% reduction in model size,95% reduction with number of parameters and MACs, and0.1% drop with accuracy as shown in Figure 156) Evaluate Combination of OTOV3 and Dynamic Quan-tization: Two compression stages were evaluated together asone compression pipeline, OTOV3 and Dynamic Quantization.The compressed ConvNeXt small model that was produced inexperiment 4.1.3 (OTOV3) was furtherly compressed using--- Page 11 ---11Fig. 12. Comparison Between ConvNeXt Small TIMM (Left) and Torch (Right).Fig. 13. OTOV3 Compression Performance with ConvNeXt Small Tuned.Pytorch dynamic quantization using 8-bits integer (similar toexperiment 4.1.5). The pruned models using OTOV2 [58]had dependencies on Open Nural Network Exchange (ONNX)[59] which made it not applicable to be combined with othercompression technique like quantization. In OTOv3, there wasengineering changes produced the pruned model directly inPytorch format, which enhanced the flexibility to be combinedwith quantization as this experiment did [53].Pruning using OTOV3 and Quantization using Pytorchdynamic quantization achieved high performance (Table V)89.7% reduction in model size, 95% reduction with numberof parameters and MACs, and 3.8% increase with accuracy asshown in 16.B. Edge-Base ExperimentThe final compressed ConvNeXt Small model in experimentIV .A.6 (OTV3 and Dynamic Quantization) was deployed onedge and the printed samples used to measure the accuracyand inference time by placing them in front of the camera.The compressed model achieved 92.5% accuracy and 20msinference time. Figure 17 shows samples of the output.V. A NALYSIS OF EXPERIMENTAL RESULTSHere, the experimental results obtained from running aseries of experiments will be analyzed, the experiments aimedat evaluating various compression techniques applied to Con-vNeXt models. The experiments were designed to evaluate theperformance of techniques such as pruning and quantizationon different sizes of ConvNeXt models, with a focus on bothcloud-based compression experiments and edge-based deploy-ment experiment. The analysis will be conducted with respectto the work\u2019s aim of evaluating CNN compression techniquesthat assure appropriate performance (size and inference time)on edge devices and resource-constrained environments.A. OTOV3 Evaluation on Untrained ConvNeXt ModelsThe evaluation of OTOV3 on untrained ConvNeXt modelsdemonstrated its effectiveness in achieving substantial com-pression while increasing model accuracy for both full andcompressed models. Across varying sizes of ConvNeXt mod-els, OTOV3 consistently produced impressive reductions inmodel size, number of parameters, and MACs, highlighting itsability to prune redundant structures effectively. This suggests--- Page 12 ---12Fig. 14. Unstructured Pruning Performance with ConvMeXt Small.TABLE IICOMPARISON FOR NUMBER OF OUTPUT FEATURES AND INPUTFEATURES OF THE LINEAR LAYERS IN THE CNB LOCKS BEFORE ANDAFTER OTOV3 C OMPRESSION .Layer Index Input & Output FeaturesSequential CNBlock Full Model CompressedModel1 0 384 3841 1 384 3841 2 384 3843 0 768 7673 1 768 7043 2 768 7265 0 1536 2515 1 1536 3495 2 1536 2425 3 1536 3785 4 1536 2935 5 1536 3775 6 1536 3405 7 1536 4005 8 1536 3945 9 1536 4785 10 1536 4145 11 1536 4245 12 1536 4105 13 1536 3185 14 1536 4885 15 1536 4885 16 1536 4025 17 1536 2465 18 1536 4025 19 1536 4585 20 1536 3235 21 1536 4195 22 1536 4465 23 1536 4445 24 1536 4415 25 1536 4685 26 1536 10707 0 3072 2087 1 3072 2547 2 3072 262Fig. 15. Dynamic Quantization Compression Performance with ConvNeXtSmall Tuned.Fig. 16. OTOV3 and Dynamic Quantization Compression Performance withConvNeXt Small Tuned.--- Page 13 ---13TABLE IIIOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 92.86 188.89 47.16 169.28 29.80Compressed 92.86 50.03 12.44 67.41 12.46TABLE IVDYNAMIC QUANTIZATION COMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 89.53 188.89 47.16 169.28 47.17Compressed 89.40 54.21 2.15 7.27 2.17TABLE VOTOV3 AND DYNAMIC QUANTIZATION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy % Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number of NonZeroParameters (M)Full 89.53 188.89 47.16 169.28 47.17Phase 1 (OTOV3) 92.86 50.03 12.44 67.41 12.46Phase 2 (Dynamic Quantization) 92.93 19.39 2.15 7.27 2.17Fig. 17. Samples From the Compressed Model Output on Edge.that OTOV3 efficiently identifies and removes unnecessaryparameters from the models, leading to more streamlinedarchitectures without compromising predictive performance.However, an unexpected observation arose when comparingthe accuracy of the Torch implementation with that of theTIMM implementation of ConvNeXt Small. The Torch im-plementation exhibited lower accuracy compared to its TIMMcounterpart, indicating that OTOV3\u2019s performance regardingaccuracy may be influenced by the details of the modelarchitecture. This unexpected result suggests that differenttraining strategies or adjustments may be necessary to optimizeOTOV3\u2019s performance across various model implementations,emphasizing the importance of considering architectural dif-ferences when applying compression techniques like OTOV3.B. OTOV3 Evaluation on Fine-Tuned ConvNeXt ModelsWhen evaluating OTOV3\u2019s performance on a fine-tunedConvNeXt model, notable improvements in compression per-formance were observed, confirming its effectiveness in re-ducing model size, parameters, and MACs while marginallyenhancing accuracy. This outcome highlights the potential ofintegrating fine-tuning with structured pruning techniques toachieve even greater optimization of model performance. Thefine-tuned model displayed enhanced compression capabilitiescompared to untrained models, suggesting that pre-trainingcan significantly increase the effectiveness of compressiontechniques. This finding highlights the importance of lever-aging pre-existing knowledge within models to maximize thebenefits of compression, ultimately resulting in CNN modelswith higher performance.C. Unstructured Pruning TechniquesDuring the evaluation of l1 unstructured and random un-structured pruning techniques, expected trends were observedregarding accuracy and compression. As the pruning per-centages increased for both linear and convolutional layers,a corresponding decrease in accuracy was noted, while themodel size, parameters, and MACs remained unaltered. Thisoutcome aligns with the inherent nature of unstructured prun-ing, wherein weights are zeroed out but not entirely eliminated,resulting in sparse models without substantial reductions incomputational complexity. However, the lack of significantreductions in computational complexity may constrain their ef-fectiveness, particularly in resource-constrained environmentswhere efficient utilization of computational resources is essen-tial. This highlights the importance of considering the trade-offs between model compression and computational efficiencywhen selecting pruning techniques for deployment in real---- Page 14 ---14TABLE VIOTOV3 AND DYNAMIC QUANTIZATION REDUCTION NUMBERS WITH CONV NEXT SMALL TUNED .Technique AccuracyChange Size Reduction ParametersReductionMACsReductionOTOV3 3.75% 73.51% 73.62% 60.18%Dynamic Quantization -0.15% 71.30% 95.43% 95.71%OTOV3 and DynamicQuantization 3.80% 89.74% 95.43% 95.71%world applications, especially in edge computing scenarioswhere computational resources are limited.D. Dynamic QuantizationDynamic quantization emerged as a highly effective tech-nique for model compression, demonstrating remarkable re-ductions in model size, parameters, and \n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2409.02134v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 9 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #7, Phase: literature review, Feedback: 3\n--- Page 1 ---1Edge AI: Evaluation of Model CompressionTechniques for Convolutional Neural NetworksSamer Francy, Member, IEEE,Raghubir Singh, Member, IEEEAbstract\u2014This work evaluates the compression techniqueson ConvNeXt models in image classification tasks using theCIFAR-10 dataset. Structured pruning, unstructured pruning,and dynamic quantization methods are evaluated to reduce modelsize and computational complexity while maintaining accuracy.The experiments, conducted on cloud-based platforms and edgedevice, assess the performance of these techniques. Results showsignificant reductions in model size, with up to 75% reduc-tion achieved using structured pruning techniques. Additionally,dynamic quantization achieves a reduction of up to 95% inthe number of parameters. Fine-tuned models exhibit improvedcompression performance, indicating the benefits of pre-trainingin conjunction with compression techniques. Unstructured prun-ing methods reveal trends in accuracy and compression, withlimited reductions in computational complexity. The combinationof OTOV3 pruning and dynamic quantization further enhancescompression performance, resulting 89.7% reduction in size, 95%reduction with number of parameters and MACs, and 3.8%increase with accuracy. The deployment of the final compressedmodel on edge device demonstrates high accuracy 92.5% and lowinference time 20 ms, validating the effectiveness of compressiontechniques for real-world edge computing applications.Index Terms\u2014edge AI, ConvNeXt, CNN, pruning, quantiza-tion, compression, OTO.I. I NTRODUCTIONEDGE devices such as Internet of Things (IoT) are becom-ing increasingly important and widely used in our dailylives and industrial facilities. IoT is a network of things thatempowered by sensors, identifiers, software intelligence, andinternet connectivity, it can be considered as the intersectionof the internet, things/objects (anything/everything), and data[1]. The number of these devices is expected to increase evenmore [2]. These devices have the potential to perform complexArtificial Intelligence (AI) tasks locally, without relying heav-ily on cloud infrastructure [3]. The rapid advancement of AIhas led to the development of complex deep learning modelsthat show high performance in different domains. DeployingAI models on edge devices has many advantages such as lowlatency, privacy and data security, bandwidth optimization, andreduced network dependence. Low latency is achieved due toreal-time processing by instant data analysis on edge withoutwaiting for remote server processing, this data analysis on theedge reduces transmitting data to the cloud which enhancessecurity against breaches, reduces the bandwidth consumption,and reduces network dependence.Samer Francy is with the Department of Computer Science, University ofBath, Bath, England (e-mail: samer.francy@bath.edu).Raghubir Singh is with the Department of Computer Science, Universityof Bath, Bath, England (e-mail: rs3022@bath.ac.uk).A. Overview of Edge AIEdge AI represents a paradigm shift in the way AI isimplemented in the context of the IoT. It capitalizes on thecapabilities of IoT devices, enhancing real-time processing,analytics, and decision-making directly at the edge of thenetwork. The IoT architecture, which is the foundation forEdge AI, typically involves three core layers [1]. The layersare perceptual layer, where data is collected from varioussensors and devices, network layer, where data is transmittedand routed through this layer, which is responsible for commu-nication between devices and cloud services, and applicationlayer, which processes and utilizes the data, providing insightsand enabling actions.B. Convolutional Neural Networks (CNNs)CNN models are subsets of Deep Neural Networks (DNN)models. CNN models are effective for image and video-relatedtasks due to their ability to learn relevant features from thedata by recognizing patterns, shapes, and structures in images,which is challenging for traditional machine learning models,that\u2019s why they are used for computer vision tasks such asimage classification, object detection, and image segmentation[4].1) CNN Architecture: In general CNN models consist ofbelow parts:\u2022 Input Image : Pixels form the binary basis of computerimages, while the human visual system operates throughneurons with receptive fields. Similarly, CNNs functionwithin their receptive areas, starting with simple patternsand advancing to more complex ones, making CNNs apromising tool for computer vision [4].\u2022 Convolutional Layer : A convolutional layer in a CNNuses a small filter (e.g., 3x3 or 5x5) that slides over theinput image. At each position, it multiplies its valueswith the overlapping image pixels and sums the results toproduce an output. This sliding operation helps identifylocal features like edges and colors, building a hierar-chical representation. The depth of the filter matches theinput image\u2019s channels (e.g., 3 for RGB images). Stackingmultiple filters allows the network to learn features atdifferent abstraction levels [4].\u2022 Pooling Layer : Pooling reduces the spatial size of fea-ture maps. This not only lowers computational demandsbut also helps in extracting position and orientation-independent features essential for training. Two com-mon pooling methods are maximum pooling and averagepooling. In maximum pooling, a small kernel (e.g., 2x2)arXiv:2409.02134v1  [cs.LG]  2 Sep 2024--- Page 2 ---2Fig. 1. Unbalanced Demand For Computation (Left) and Memory (Right) in AlexNet [5].selects the maximum value within its range and places itin the output. In average pooling, a similar-sized kernelcomputes the average value within its area for eachchannel, maintaining the same depth. Pooling simplifiescomputation and weight requirements, with maximumpooling being the most commonly used method [4].\u2022 Activation Function : The activation function, applies amathematical operation to the filter\u2019s output to concludethe output of the network. The common choice is the Rec-tified Linear Unit (ReLU). They fall into two categories,linear and non-linear activation functions [4].\u2022 Fully Connected Layer : It functions as a feed-forwardneural network (NN) typically situated at the network\u2019slower layers. It receives input from the output of the lastpooling or convolutional layer, which is flattened into aone-dimensional vector, enabling it to learn complex datarelationships [4].2) Computation and Memory Demands: In CNNs, unbal-ance exists in resource demands between the layers. Convolu-tional layers primarily serve as feature extractors and heavilydominate the computational workload. In the case of AlexNet,for instance, the convolutional layers account for just 2 millionweights but demand a substantial 1.33 Giga Operations PerSecond (GOPS) of computation. In contrast, fully connectedlayers function as classifiers, accumulating information forhigh-level decisions, and bear the weight of the network witharound 59 million parameters, yet they contribute significantlyless to computation, requiring only 0.12 GOPS. This obviouscontrast in resource allocation (Figure 1) highlights the unbal-anced demands between these two layers in CNNs [5].3) Key CNN Architectures:In 1989, the use of a NN archi-tecture with convolutional layers for recognizing handwrittendigits in the context of ZIP code recognition was introduced[6], That architecture consisted of input layer, 3 hidden layers,and output layer. Since then, CNN models have developed(Figure 2) and became much deeper.4) CNN on Edge: Deploying CNN models on edge hasa wide range of practical and industrial applications acrossvarious sectors. Here are some specific examples:\u2022 Surveillance and Security : It can perform real-time ob-ject detection and facial recognition for security monitor-ing, identifying intruders, and managing access control.Face identification was deployed using VGGFace [7].Video analysis was deployed using YOLOX [8]. Infraredand Visible Image Fusion for security systems was de-ployed using DenseNet [9]. Human action recognitionapplications were deployed using ResNet [10].\u2022 Manufacturing and Quality Control : It can inspectproducts on assembly lines for defects, ensuring qualitycontrol and minimizing errors. Real-time detection ofsteel strip surface defects was deployed using Faster R-CNN model [11].\u2022 Agriculture: Drones can monitor crops, detect pests,diseases, and nutrient deficiencies, enabling precisionagriculture. Identifying rice leaf diseases in natural en-vironments was deployed using GoogLeNet [12]. Pepperleaf disease identification was deployed using GoogLeNet[13]. Detection for insect pests was deployed on YOLOX[14].\u2022 Healthcare and Wearables : Wearable devices can con-tinuously monitor vital signs, detect anomalies, and evendiagnose certain health conditions. Medical diagnosis(Covid and Lung Disease Detection) was deployed usingVGG, MobileNet, and AlexNet [15]. Automatically diag-nose pneumonia and COVID-19 from chest X-ray imageswas deployed on DenseNet [16]. Medical applications(e.g., COVID-19 detection, cardiomegaly diagnosis, braintumor classification) were deployed using ResNet [10].\u2022 Energy Management: It can monitor energy usage, opti-mize consumption patterns, and identify areas for energyefficiency improvements. Wind Turbine Maintenance andfault diagnosis was deployed using AlexNet [17].\u2022 Environmental Monitoring : It can monitor air quality,pollution levels, and weather conditions, providing valu-able insights for urban planning. A smartphone app toperform fine-grained classification of animals in the wildwas deployed using AlexNet, GoogLeNet, and ResNet[18]. Identification of mosquito species was deployedusing AlexNet, DenseNet, Inception, ResNet, and VGG[19].--- Page 3 ---3Fig. 2. Evolution of Key CNN Architectures Over Time.\u2022 Logistics and Inventory Management : It can automatepackage sorting, inventory tracking, and warehouse man-agement. Mobile robot to map its surroundings while de-tecting objects and people was deployed using AlexNet,GoogLeNet, and ResNet [18].\u2022 Autonomous Vehicles : Vehicles can process real-timedata from cameras and sensors using CNNs, aiding inautonomous navigation and collision avoidance. Instanceobjects detection system for intelligent service robots wasdeployed using Alexnet [20]. Advanced driving assistancesystems (ADASs) and automated vehicles (A Vs) weredeployed using Faster R-CNN [21].Deploying CNNs on edge devices presents significant chal-lenges mainly due to the limited computational resources,constrained memory, and power consumption constraints in-herent to these devices. CNN models, known for their depthand complexity, often demand substantial computational powerand memory, which may exceed the capabilities of edgehardware. Hence, compressing the model before deploymentbecomes imperative. Model compression techniques aim toreduce the size of the CNN model while preserving its perfor-mance, thereby enabling efficient utilization of computationalresources and memory on edge devices. By compressingthe model, we can mitigate the challenges associated withdeploying CNNs on edge devices, ensuring that they caneffectively perform tasks such as real-time image processing,object detection, and classification within resource-constrainedenvironments.With the enormous number of compression techniques pro-posed for CNNs, the rapid evolution of CNN architectures hascreated a gap in the field. This dynamic shift in architecturedesign requires an evaluation of existing compression methods,particularly in light of the demand to make these advancedCNN models suitable for deployment on edge devices. AsCNN designs continue to advance, the challenge lies inadapting compression techniques to smoothly integrate withthese modern architectures. This evaluation (either for eachindividual techniques or combined with each other) becomesimportant, as it not only ensures the continued relevance ofcompression techniques but also addresses the urgent need tomake resource-intensive CNN models accessible and deploy-able on edge devices.This work aims to evaluate CNN compression techniquesthat assure appropriate performance on edge devices. In thesubsequent sections, this work reveals in a structured mannerto evaluate the compression techniques for CNN models.section 2 provides a detailed review of related work, offeringinsights into prior research and establishing a foundationalunderstanding of the topic. section 3 explains the methodologyemployed in conducting the experiments, describing the designand execution of the study. Following this, section 4 presentsthe experimental results and analyzes the findings to recognizetrends and implications. Section 5 critically evaluates the re-sults. Section 6 draws conclusions regarding the effectivenessand significance of the compression techniques. This organizedframework aims to comprehensively explore and contribute tothe field of model compression for efficient deployment inresource-constrained environments.II. R ELATED WORKWithin the context of edge AI, it is important to address thecritical need for model compression. The resource constrainednature of these devices requires more efficient AI modelsby minimizing memory and computational demands, ensur-ing faster inference speeds, and enhancing energy efficiency.Below will explore various model compression techniques andtheir implications for edge AI applications.A. PruningPruning is a key technique in DNN, aimed at enhancingefficiency and model generalization. It involves the removalof redundant components, such as parameters, neurons, filters,or entire layers, leading to several advantages. By reducingunnecessary parameters, it cuts down on storage require-ments, and important for models deployed on devices withlimited memory. Furthermore, it streamlines computational--- Page 4 ---4Fig. 3. Weight Pruning (a) and Neuron Pruning (b). x: input, w: weight. [22].complexity during inference, resulting in faster predictions andlower power consumption. Pruning also mitigates overfittingby simplifying the network. Various pruning techniques, likeweight pruning, neuron pruning, filter pruning, and layerpruning, offer different levels of granularity in componentremoval. Whether applied during or after training, pruningenables the creation of more compact and efficient CNNmodels tailored to specific needs, effectively balancing modelsize, computational efficiency, and accuracy. Weight pruningsets weight connections in the network to zero if they fallbelow a predefined threshold or are considered redundant.Neuron pruning focuses on removing entire neurons if they arefound to be redundant. Layer pruning allows for the removalof entire layers that are considered less important [22].1) Pruning For Fully Connected Layer: Fully connectedlayers are dense that makes the layer with high memorydemand. Pruning them effectively reduces the memory burdenand reduce size of the model.It involves selectively removing weight connections andneurons to reduce the model\u2019s complexity while preservingperformance. In a typical feed-forward NN, inputs are multi-plied by corresponding weights, and a linear sum is computedat each neuron, which is then transformed by an activationfunction. As shown in Figure 3, a network with 3 inputneurons, 2 hidden neurons, and 1 output neuron may havemultiple weight connections. Pruning can be applied to elim-inate specific weight connections or entire neurons. By doingso, the total number of weight connections can be significantlyreduced, leading to a more compact network. The concept ofpruning was first introduced by [6], who proposed removingweights based on their saliency, with small-magnitude weightshaving less impact on training error. The process involvesiterative retraining to regain accuracy, and the technique isknown as \u2019Optimal Brain Damage (OBD)\u2019 where the secondderivative of the objective function with respect to parametersis used to calculate the small saliency, facilitating informedpruning decisions. Since then, other pruning approaches havebeen introduced for fully connected layers [22].2) Pruning For Convolutional Layer: Each convolutionallayer typically consists of numerous filters that makes the layerwith high computational demand. Pruning these less significantfilters directly from the convolutional layer effectively reducesthe computational burden and speeds up the model. Inspired byearly pruning methods, new approaches have been introducedto be used to prune convolutional layers [22].Bayesian was used to decide what to prune and the level ofpruning, in this context involves employing scale mixtures ofnormals as priors for parameter weights in LeNet and VGG[23]. Differential evolution based layer-wise weight methodalongside three other pruning techniques (Naive Cut, Itera-tive Pruning, and Multi-Objective NN Pruning) was used toprune LeNet, AlexNet, and VGG16 [24]. Two fully connectedlayers are removed from the AlexNet architecture, and BatchNormalization (BN) is introduced to mitigate overfitting [20].Filters Similarity in Consecutive Layers (FSCL) for CNNs wasused to reduce the number of filters while preserving impor-tant filters, ultimately improving model efficiency for VGG,GoogLeNet, and ResNet [25]. Structured pruning throughsparsity-induced pruning was used to enhance the real-timeimplementation of the DEtection TRansformer (DETR) [26].Structured pruning was used to compress YOLOX, this processincluded sparse training to prune unimportant channels, withfine-tuning to recover accuracy [14]. Evolutionary approachto filter pruning involved sequential application of multiplepruners in a specific order to sparsify LeNet and VGG-19while maintaining model accuracy [27]. Multilayer networkswere used to represent and compress ResNets, it involvedcreating class networks, calculating arc weights, and forminga multilayer network. The overall degree of nodes in themultilayer network is used to select a subset of nodes forcompression, and convolutional layers are pruned [10]. Tooptimize the Fused-DenseNet-Tiny model for efficient detec-tion of COVID-19 and pneumonia in chest X-ray images,three steps were implemented including removing insignif-icant weights, discarding pruning casings, and applying acompression algorithm [16]. Deep Scalable Zerotree-based(DeepSZ) framework was used to address resource constraints--- Page 5 ---5by achieving significant compression for LeNet, AlexNet,and VGG while maintaining acceptable inference accuracy[28]. Compressing without retraining that was used withResNet, AlexNet, VGGNet and SqueezeNet. It focused onconvolutional and fully connected layers, while maintainingor improving classification accuracy [29].B. QuantizationQuantization plays an important role in addressing theresource-intensive nature of CNNs. By reducing the bit pre-cision of model parameters, quantization not only conservesmemory and energy but also enhances inference speed, makingit an essential technique for deploying CNNs in resource-constrained environments such as edge devices. Weight clus-tering takes quantization to a more advanced level by orga-nizing weights into clusters, where each cluster shares thesame weight value. This approach minimizes the need forfine-tuning individual weights and can lead to substantialreductions in memory and computational overhead [22].Single Level Quantization (SLQ) and Multiple Level Quan-tization (MLQ) technique were used to quantize AlexNet,VGG, GoogleNet, and ResNet to the deployment of thesemodels on resource-constrained mobile devices like mobilephones and drones [30].C. Low-Rank Decomposition/FactorizationIt is a compression technique used with feed-forward NNsand CNNs, to reduce the size of weight matrices whilepreserving model performance. Singular Value Decomposition(SVD) is a popular factorization scheme that decomposes aweight matrix A into three smaller matrices: U, S, and V T . Urepresents the left singular vectors, S is a diagonal matrix ofsingular values, and V T is the transpose of the right singularvectors. This factorization offers several advantages, such asreduced storage requirements, which is crucial for memory-constrained environments, and accelerated inference, espe-cially in CNNs, as smaller matrices can be convolved faster.Low-rank factorization can be applied to fully connected andconvolutional layers, making models more storage-efficientand faster without sacrificing performance. Careful selectionof the rank is essential for achieving a balance between sizereduction and model accuracy. Later, more approaches havebeen introduced [22].Tucker decomposition for weight tensors was used tooptimizes weight tensor dimensions of LeNet and ResNetmodels [31]. Low-rank decomposition was used as an efficientmethod for compressing AlexNet, VGG, and ResNet withoutthe need for fine-tuning to significantly reduce model sizeand computational complexity to make them more suitablefor resource-constrained mobile and embedded devices [32].Hardware-Aware Automatic Low-Rank Compression frame-work HALOC was used to compress ResNet, VGG andMobileNet, with the goal of efficiently exploring the structure-level redundancy in NNs by integrating principles from neuralarchitecture search (NAS) [33]. Automatically DifferentiableTensor Network (ADTN) method was used to significantlyreduce the number of parameters of fully connected NN,LeNet, and VGG while maintaining or enhancing the per-formance [34]. Joint Matrix Decomposition, specifically JointSVD (JSVD) was used to address the challenge of deployingResNet with numerous parameters on resource-constrainedplatforms. It included Right JSVD, Left JSVD, and BinaryJSVD algorithms [35]. Tensor Ring Networks (TR-Nets) wasused as a method to effectively factorize LeNet and ResNet,thereby reducing computational and memory requirements[36]. Tucker decomposition with rank selection and fine tuningwas used as a one-shot whole network compression schemefor deploying AlexNet, VGG, and GoogLeNet on mobiledevices while maintaining reasonable accuracy [37]. TensorDynamic Low-Rank Training (TDLRT) was used to createa training algorithm with VGG and AlexNet that maintainshigh model performance while significantly reducing memoryrequirements for convolutional layers [38].D. Knowledge Distillation (KD)It is a technique used to transfer the knowledge learnedby a larger, more complex model (the teacher model) to asmaller and lighter model (the student model). The primarygoal of KD is to enable the student model to benefit from thegeneralization capabilities of the teacher model while beingmore lightweight in terms of parameters and computations.This technique helps to recover the accuracy drop occurs dueto implementing other compression techniques.Knowledge transfer and distillation, initially introduced by[39], aimed to compress large ensemble models into smaller,faster counterparts with minimal performance loss. [40] ex-tended this concept by empirically demonstrating that theintricate knowledge within larger DNNs could be effectivelytransferred to smaller, shallower models, yielding comparableaccuracy. This involved training a large DNN and transfer-ring its knowledge to a shallower network while minimizingthe squared difference between the logits produced by thetwo models. These foundational ideas produced knowledgedistillation, a widely used technique for training efficientmodels by transferring knowledge from larger ones. Later,more approaches have been introduced [22].KD was used to improve the compression of LeNet andResNet models when fresh training data is scarce, primarilythrough the use of synthetic data generated by GenerativeAdversarial Networks (GANs) [41]. To fuse information frominfrared and visible images while reducing DenseNet complex-ity and improving inference speed. Insights from pre-trainedteacher models are transferred to the smaller student model[9]. KD was used to develop a lightweight mosquito speciesidentification model (EfficientNet) that balances efficiency andaccuracy through the compression [42].E. Mixed TechniquesDifferent compression techniques are often combined andused together to achieve more effective and comprehensivemodel compression. Each compression technique targets spe-cific aspects of the model, such as reducing model size,computation complexity, or memory footprint.--- Page 6 ---6In-Parallel Pruning-Quantization CLIP-Q method combinesnetwork pruning and weight quantization was used to com-press AlexNet, GoogLeNet, and ResNet [18]. Pruning andquantization were used to optimize the compression ofAlexNet and reduce the number of parameters significantlywhile maintaining accuracy to be implemented on Field-Programmable Gate Array (FPGA) [5]. Pruning, quantization,and Huffman encoding combined with adversarial trainingwere used to enhance the robustness and compression ofAlexNet while also addressing the model vulnerability toadversarial attacks [43]. Pruning and quantization were usedto compress VGG and ResNet for remote sensing imageclassification, balancing computational complexity constraintswhile preserving model accuracy [44]. Low-rank decompo-sition and quantization were used to compress ResNet andMobileNet, and reduce the computational complexity whilepreserving high performance [45]. Pruning, quantization, andchanging the model architecture were used to design a com-pact SqueezeNet with competitive accuracy while significantlyreducing the number of parameters [46]. Quantization andpruning were used to develop an effective model compressionframework for ResNet and MobileNet. The objective was tooptimize the allocation of compression ratios to minimizeperformance degradation while reducing model size [47]. Jointquantization and pruning were used to develop a post-trainingmodel size compression method that efficiently combines lossyand lossless compression techniques to reduce the size ofResNet, MobileNet, RegNet, MNasNet, and YOLOv5 withoutsacrificing accuracy [48].F . Other TechniquesDepthwise separable convolutions was used to improvesteel strip defect detection by creating a real-time and ef-ficient model while maintaining high accuracy using FasterR-CNN [11]. Deferential Evolution was used to develop anefficient and optimized AlexNet, VGG, and MobileNet forCovid and liver disease detection [15]. Genetic Algorithmwas used to reduce the storage space and inference timeof VGG, ResNet, AlexNet, and SqueezeNet models [49].Factorization (changing kernel size) was used to improvethe accuracy and computing efficiency of pepper leaf diseasedetection using GoogLeNet, specifically for the agriculturalindustry [13]. Flexible and Separable Convolution (FSConv)was used to reduce computational costs without compromisingthe accuracy of VGG, ResNet, Faster R-CNN and RetinaNet[50]. Efficient Layer Compression (ELC) was used to enhancethe computational efficiency of VGG, ResNet, and ConvNeXtwhile preserving their representation capabilities [51].III. D ESIGN OF THE EXPERIMENTSThe experiments aimed to evaluate various compressiontechniques, namely pruning and quantization, on differenttypes of ConvNext [52] model. The experiments includedtraining, fine-tuning, and evaluating of models using CIFAR-10 dataset. The setup involved conducting experiments bothon cloud-based platforms and on edge devices to evaluate theperformance of the compressed models.Fig. 4. Block modifications and resulted specifications. (a) is a ResNeXtblock; in (b) we create an inverted bottleneck block and in (c) the positionof the spatial depthwise conv layer is moved up [52].A. ConvNeXt [52]Is a modern CNN family produced as a journey of graduallymodernize a standard ResNet toward the design of a visionTransformer. The journey starts from a ResNet-50 model, intoa CNN architecture that mirrors some aspects of Transformers,particularly Swin Transformers. The roadmap:1) Training Techniques: Vision Transformer training pro-cedures were used to train ResNet-50 model, this includedextending the training to 300 epochs (90 epochs originally),using AdamW optimizer, and data augmentation techniques(Mixup, Cutmix, RandAugment, Random Erasing, and regu-larization schemes including Stochastic Depth).2) Macro Design: Number of blocks in each stage wasadjusted from (3, 4, 6, 3) to (3, 3, 9, 3) and the stem wasreplaced with a patchify layer implemented using a 4x4, stride4 convolutional layer (non-overlapping convolution).3) ResNeXt-ify: ResNeXt approach was adopted which isutilize grouped convolutions, where convolutional filters aredivided into groups, each handling a subset of input channels,a variation of grouped convolution known as depthwise convo-lution was adopted, and the network\u2019s width was expanded byincreasing the number of channels in the convolutional layers.4) Inverted Bottleneck: The hidden dimension of the MLPblock was changed to be four times wider than the inputdimension as shown in Figure 4 (a and b)5) Large Kernel Sizes: The position of the convolutionallayer is moved up and the kernel size was changed from (3x3)to (7x7) as shown in Figure 4 (a and c).B. Micro DesignReplacing ReLU with Gaussian Error Linear Unit (GELU),fewer normalization layers, Substituting Batch Normalization(BN) with Layer Normalization (LN), and introducing separatedownsampling layers as shown in Figure 5.C. Compression Techniques1) Pruning: Different pruning techniques have been usedincluding structured and unstructured techniques.\u2022 Only Train Once (OTO) [53]: OTO version 3 (OTOV3)is automated framework for structured pruning which in-volves removing entire structures or groups of parametersfrom a DNN. OTOv3 begins by analyzing the depen-dencies between the vertices of the target DNN. Thisanalysis involves identifying accessory, Shape-Dependent--- Page 7 ---7Fig. 5. Block designs for a ResNet, a Swin Transformer, and a ConvNeXt.Swin Transformer\u2019s block is more sophisticated due to the presence of multiplespecialized modules and two residual connections [52].(SD) joint, and unknown vertices that are adjacent andestablishing their interdependencies. The goal is to formnode groups based on these dependencies, laying thefoundation for identifying interdependent vertices duringstructured pruning.Using the information gathered from the dependencyanalysis, OTOv3 constructs a pruning dependency graph.This graph represents the interdependencies between ver-tices, with vertices in the same node group indicatingtheir interdependency during structured pruning. Thepruning dependency graph ensures the validity of theproduced subnetwork by preserving essential connectionsbetween vertices.OTOv3 partitions the trainable variables of the DNNinto Pruning Zero-Invariant Groups (PZIGs) based on thepruning dependency graph. PZIGs consist of pairwisetrainable variables grouped together, with each grouprepresenting a potential pruning structure. Node groupsadjacent to the DNN output and containing unknownvertices are excluded from forming PZIGs to preserveoutput shapes and ensure model robustness as shown inFigure 6.To jointly search for redundant pruning structures andtrain the remaining groups for optimal performance,OTOv3 employs the Dual Half-Space Projected Gradient(DHSPG) algorithm. DHSPG minimizes the objectivefunction while introducing a sparsity constraint to identifyredundant groups for removal. It employs saliency-drivenredundant identification and a hybrid training paradigmto control sparsity and achieve better generalization per-formance as shown in Figure 7.\u2022 L1 Unstructured [54] L1 unstructured pruning is atechnique used in machine learning, to reduce the sizeof neural networks by eliminating less important con-nections. Each weight in the network is assigned a scorebased on its magnitude. This score reflects the importanceof the weight in the network\u2019s performance. In l1 pruning,this score is often the absolute value of the weight.A threshold is set, typically by selecting the top x% ofweights based on their magnitude scores. The thresholddetermines which weights will be pruned and which willbe retained.Weights that fall below the threshold are pruned, meaningthey are set to zero and effectively removed from thenetwork. This results in a sparser network architecturewith fewer connections.\u2022 Random Unstructured [55] Similar to l1 unstructuredpruning, random unstructured pruning is also a techniqueused in machine learning, to reduce the size of neuralnetworks by eliminating less important connections. Thedifference is the pruned weight are selected randomlyinstead of using l1 to decide the importance of theweights.2) Dynamic Quantization [30]:Dynamic quantization is anapproach aimed at optimizing the deployment of neural net-works by reducing the precision of the weights. Unlike tradi-tional quantization methods that apply a fixed quantization bit-width across all layers of the network, dynamic quantizationadapts the quantization bit-width for each layer individuallybased on its representation abilities and capacities. This isachieved through the use of a bit-width controller module,which employs a policy gradient-based training approach tolearn the optimal bit-width for each layer. By dynamicallyadjusting the quantization bit-width, dynamic quantization canstrike a balance between maintaining accuracy and reducingmemory size and computational costs.D. CIFAR-10 [56]CIFAR-10 is a dataset used for computer vision and ma-chine learning research, offering a rich resource for trainingand evaluating image classification algorithms. Comprising60,000 32x32 RGB color images across 10 distinct classes(Airplane, Automobile, Bird, Cat, Deer, Dog, Frog, Horse,Ship, and Truck), CIFAR-10 facilitates comprehensive explo-ration of diverse visual concepts. With each class containing6,000 images and a balanced distribution across the dataset,CIFAR-10 presents a well-structured foundation for model de-velopment. Its division into 50,000 training images and 10,000test images, further segmented into multiple batches, enablesstrict evaluation and benchmarking of algorithms. In terms ofcomputational requirements, CIFAR-10 generally requires lesscomputation compared to CIFAR-100 and ImageNet due to itssmaller image size and fewer classes which makes it suitablefor experiments with limited computational resources.E. Experiment SetupTwo types of experiments have been conducted, cloud-basedexperiments that focused on compressing the models and eval-uating the techniques and edge-based experiment experimentto evaluate the performance of one of the compressed models.--- Page 8 ---8Fig. 6. Automated PZIG Partition [53].Fig. 7. Search Direction in DHSPG [53].1) Cloud-based Experiment Setup: Google Colab Pro+was used to utilize GPU resources (NVIDIA A100 and V100Tensor Core GPUs), facilitating accelerated model trainingand evaluation and background execution. The integrationwith Google Drive reduced overheads associated with upload-ing and downloading model data to and from cloud. Theevaluation framework was designed to profile the originalmodel, compress it, profile the compressed model, and conductcomparison between the measurements before and after thecompression as shown in Figure 8.This profiling process involved measuring several key met-rics:\u2022 Accuracy: The classification accuracy achieved by themodel on the validation dataset.\u2022 Model Size: The size of the model in megabytes (MB).\u2022 Number of Parameters : The total count of trainableparameters in the model, measured in millions (M).\u2022 Number of MACs : The number of multiply-accumulateoperations performed during inference, measured in mil-lions (M).\u2022 Number of Non-Zero Parameters : The count of non-zero parameters in the model, essential for pruning-basedtechniques.2) Edge-based Experiment Setup: A compressed modelwas deployed on edge with CPU (11th Gen Intel(R) Core(TM)i7-1165G7 @ 2.80GHz 2.80 GHz), RAM (16GB), and laptopintegrated camera.2 samples from each of CIFAR-10 classes have been se-lected randomly from the internet, printed on A4 papers, andplaced in front of the camera to measure the accuracy and theinference time.--- Page 9 ---9Fig. 8. Compression Evaluation Framework.TABLE IOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT TINY, SMALL , BASE AND LARGE .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)Tiny Full 63.81 106.26 26.53 86.88 18.41Compressed 63.81 41.31 10.29 47.80 10.30Small Full 63.48 188.89 47.16 169.28 29.55Compressed 63.48 48.04 11.94 68.24 11.96Base Full 61.22 334.28 83.50 299.20 52.22Compressed 61.22 84.12 20.96 119.40 20.98Large Full 63.40 748.82 187.12 669.30 116.93Compressed 63.40 187.32 46.75 264.69 46.78IV. R UNNING THE EXPERIMENTS AND EXPERIMENTALRESULTSA. Cloud-Base Experimentsdifferent experiments have been conducted on cloud to eval-uate different compressing techniques and different versions ofConvNeXt model.1) Evaluate OTOV3 on Untrained Torch ConvNext Tiny,Small, Base, and Large: Untrained ConvNeXt tiny, small,base, and large have been imported from Torch and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and 200epochs were used for training and pruning. OTOV3 achievedhigh performance (Table I) with reducing the model size(61% for tiny and 75% for small, base, and large), numberof parameters (61% for tiny and 75% for small, base, andlarge), and MACs (45% for tiny and 60% for small, base,and large) as shown in Figure 9. Meanwhile OTOV3 wasable to increase both the full and compressed model accuracythrough the training and pruning without any accuracy dropafter pruning comparing to the full model.To investigate the effect of OTOV3 on the model archi-tecture, a comparison has been conducted between ConvNeXtsmall before and after compression. The Torch implementationof the model consist of many CNBlocks, each CNBlock con-sist of Conv2d, Permute, LayerNorm, Linear, GELU, Linear,and Permute layers. As shown in Figure 10, OTOV3 reducednumber of output features of the Linear layer (sequence 3)and the input features of the next Linear layer (sequence 5)and considering the big number of CNBlock in the modelarchitecture, the reduction in model size and number ofparameters after compression is justified as shown in TableII.2) Evaluate OTOV3 on Untrained ConvNext Small (Torchvs. TIMM): Two untrained ConvNeXt small have been im-ported, one from Torch and one from TIMM [57] and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and200 epochs were used for training and pruning. Although thecompression performance was same with size reduction (75%)but the accuracy after 200 epochs was less for Torch model(63%) comparing to TIMM model (73%) as shown in Figure11.To investigate the accuracy performance of OTOV3 withTorch and Timm ConvNeXt Small, a comparison has beenconducted between the two model architectures. The Torchmodel uses the CNBlock structure, which includes additionaloperations such as Permute and varying StochasticDepth prob-abilities. The TIMM model follows a simpler structure withConv2d and LayerNorm, lacking the additional complexitiesintroduced by CNBlock and associated operations in theTorch model as shown in Figure 12 which effects OTOV3performance regarding the accuracy.3) Evaluate OTOV3 on Fine-Tuned Torch ConvNext Small:A pre-trained ConvNeXt small have been imported from Torchand fine-tuned on CIFAR-10 with 100 epochs, the accuracyreached 89.5%. This fine-tuned ConvNeXt small will be usedfor the rest of cloud-base experiments. This model was usedto evaluate OTOV3, CIFAR-10 was used for training andevaluation, and 200 epochs were used for training and pruning.OTOV3 achieved high performance (Table III) 74% reductionin model size and number of parameters, 60% reduction inMACs, and 3.8% increase with accuracy as shown Figure13. The accuracy of the full model in (Table III) (92.86%)is different that the accuracy of the original model used inthe experiment (89.5%), that because OTOV3 trained the full--- Page 10 ---10Fig. 9. OTOV3 Compression Performance with ConvNeXt Tiny, Small, Base and Large.Fig. 10. Comparison Between ConvNeXt Small Full (Left) and Compressed (Right).Fig. 11. OTOV3 Comparison Between Torch and Timm ConvNeXt Small.model during the process which increased the model accuracy.4) Evaluate Unstructured Pruning: The Fine-tuned Con-vNext Small was used to evaluate Pytorch L1 UnstructuredPruning and Random Unstructured Pruning by using differentcombinations of weights pruning percentages for linear (.1 to.9) and convolutional (.1 to .9) layers. In both experiments,the accuracy and the number of non-zero parameters weredropping as the values of weights pruning percentages for bothlinear and convolutional amounts were increasing as shown inFigure 14 a and b. Although the accuracy dropped but themodel size, number of parameters, and MACs didn\u2019t changeas these techniques zero the weights instead of removing them.5) Evaluate Dynamic Quantization: The Fine-tuned Con-vNext Small was used to evaluate Pytorch dynamic quantiza-tion, 8-bit integer was used during the experiment and CIFAR-10 was used for evaluation. Dynamic quantization achievedhigh performance (Table IV) 71% reduction in model size,95% reduction with number of parameters and MACs, and0.1% drop with accuracy as shown in Figure 156) Evaluate Combination of OTOV3 and Dynamic Quan-tization: Two compression stages were evaluated together asone compression pipeline, OTOV3 and Dynamic Quantization.The compressed ConvNeXt small model that was produced inexperiment 4.1.3 (OTOV3) was furtherly compressed using--- Page 11 ---11Fig. 12. Comparison Between ConvNeXt Small TIMM (Left) and Torch (Right).Fig. 13. OTOV3 Compression Performance with ConvNeXt Small Tuned.Pytorch dynamic quantization using 8-bits integer (similar toexperiment 4.1.5). The pruned models using OTOV2 [58]had dependencies on Open Nural Network Exchange (ONNX)[59] which made it not applicable to be combined with othercompression technique like quantization. In OTOv3, there wasengineering changes produced the pruned model directly inPytorch format, which enhanced the flexibility to be combinedwith quantization as this experiment did [53].Pruning using OTOV3 and Quantization using Pytorchdynamic quantization achieved high performance (Table V)89.7% reduction in model size, 95% reduction with numberof parameters and MACs, and 3.8% increase with accuracy asshown in 16.B. Edge-Base ExperimentThe final compressed ConvNeXt Small model in experimentIV .A.6 (OTV3 and Dynamic Quantization) was deployed onedge and the printed samples used to measure the accuracyand inference time by placing them in front of the camera.The compressed model achieved 92.5% accuracy and 20msinference time. Figure 17 shows samples of the output.V. A NALYSIS OF EXPERIMENTAL RESULTSHere, the experimental results obtained from running aseries of experiments will be analyzed, the experiments aimedat evaluating various compression techniques applied to Con-vNeXt models. The experiments were designed to evaluate theperformance of techniques such as pruning and quantizationon different sizes of ConvNeXt models, with a focus on bothcloud-based compression experiments and edge-based deploy-ment experiment. The analysis will be conducted with respectto the work\u2019s aim of evaluating CNN compression techniquesthat assure appropriate performance (size and inference time)on edge devices and resource-constrained environments.A. OTOV3 Evaluation on Untrained ConvNeXt ModelsThe evaluation of OTOV3 on untrained ConvNeXt modelsdemonstrated its effectiveness in achieving substantial com-pression while increasing model accuracy for both full andcompressed models. Across varying sizes of ConvNeXt mod-els, OTOV3 consistently produced impressive reductions inmodel size, number of parameters, and MACs, highlighting itsability to prune redundant structures effectively. This suggests--- Page 12 ---12Fig. 14. Unstructured Pruning Performance with ConvMeXt Small.TABLE IICOMPARISON FOR NUMBER OF OUTPUT FEATURES AND INPUTFEATURES OF THE LINEAR LAYERS IN THE CNB LOCKS BEFORE ANDAFTER OTOV3 C OMPRESSION .Layer Index Input & Output FeaturesSequential CNBlock Full Model CompressedModel1 0 384 3841 1 384 3841 2 384 3843 0 768 7673 1 768 7043 2 768 7265 0 1536 2515 1 1536 3495 2 1536 2425 3 1536 3785 4 1536 2935 5 1536 3775 6 1536 3405 7 1536 4005 8 1536 3945 9 1536 4785 10 1536 4145 11 1536 4245 12 1536 4105 13 1536 3185 14 1536 4885 15 1536 4885 16 1536 4025 17 1536 2465 18 1536 4025 19 1536 4585 20 1536 3235 21 1536 4195 22 1536 4465 23 1536 4445 24 1536 4415 25 1536 4685 26 1536 10707 0 3072 2087 1 3072 2547 2 3072 262Fig. 15. Dynamic Quantization Compression Performance with ConvNeXtSmall Tuned.Fig. 16. OTOV3 and Dynamic Quantization Compression Performance withConvNeXt Small Tuned.--- Page 13 ---13TABLE IIIOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 92.86 188.89 47.16 169.28 29.80Compressed 92.86 50.03 12.44 67.41 12.46TABLE IVDYNAMIC QUANTIZATION COMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 89.53 188.89 47.16 169.28 47.17Compressed 89.40 54.21 2.15 7.27 2.17TABLE VOTOV3 AND DYNAMIC QUANTIZATION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy % Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number of NonZeroParameters (M)Full 89.53 188.89 47.16 169.28 47.17Phase 1 (OTOV3) 92.86 50.03 12.44 67.41 12.46Phase 2 (Dynamic Quantization) 92.93 19.39 2.15 7.27 2.17Fig. 17. Samples From the Compressed Model Output on Edge.that OTOV3 efficiently identifies and removes unnecessaryparameters from the models, leading to more streamlinedarchitectures without compromising predictive performance.However, an unexpected observation arose when comparingthe accuracy of the Torch implementation with that of theTIMM implementation of ConvNeXt Small. The Torch im-plementation exhibited lower accuracy compared to its TIMMcounterpart, indicating that OTOV3\u2019s performance regardingaccuracy may be influenced by the details of the modelarchitecture. This unexpected result suggests that differenttraining strategies or adjustments may be necessary to optimizeOTOV3\u2019s performance across various model implementations,emphasizing the importance of considering architectural dif-ferences when applying compression techniques like OTOV3.B. OTOV3 Evaluation on Fine-Tuned ConvNeXt ModelsWhen evaluating OTOV3\u2019s performance on a fine-tunedConvNeXt model, notable improvements in compression per-formance were observed, confirming its effectiveness in re-ducing model size, parameters, and MACs while marginallyenhancing accuracy. This outcome highlights the potential ofintegrating fine-tuning with structured pruning techniques toachieve even greater optimization of model performance. Thefine-tuned model displayed enhanced compression capabilitiescompared to untrained models, suggesting that pre-trainingcan significantly increase the effectiveness of compressiontechniques. This finding highlights the importance of lever-aging pre-existing knowledge within models to maximize thebenefits of compression, ultimately resulting in CNN modelswith higher performance.C. Unstructured Pruning TechniquesDuring the evaluation of l1 unstructured and random un-structured pruning techniques, expected trends were observedregarding accuracy and compression. As the pruning per-centages increased for both linear and convolutional layers,a corresponding decrease in accuracy was noted, while themodel size, parameters, and MACs remained unaltered. Thisoutcome aligns with the inherent nature of unstructured prun-ing, wherein weights are zeroed out but not entirely eliminated,resulting in sparse models without substantial reductions incomputational complexity. However, the lack of significantreductions in computational complexity may constrain their ef-fectiveness, particularly in resource-constrained environmentswhere efficient utilization of computational resources is essen-tial. This highlights the importance of considering the trade-offs between model compression and computational efficiencywhen selecting pruning techniques for deployment in real---- Page 14 ---14TABLE VIOTOV3 AND DYNAMIC QUANTIZATION REDUCTION NUMBERS WITH CONV NEXT SMALL TUNED .Technique AccuracyChange Size Reduction ParametersReductionMACsReductionOTOV3 3.75% 73.51% 73.62% 60.18%Dynamic Quantization -0.15% 71.30% 95.43% 95.71%OTOV3 and DynamicQuantization 3.80% 89.74% 95.43% 95.71%world applications, especially in edge computing scenarioswhere computational resources are limited.D. Dynamic QuantizationDynamic quantization emerged as a highly effective tech-nique for model compression, demonstrating remarkable re-ductions in model size, parameters, and, Your response: ```ADD_PAPER\n2409.02134v1\nThis paper comprehensively evaluates model compression techniques (structured/unstructured pruning and dynamic quantization) for ConvNeXt models on edge devices. Key experimental results show: 1) OTOv3 structured pruning achieves 75% reduction in model size/parameters while maintaining accuracy; 2) Dynamic quantization achieves 95% parameter reduction with minimal accuracy drop; 3) Combined OTOv3+quantization yields 89.7% size reduction and 95% MACs reduction while improving accuracy by 3.8%. The compressed model demonstrates practical edge deployment with 92.5% accuracy and 20ms inference time on a laptop CPU.\n```\n~~~~~~~~~~\nCurrent Step #8, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: Successfully added paper 2409.02134v1\nNotes: \nYour previous command was: ```ADD_PAPER\n2409.02134v1\nThis paper comprehensively evaluates model compression techniques (structured/unstructured pruning and dynamic quantization) for ConvNeXt models on edge devices. Key experimental results show: 1) OTOv3 structured pruning achieves 75% reduction in model size/parameters while maintaining accuracy; 2) Dynamic quantization achieves 95% parameter reduction with minimal accuracy drop; 3) Combined OTOv3+quantization yields 89.7% size reduction and 95% MACs reduction while improving accuracy by 3.8%. The compressed model demonstrates practical edge deployment with 92.5% accuracy and 20ms inference time on a laptop CPU.\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 10 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #7, Phase: literature review, Feedback: 3\n--- Page 1 ---1Edge AI: Evaluation of Model CompressionTechniques for Convolutional Neural NetworksSamer Francy, Member, IEEE,Raghubir Singh, Member, IEEEAbstract\u2014This work evaluates the compression techniqueson ConvNeXt models in image classification tasks using theCIFAR-10 dataset. Structured pruning, unstructured pruning,and dynamic quantization methods are evaluated to reduce modelsize and computational complexity while maintaining accuracy.The experiments, conducted on cloud-based platforms and edgedevice, assess the performance of these techniques. Results showsignificant reductions in model size, with up to 75% reduc-tion achieved using structured pruning techniques. Additionally,dynamic quantization achieves a reduction of up to 95% inthe number of parameters. Fine-tuned models exhibit improvedcompression performance, indicating the benefits of pre-trainingin conjunction with compression techniques. Unstructured prun-ing methods reveal trends in accuracy and compression, withlimited reductions in computational complexity. The combinationof OTOV3 pruning and dynamic quantization further enhancescompression performance, resulting 89.7% reduction in size, 95%reduction with number of parameters and MACs, and 3.8%increase with accuracy. The deployment of the final compressedmodel on edge device demonstrates high accuracy 92.5% and lowinference time 20 ms, validating the effectiveness of compressiontechniques for real-world edge computing applications.Index Terms\u2014edge AI, ConvNeXt, CNN, pruning, quantiza-tion, compression, OTO.I. I NTRODUCTIONEDGE devices such as Internet of Things (IoT) are becom-ing increasingly important and widely used in our dailylives and industrial facilities. IoT is a network of things thatempowered by sensors, identifiers, software intelligence, andinternet connectivity, it can be considered as the intersectionof the internet, things/objects (anything/everything), and data[1]. The number of these devices is expected to increase evenmore [2]. These devices have the potential to perform complexArtificial Intelligence (AI) tasks locally, without relying heav-ily on cloud infrastructure [3]. The rapid advancement of AIhas led to the development of complex deep learning modelsthat show high performance in different domains. DeployingAI models on edge devices has many advantages such as lowlatency, privacy and data security, bandwidth optimization, andreduced network dependence. Low latency is achieved due toreal-time processing by instant data analysis on edge withoutwaiting for remote server processing, this data analysis on theedge reduces transmitting data to the cloud which enhancessecurity against breaches, reduces the bandwidth consumption,and reduces network dependence.Samer Francy is with the Department of Computer Science, University ofBath, Bath, England (e-mail: samer.francy@bath.edu).Raghubir Singh is with the Department of Computer Science, Universityof Bath, Bath, England (e-mail: rs3022@bath.ac.uk).A. Overview of Edge AIEdge AI represents a paradigm shift in the way AI isimplemented in the context of the IoT. It capitalizes on thecapabilities of IoT devices, enhancing real-time processing,analytics, and decision-making directly at the edge of thenetwork. The IoT architecture, which is the foundation forEdge AI, typically involves three core layers [1]. The layersare perceptual layer, where data is collected from varioussensors and devices, network layer, where data is transmittedand routed through this layer, which is responsible for commu-nication between devices and cloud services, and applicationlayer, which processes and utilizes the data, providing insightsand enabling actions.B. Convolutional Neural Networks (CNNs)CNN models are subsets of Deep Neural Networks (DNN)models. CNN models are effective for image and video-relatedtasks due to their ability to learn relevant features from thedata by recognizing patterns, shapes, and structures in images,which is challenging for traditional machine learning models,that\u2019s why they are used for computer vision tasks such asimage classification, object detection, and image segmentation[4].1) CNN Architecture: In general CNN models consist ofbelow parts:\u2022 Input Image : Pixels form the binary basis of computerimages, while the human visual system operates throughneurons with receptive fields. Similarly, CNNs functionwithin their receptive areas, starting with simple patternsand advancing to more complex ones, making CNNs apromising tool for computer vision [4].\u2022 Convolutional Layer : A convolutional layer in a CNNuses a small filter (e.g., 3x3 or 5x5) that slides over theinput image. At each position, it multiplies its valueswith the overlapping image pixels and sums the results toproduce an output. This sliding operation helps identifylocal features like edges and colors, building a hierar-chical representation. The depth of the filter matches theinput image\u2019s channels (e.g., 3 for RGB images). Stackingmultiple filters allows the network to learn features atdifferent abstraction levels [4].\u2022 Pooling Layer : Pooling reduces the spatial size of fea-ture maps. This not only lowers computational demandsbut also helps in extracting position and orientation-independent features essential for training. Two com-mon pooling methods are maximum pooling and averagepooling. In maximum pooling, a small kernel (e.g., 2x2)arXiv:2409.02134v1  [cs.LG]  2 Sep 2024--- Page 2 ---2Fig. 1. Unbalanced Demand For Computation (Left) and Memory (Right) in AlexNet [5].selects the maximum value within its range and places itin the output. In average pooling, a similar-sized kernelcomputes the average value within its area for eachchannel, maintaining the same depth. Pooling simplifiescomputation and weight requirements, with maximumpooling being the most commonly used method [4].\u2022 Activation Function : The activation function, applies amathematical operation to the filter\u2019s output to concludethe output of the network. The common choice is the Rec-tified Linear Unit (ReLU). They fall into two categories,linear and non-linear activation functions [4].\u2022 Fully Connected Layer : It functions as a feed-forwardneural network (NN) typically situated at the network\u2019slower layers. It receives input from the output of the lastpooling or convolutional layer, which is flattened into aone-dimensional vector, enabling it to learn complex datarelationships [4].2) Computation and Memory Demands: In CNNs, unbal-ance exists in resource demands between the layers. Convolu-tional layers primarily serve as feature extractors and heavilydominate the computational workload. In the case of AlexNet,for instance, the convolutional layers account for just 2 millionweights but demand a substantial 1.33 Giga Operations PerSecond (GOPS) of computation. In contrast, fully connectedlayers function as classifiers, accumulating information forhigh-level decisions, and bear the weight of the network witharound 59 million parameters, yet they contribute significantlyless to computation, requiring only 0.12 GOPS. This obviouscontrast in resource allocation (Figure 1) highlights the unbal-anced demands between these two layers in CNNs [5].3) Key CNN Architectures:In 1989, the use of a NN archi-tecture with convolutional layers for recognizing handwrittendigits in the context of ZIP code recognition was introduced[6], That architecture consisted of input layer, 3 hidden layers,and output layer. Since then, CNN models have developed(Figure 2) and became much deeper.4) CNN on Edge: Deploying CNN models on edge hasa wide range of practical and industrial applications acrossvarious sectors. Here are some specific examples:\u2022 Surveillance and Security : It can perform real-time ob-ject detection and facial recognition for security monitor-ing, identifying intruders, and managing access control.Face identification was deployed using VGGFace [7].Video analysis was deployed using YOLOX [8]. Infraredand Visible Image Fusion for security systems was de-ployed using DenseNet [9]. Human action recognitionapplications were deployed using ResNet [10].\u2022 Manufacturing and Quality Control : It can inspectproducts on assembly lines for defects, ensuring qualitycontrol and minimizing errors. Real-time detection ofsteel strip surface defects was deployed using Faster R-CNN model [11].\u2022 Agriculture: Drones can monitor crops, detect pests,diseases, and nutrient deficiencies, enabling precisionagriculture. Identifying rice leaf diseases in natural en-vironments was deployed using GoogLeNet [12]. Pepperleaf disease identification was deployed using GoogLeNet[13]. Detection for insect pests was deployed on YOLOX[14].\u2022 Healthcare and Wearables : Wearable devices can con-tinuously monitor vital signs, detect anomalies, and evendiagnose certain health conditions. Medical diagnosis(Covid and Lung Disease Detection) was deployed usingVGG, MobileNet, and AlexNet [15]. Automatically diag-nose pneumonia and COVID-19 from chest X-ray imageswas deployed on DenseNet [16]. Medical applications(e.g., COVID-19 detection, cardiomegaly diagnosis, braintumor classification) were deployed using ResNet [10].\u2022 Energy Management: It can monitor energy usage, opti-mize consumption patterns, and identify areas for energyefficiency improvements. Wind Turbine Maintenance andfault diagnosis was deployed using AlexNet [17].\u2022 Environmental Monitoring : It can monitor air quality,pollution levels, and weather conditions, providing valu-able insights for urban planning. A smartphone app toperform fine-grained classification of animals in the wildwas deployed using AlexNet, GoogLeNet, and ResNet[18]. Identification of mosquito species was deployedusing AlexNet, DenseNet, Inception, ResNet, and VGG[19].--- Page 3 ---3Fig. 2. Evolution of Key CNN Architectures Over Time.\u2022 Logistics and Inventory Management : It can automatepackage sorting, inventory tracking, and warehouse man-agement. Mobile robot to map its surroundings while de-tecting objects and people was deployed using AlexNet,GoogLeNet, and ResNet [18].\u2022 Autonomous Vehicles : Vehicles can process real-timedata from cameras and sensors using CNNs, aiding inautonomous navigation and collision avoidance. Instanceobjects detection system for intelligent service robots wasdeployed using Alexnet [20]. Advanced driving assistancesystems (ADASs) and automated vehicles (A Vs) weredeployed using Faster R-CNN [21].Deploying CNNs on edge devices presents significant chal-lenges mainly due to the limited computational resources,constrained memory, and power consumption constraints in-herent to these devices. CNN models, known for their depthand complexity, often demand substantial computational powerand memory, which may exceed the capabilities of edgehardware. Hence, compressing the model before deploymentbecomes imperative. Model compression techniques aim toreduce the size of the CNN model while preserving its perfor-mance, thereby enabling efficient utilization of computationalresources and memory on edge devices. By compressingthe model, we can mitigate the challenges associated withdeploying CNNs on edge devices, ensuring that they caneffectively perform tasks such as real-time image processing,object detection, and classification within resource-constrainedenvironments.With the enormous number of compression techniques pro-posed for CNNs, the rapid evolution of CNN architectures hascreated a gap in the field. This dynamic shift in architecturedesign requires an evaluation of existing compression methods,particularly in light of the demand to make these advancedCNN models suitable for deployment on edge devices. AsCNN designs continue to advance, the challenge lies inadapting compression techniques to smoothly integrate withthese modern architectures. This evaluation (either for eachindividual techniques or combined with each other) becomesimportant, as it not only ensures the continued relevance ofcompression techniques but also addresses the urgent need tomake resource-intensive CNN models accessible and deploy-able on edge devices.This work aims to evaluate CNN compression techniquesthat assure appropriate performance on edge devices. In thesubsequent sections, this work reveals in a structured mannerto evaluate the compression techniques for CNN models.section 2 provides a detailed review of related work, offeringinsights into prior research and establishing a foundationalunderstanding of the topic. section 3 explains the methodologyemployed in conducting the experiments, describing the designand execution of the study. Following this, section 4 presentsthe experimental results and analyzes the findings to recognizetrends and implications. Section 5 critically evaluates the re-sults. Section 6 draws conclusions regarding the effectivenessand significance of the compression techniques. This organizedframework aims to comprehensively explore and contribute tothe field of model compression for efficient deployment inresource-constrained environments.II. R ELATED WORKWithin the context of edge AI, it is important to address thecritical need for model compression. The resource constrainednature of these devices requires more efficient AI modelsby minimizing memory and computational demands, ensur-ing faster inference speeds, and enhancing energy efficiency.Below will explore various model compression techniques andtheir implications for edge AI applications.A. PruningPruning is a key technique in DNN, aimed at enhancingefficiency and model generalization. It involves the removalof redundant components, such as parameters, neurons, filters,or entire layers, leading to several advantages. By reducingunnecessary parameters, it cuts down on storage require-ments, and important for models deployed on devices withlimited memory. Furthermore, it streamlines computational--- Page 4 ---4Fig. 3. Weight Pruning (a) and Neuron Pruning (b). x: input, w: weight. [22].complexity during inference, resulting in faster predictions andlower power consumption. Pruning also mitigates overfittingby simplifying the network. Various pruning techniques, likeweight pruning, neuron pruning, filter pruning, and layerpruning, offer different levels of granularity in componentremoval. Whether applied during or after training, pruningenables the creation of more compact and efficient CNNmodels tailored to specific needs, effectively balancing modelsize, computational efficiency, and accuracy. Weight pruningsets weight connections in the network to zero if they fallbelow a predefined threshold or are considered redundant.Neuron pruning focuses on removing entire neurons if they arefound to be redundant. Layer pruning allows for the removalof entire layers that are considered less important [22].1) Pruning For Fully Connected Layer: Fully connectedlayers are dense that makes the layer with high memorydemand. Pruning them effectively reduces the memory burdenand reduce size of the model.It involves selectively removing weight connections andneurons to reduce the model\u2019s complexity while preservingperformance. In a typical feed-forward NN, inputs are multi-plied by corresponding weights, and a linear sum is computedat each neuron, which is then transformed by an activationfunction. As shown in Figure 3, a network with 3 inputneurons, 2 hidden neurons, and 1 output neuron may havemultiple weight connections. Pruning can be applied to elim-inate specific weight connections or entire neurons. By doingso, the total number of weight connections can be significantlyreduced, leading to a more compact network. The concept ofpruning was first introduced by [6], who proposed removingweights based on their saliency, with small-magnitude weightshaving less impact on training error. The process involvesiterative retraining to regain accuracy, and the technique isknown as \u2019Optimal Brain Damage (OBD)\u2019 where the secondderivative of the objective function with respect to parametersis used to calculate the small saliency, facilitating informedpruning decisions. Since then, other pruning approaches havebeen introduced for fully connected layers [22].2) Pruning For Convolutional Layer: Each convolutionallayer typically consists of numerous filters that makes the layerwith high computational demand. Pruning these less significantfilters directly from the convolutional layer effectively reducesthe computational burden and speeds up the model. Inspired byearly pruning methods, new approaches have been introducedto be used to prune convolutional layers [22].Bayesian was used to decide what to prune and the level ofpruning, in this context involves employing scale mixtures ofnormals as priors for parameter weights in LeNet and VGG[23]. Differential evolution based layer-wise weight methodalongside three other pruning techniques (Naive Cut, Itera-tive Pruning, and Multi-Objective NN Pruning) was used toprune LeNet, AlexNet, and VGG16 [24]. Two fully connectedlayers are removed from the AlexNet architecture, and BatchNormalization (BN) is introduced to mitigate overfitting [20].Filters Similarity in Consecutive Layers (FSCL) for CNNs wasused to reduce the number of filters while preserving impor-tant filters, ultimately improving model efficiency for VGG,GoogLeNet, and ResNet [25]. Structured pruning throughsparsity-induced pruning was used to enhance the real-timeimplementation of the DEtection TRansformer (DETR) [26].Structured pruning was used to compress YOLOX, this processincluded sparse training to prune unimportant channels, withfine-tuning to recover accuracy [14]. Evolutionary approachto filter pruning involved sequential application of multiplepruners in a specific order to sparsify LeNet and VGG-19while maintaining model accuracy [27]. Multilayer networkswere used to represent and compress ResNets, it involvedcreating class networks, calculating arc weights, and forminga multilayer network. The overall degree of nodes in themultilayer network is used to select a subset of nodes forcompression, and convolutional layers are pruned [10]. Tooptimize the Fused-DenseNet-Tiny model for efficient detec-tion of COVID-19 and pneumonia in chest X-ray images,three steps were implemented including removing insignif-icant weights, discarding pruning casings, and applying acompression algorithm [16]. Deep Scalable Zerotree-based(DeepSZ) framework was used to address resource constraints--- Page 5 ---5by achieving significant compression for LeNet, AlexNet,and VGG while maintaining acceptable inference accuracy[28]. Compressing without retraining that was used withResNet, AlexNet, VGGNet and SqueezeNet. It focused onconvolutional and fully connected layers, while maintainingor improving classification accuracy [29].B. QuantizationQuantization plays an important role in addressing theresource-intensive nature of CNNs. By reducing the bit pre-cision of model parameters, quantization not only conservesmemory and energy but also enhances inference speed, makingit an essential technique for deploying CNNs in resource-constrained environments such as edge devices. Weight clus-tering takes quantization to a more advanced level by orga-nizing weights into clusters, where each cluster shares thesame weight value. This approach minimizes the need forfine-tuning individual weights and can lead to substantialreductions in memory and computational overhead [22].Single Level Quantization (SLQ) and Multiple Level Quan-tization (MLQ) technique were used to quantize AlexNet,VGG, GoogleNet, and ResNet to the deployment of thesemodels on resource-constrained mobile devices like mobilephones and drones [30].C. Low-Rank Decomposition/FactorizationIt is a compression technique used with feed-forward NNsand CNNs, to reduce the size of weight matrices whilepreserving model performance. Singular Value Decomposition(SVD) is a popular factorization scheme that decomposes aweight matrix A into three smaller matrices: U, S, and V T . Urepresents the left singular vectors, S is a diagonal matrix ofsingular values, and V T is the transpose of the right singularvectors. This factorization offers several advantages, such asreduced storage requirements, which is crucial for memory-constrained environments, and accelerated inference, espe-cially in CNNs, as smaller matrices can be convolved faster.Low-rank factorization can be applied to fully connected andconvolutional layers, making models more storage-efficientand faster without sacrificing performance. Careful selectionof the rank is essential for achieving a balance between sizereduction and model accuracy. Later, more approaches havebeen introduced [22].Tucker decomposition for weight tensors was used tooptimizes weight tensor dimensions of LeNet and ResNetmodels [31]. Low-rank decomposition was used as an efficientmethod for compressing AlexNet, VGG, and ResNet withoutthe need for fine-tuning to significantly reduce model sizeand computational complexity to make them more suitablefor resource-constrained mobile and embedded devices [32].Hardware-Aware Automatic Low-Rank Compression frame-work HALOC was used to compress ResNet, VGG andMobileNet, with the goal of efficiently exploring the structure-level redundancy in NNs by integrating principles from neuralarchitecture search (NAS) [33]. Automatically DifferentiableTensor Network (ADTN) method was used to significantlyreduce the number of parameters of fully connected NN,LeNet, and VGG while maintaining or enhancing the per-formance [34]. Joint Matrix Decomposition, specifically JointSVD (JSVD) was used to address the challenge of deployingResNet with numerous parameters on resource-constrainedplatforms. It included Right JSVD, Left JSVD, and BinaryJSVD algorithms [35]. Tensor Ring Networks (TR-Nets) wasused as a method to effectively factorize LeNet and ResNet,thereby reducing computational and memory requirements[36]. Tucker decomposition with rank selection and fine tuningwas used as a one-shot whole network compression schemefor deploying AlexNet, VGG, and GoogLeNet on mobiledevices while maintaining reasonable accuracy [37]. TensorDynamic Low-Rank Training (TDLRT) was used to createa training algorithm with VGG and AlexNet that maintainshigh model performance while significantly reducing memoryrequirements for convolutional layers [38].D. Knowledge Distillation (KD)It is a technique used to transfer the knowledge learnedby a larger, more complex model (the teacher model) to asmaller and lighter model (the student model). The primarygoal of KD is to enable the student model to benefit from thegeneralization capabilities of the teacher model while beingmore lightweight in terms of parameters and computations.This technique helps to recover the accuracy drop occurs dueto implementing other compression techniques.Knowledge transfer and distillation, initially introduced by[39], aimed to compress large ensemble models into smaller,faster counterparts with minimal performance loss. [40] ex-tended this concept by empirically demonstrating that theintricate knowledge within larger DNNs could be effectivelytransferred to smaller, shallower models, yielding comparableaccuracy. This involved training a large DNN and transfer-ring its knowledge to a shallower network while minimizingthe squared difference between the logits produced by thetwo models. These foundational ideas produced knowledgedistillation, a widely used technique for training efficientmodels by transferring knowledge from larger ones. Later,more approaches have been introduced [22].KD was used to improve the compression of LeNet andResNet models when fresh training data is scarce, primarilythrough the use of synthetic data generated by GenerativeAdversarial Networks (GANs) [41]. To fuse information frominfrared and visible images while reducing DenseNet complex-ity and improving inference speed. Insights from pre-trainedteacher models are transferred to the smaller student model[9]. KD was used to develop a lightweight mosquito speciesidentification model (EfficientNet) that balances efficiency andaccuracy through the compression [42].E. Mixed TechniquesDifferent compression techniques are often combined andused together to achieve more effective and comprehensivemodel compression. Each compression technique targets spe-cific aspects of the model, such as reducing model size,computation complexity, or memory footprint.--- Page 6 ---6In-Parallel Pruning-Quantization CLIP-Q method combinesnetwork pruning and weight quantization was used to com-press AlexNet, GoogLeNet, and ResNet [18]. Pruning andquantization were used to optimize the compression ofAlexNet and reduce the number of parameters significantlywhile maintaining accuracy to be implemented on Field-Programmable Gate Array (FPGA) [5]. Pruning, quantization,and Huffman encoding combined with adversarial trainingwere used to enhance the robustness and compression ofAlexNet while also addressing the model vulnerability toadversarial attacks [43]. Pruning and quantization were usedto compress VGG and ResNet for remote sensing imageclassification, balancing computational complexity constraintswhile preserving model accuracy [44]. Low-rank decompo-sition and quantization were used to compress ResNet andMobileNet, and reduce the computational complexity whilepreserving high performance [45]. Pruning, quantization, andchanging the model architecture were used to design a com-pact SqueezeNet with competitive accuracy while significantlyreducing the number of parameters [46]. Quantization andpruning were used to develop an effective model compressionframework for ResNet and MobileNet. The objective was tooptimize the allocation of compression ratios to minimizeperformance degradation while reducing model size [47]. Jointquantization and pruning were used to develop a post-trainingmodel size compression method that efficiently combines lossyand lossless compression techniques to reduce the size ofResNet, MobileNet, RegNet, MNasNet, and YOLOv5 withoutsacrificing accuracy [48].F . Other TechniquesDepthwise separable convolutions was used to improvesteel strip defect detection by creating a real-time and ef-ficient model while maintaining high accuracy using FasterR-CNN [11]. Deferential Evolution was used to develop anefficient and optimized AlexNet, VGG, and MobileNet forCovid and liver disease detection [15]. Genetic Algorithmwas used to reduce the storage space and inference timeof VGG, ResNet, AlexNet, and SqueezeNet models [49].Factorization (changing kernel size) was used to improvethe accuracy and computing efficiency of pepper leaf diseasedetection using GoogLeNet, specifically for the agriculturalindustry [13]. Flexible and Separable Convolution (FSConv)was used to reduce computational costs without compromisingthe accuracy of VGG, ResNet, Faster R-CNN and RetinaNet[50]. Efficient Layer Compression (ELC) was used to enhancethe computational efficiency of VGG, ResNet, and ConvNeXtwhile preserving their representation capabilities [51].III. D ESIGN OF THE EXPERIMENTSThe experiments aimed to evaluate various compressiontechniques, namely pruning and quantization, on differenttypes of ConvNext [52] model. The experiments includedtraining, fine-tuning, and evaluating of models using CIFAR-10 dataset. The setup involved conducting experiments bothon cloud-based platforms and on edge devices to evaluate theperformance of the compressed models.Fig. 4. Block modifications and resulted specifications. (a) is a ResNeXtblock; in (b) we create an inverted bottleneck block and in (c) the positionof the spatial depthwise conv layer is moved up [52].A. ConvNeXt [52]Is a modern CNN family produced as a journey of graduallymodernize a standard ResNet toward the design of a visionTransformer. The journey starts from a ResNet-50 model, intoa CNN architecture that mirrors some aspects of Transformers,particularly Swin Transformers. The roadmap:1) Training Techniques: Vision Transformer training pro-cedures were used to train ResNet-50 model, this includedextending the training to 300 epochs (90 epochs originally),using AdamW optimizer, and data augmentation techniques(Mixup, Cutmix, RandAugment, Random Erasing, and regu-larization schemes including Stochastic Depth).2) Macro Design: Number of blocks in each stage wasadjusted from (3, 4, 6, 3) to (3, 3, 9, 3) and the stem wasreplaced with a patchify layer implemented using a 4x4, stride4 convolutional layer (non-overlapping convolution).3) ResNeXt-ify: ResNeXt approach was adopted which isutilize grouped convolutions, where convolutional filters aredivided into groups, each handling a subset of input channels,a variation of grouped convolution known as depthwise convo-lution was adopted, and the network\u2019s width was expanded byincreasing the number of channels in the convolutional layers.4) Inverted Bottleneck: The hidden dimension of the MLPblock was changed to be four times wider than the inputdimension as shown in Figure 4 (a and b)5) Large Kernel Sizes: The position of the convolutionallayer is moved up and the kernel size was changed from (3x3)to (7x7) as shown in Figure 4 (a and c).B. Micro DesignReplacing ReLU with Gaussian Error Linear Unit (GELU),fewer normalization layers, Substituting Batch Normalization(BN) with Layer Normalization (LN), and introducing separatedownsampling layers as shown in Figure 5.C. Compression Techniques1) Pruning: Different pruning techniques have been usedincluding structured and unstructured techniques.\u2022 Only Train Once (OTO) [53]: OTO version 3 (OTOV3)is automated framework for structured pruning which in-volves removing entire structures or groups of parametersfrom a DNN. OTOv3 begins by analyzing the depen-dencies between the vertices of the target DNN. Thisanalysis involves identifying accessory, Shape-Dependent--- Page 7 ---7Fig. 5. Block designs for a ResNet, a Swin Transformer, and a ConvNeXt.Swin Transformer\u2019s block is more sophisticated due to the presence of multiplespecialized modules and two residual connections [52].(SD) joint, and unknown vertices that are adjacent andestablishing their interdependencies. The goal is to formnode groups based on these dependencies, laying thefoundation for identifying interdependent vertices duringstructured pruning.Using the information gathered from the dependencyanalysis, OTOv3 constructs a pruning dependency graph.This graph represents the interdependencies between ver-tices, with vertices in the same node group indicatingtheir interdependency during structured pruning. Thepruning dependency graph ensures the validity of theproduced subnetwork by preserving essential connectionsbetween vertices.OTOv3 partitions the trainable variables of the DNNinto Pruning Zero-Invariant Groups (PZIGs) based on thepruning dependency graph. PZIGs consist of pairwisetrainable variables grouped together, with each grouprepresenting a potential pruning structure. Node groupsadjacent to the DNN output and containing unknownvertices are excluded from forming PZIGs to preserveoutput shapes and ensure model robustness as shown inFigure 6.To jointly search for redundant pruning structures andtrain the remaining groups for optimal performance,OTOv3 employs the Dual Half-Space Projected Gradient(DHSPG) algorithm. DHSPG minimizes the objectivefunction while introducing a sparsity constraint to identifyredundant groups for removal. It employs saliency-drivenredundant identification and a hybrid training paradigmto control sparsity and achieve better generalization per-formance as shown in Figure 7.\u2022 L1 Unstructured [54] L1 unstructured pruning is atechnique used in machine learning, to reduce the sizeof neural networks by eliminating less important con-nections. Each weight in the network is assigned a scorebased on its magnitude. This score reflects the importanceof the weight in the network\u2019s performance. In l1 pruning,this score is often the absolute value of the weight.A threshold is set, typically by selecting the top x% ofweights based on their magnitude scores. The thresholddetermines which weights will be pruned and which willbe retained.Weights that fall below the threshold are pruned, meaningthey are set to zero and effectively removed from thenetwork. This results in a sparser network architecturewith fewer connections.\u2022 Random Unstructured [55] Similar to l1 unstructuredpruning, random unstructured pruning is also a techniqueused in machine learning, to reduce the size of neuralnetworks by eliminating less important connections. Thedifference is the pruned weight are selected randomlyinstead of using l1 to decide the importance of theweights.2) Dynamic Quantization [30]:Dynamic quantization is anapproach aimed at optimizing the deployment of neural net-works by reducing the precision of the weights. Unlike tradi-tional quantization methods that apply a fixed quantization bit-width across all layers of the network, dynamic quantizationadapts the quantization bit-width for each layer individuallybased on its representation abilities and capacities. This isachieved through the use of a bit-width controller module,which employs a policy gradient-based training approach tolearn the optimal bit-width for each layer. By dynamicallyadjusting the quantization bit-width, dynamic quantization canstrike a balance between maintaining accuracy and reducingmemory size and computational costs.D. CIFAR-10 [56]CIFAR-10 is a dataset used for computer vision and ma-chine learning research, offering a rich resource for trainingand evaluating image classification algorithms. Comprising60,000 32x32 RGB color images across 10 distinct classes(Airplane, Automobile, Bird, Cat, Deer, Dog, Frog, Horse,Ship, and Truck), CIFAR-10 facilitates comprehensive explo-ration of diverse visual concepts. With each class containing6,000 images and a balanced distribution across the dataset,CIFAR-10 presents a well-structured foundation for model de-velopment. Its division into 50,000 training images and 10,000test images, further segmented into multiple batches, enablesstrict evaluation and benchmarking of algorithms. In terms ofcomputational requirements, CIFAR-10 generally requires lesscomputation compared to CIFAR-100 and ImageNet due to itssmaller image size and fewer classes which makes it suitablefor experiments with limited computational resources.E. Experiment SetupTwo types of experiments have been conducted, cloud-basedexperiments that focused on compressing the models and eval-uating the techniques and edge-based experiment experimentto evaluate the performance of one of the compressed models.--- Page 8 ---8Fig. 6. Automated PZIG Partition [53].Fig. 7. Search Direction in DHSPG [53].1) Cloud-based Experiment Setup: Google Colab Pro+was used to utilize GPU resources (NVIDIA A100 and V100Tensor Core GPUs), facilitating accelerated model trainingand evaluation and background execution. The integrationwith Google Drive reduced overheads associated with upload-ing and downloading model data to and from cloud. Theevaluation framework was designed to profile the originalmodel, compress it, profile the compressed model, and conductcomparison between the measurements before and after thecompression as shown in Figure 8.This profiling process involved measuring several key met-rics:\u2022 Accuracy: The classification accuracy achieved by themodel on the validation dataset.\u2022 Model Size: The size of the model in megabytes (MB).\u2022 Number of Parameters : The total count of trainableparameters in the model, measured in millions (M).\u2022 Number of MACs : The number of multiply-accumulateoperations performed during inference, measured in mil-lions (M).\u2022 Number of Non-Zero Parameters : The count of non-zero parameters in the model, essential for pruning-basedtechniques.2) Edge-based Experiment Setup: A compressed modelwas deployed on edge with CPU (11th Gen Intel(R) Core(TM)i7-1165G7 @ 2.80GHz 2.80 GHz), RAM (16GB), and laptopintegrated camera.2 samples from each of CIFAR-10 classes have been se-lected randomly from the internet, printed on A4 papers, andplaced in front of the camera to measure the accuracy and theinference time.--- Page 9 ---9Fig. 8. Compression Evaluation Framework.TABLE IOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT TINY, SMALL , BASE AND LARGE .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)Tiny Full 63.81 106.26 26.53 86.88 18.41Compressed 63.81 41.31 10.29 47.80 10.30Small Full 63.48 188.89 47.16 169.28 29.55Compressed 63.48 48.04 11.94 68.24 11.96Base Full 61.22 334.28 83.50 299.20 52.22Compressed 61.22 84.12 20.96 119.40 20.98Large Full 63.40 748.82 187.12 669.30 116.93Compressed 63.40 187.32 46.75 264.69 46.78IV. R UNNING THE EXPERIMENTS AND EXPERIMENTALRESULTSA. Cloud-Base Experimentsdifferent experiments have been conducted on cloud to eval-uate different compressing techniques and different versions ofConvNeXt model.1) Evaluate OTOV3 on Untrained Torch ConvNext Tiny,Small, Base, and Large: Untrained ConvNeXt tiny, small,base, and large have been imported from Torch and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and 200epochs were used for training and pruning. OTOV3 achievedhigh performance (Table I) with reducing the model size(61% for tiny and 75% for small, base, and large), numberof parameters (61% for tiny and 75% for small, base, andlarge), and MACs (45% for tiny and 60% for small, base,and large) as shown in Figure 9. Meanwhile OTOV3 wasable to increase both the full and compressed model accuracythrough the training and pruning without any accuracy dropafter pruning comparing to the full model.To investigate the effect of OTOV3 on the model archi-tecture, a comparison has been conducted between ConvNeXtsmall before and after compression. The Torch implementationof the model consist of many CNBlocks, each CNBlock con-sist of Conv2d, Permute, LayerNorm, Linear, GELU, Linear,and Permute layers. As shown in Figure 10, OTOV3 reducednumber of output features of the Linear layer (sequence 3)and the input features of the next Linear layer (sequence 5)and considering the big number of CNBlock in the modelarchitecture, the reduction in model size and number ofparameters after compression is justified as shown in TableII.2) Evaluate OTOV3 on Untrained ConvNext Small (Torchvs. TIMM): Two untrained ConvNeXt small have been im-ported, one from Torch and one from TIMM [57] and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and200 epochs were used for training and pruning. Although thecompression performance was same with size reduction (75%)but the accuracy after 200 epochs was less for Torch model(63%) comparing to TIMM model (73%) as shown in Figure11.To investigate the accuracy performance of OTOV3 withTorch and Timm ConvNeXt Small, a comparison has beenconducted between the two model architectures. The Torchmodel uses the CNBlock structure, which includes additionaloperations such as Permute and varying StochasticDepth prob-abilities. The TIMM model follows a simpler structure withConv2d and LayerNorm, lacking the additional complexitiesintroduced by CNBlock and associated operations in theTorch model as shown in Figure 12 which effects OTOV3performance regarding the accuracy.3) Evaluate OTOV3 on Fine-Tuned Torch ConvNext Small:A pre-trained ConvNeXt small have been imported from Torchand fine-tuned on CIFAR-10 with 100 epochs, the accuracyreached 89.5%. This fine-tuned ConvNeXt small will be usedfor the rest of cloud-base experiments. This model was usedto evaluate OTOV3, CIFAR-10 was used for training andevaluation, and 200 epochs were used for training and pruning.OTOV3 achieved high performance (Table III) 74% reductionin model size and number of parameters, 60% reduction inMACs, and 3.8% increase with accuracy as shown Figure13. The accuracy of the full model in (Table III) (92.86%)is different that the accuracy of the original model used inthe experiment (89.5%), that because OTOV3 trained the full--- Page 10 ---10Fig. 9. OTOV3 Compression Performance with ConvNeXt Tiny, Small, Base and Large.Fig. 10. Comparison Between ConvNeXt Small Full (Left) and Compressed (Right).Fig. 11. OTOV3 Comparison Between Torch and Timm ConvNeXt Small.model during the process which increased the model accuracy.4) Evaluate Unstructured Pruning: The Fine-tuned Con-vNext Small was used to evaluate Pytorch L1 UnstructuredPruning and Random Unstructured Pruning by using differentcombinations of weights pruning percentages for linear (.1 to.9) and convolutional (.1 to .9) layers. In both experiments,the accuracy and the number of non-zero parameters weredropping as the values of weights pruning percentages for bothlinear and convolutional amounts were increasing as shown inFigure 14 a and b. Although the accuracy dropped but themodel size, number of parameters, and MACs didn\u2019t changeas these techniques zero the weights instead of removing them.5) Evaluate Dynamic Quantization: The Fine-tuned Con-vNext Small was used to evaluate Pytorch dynamic quantiza-tion, 8-bit integer was used during the experiment and CIFAR-10 was used for evaluation. Dynamic quantization achievedhigh performance (Table IV) 71% reduction in model size,95% reduction with number of parameters and MACs, and0.1% drop with accuracy as shown in Figure 156) Evaluate Combination of OTOV3 and Dynamic Quan-tization: Two compression stages were evaluated together asone compression pipeline, OTOV3 and Dynamic Quantization.The compressed ConvNeXt small model that was produced inexperiment 4.1.3 (OTOV3) was furtherly compressed using--- Page 11 ---11Fig. 12. Comparison Between ConvNeXt Small TIMM (Left) and Torch (Right).Fig. 13. OTOV3 Compression Performance with ConvNeXt Small Tuned.Pytorch dynamic quantization using 8-bits integer (similar toexperiment 4.1.5). The pruned models using OTOV2 [58]had dependencies on Open Nural Network Exchange (ONNX)[59] which made it not applicable to be combined with othercompression technique like quantization. In OTOv3, there wasengineering changes produced the pruned model directly inPytorch format, which enhanced the flexibility to be combinedwith quantization as this experiment did [53].Pruning using OTOV3 and Quantization using Pytorchdynamic quantization achieved high performance (Table V)89.7% reduction in model size, 95% reduction with numberof parameters and MACs, and 3.8% increase with accuracy asshown in 16.B. Edge-Base ExperimentThe final compressed ConvNeXt Small model in experimentIV .A.6 (OTV3 and Dynamic Quantization) was deployed onedge and the printed samples used to measure the accuracyand inference time by placing them in front of the camera.The compressed model achieved 92.5% accuracy and 20msinference time. Figure 17 shows samples of the output.V. A NALYSIS OF EXPERIMENTAL RESULTSHere, the experimental results obtained from running aseries of experiments will be analyzed, the experiments aimedat evaluating various compression techniques applied to Con-vNeXt models. The experiments were designed to evaluate theperformance of techniques such as pruning and quantizationon different sizes of ConvNeXt models, with a focus on bothcloud-based compression experiments and edge-based deploy-ment experiment. The analysis will be conducted with respectto the work\u2019s aim of evaluating CNN compression techniquesthat assure appropriate performance (size and inference time)on edge devices and resource-constrained environments.A. OTOV3 Evaluation on Untrained ConvNeXt ModelsThe evaluation of OTOV3 on untrained ConvNeXt modelsdemonstrated its effectiveness in achieving substantial com-pression while increasing model accuracy for both full andcompressed models. Across varying sizes of ConvNeXt mod-els, OTOV3 consistently produced impressive reductions inmodel size, number of parameters, and MACs, highlighting itsability to prune redundant structures effectively. This suggests--- Page 12 ---12Fig. 14. Unstructured Pruning Performance with ConvMeXt Small.TABLE IICOMPARISON FOR NUMBER OF OUTPUT FEATURES AND INPUTFEATURES OF THE LINEAR LAYERS IN THE CNB LOCKS BEFORE ANDAFTER OTOV3 C OMPRESSION .Layer Index Input & Output FeaturesSequential CNBlock Full Model CompressedModel1 0 384 3841 1 384 3841 2 384 3843 0 768 7673 1 768 7043 2 768 7265 0 1536 2515 1 1536 3495 2 1536 2425 3 1536 3785 4 1536 2935 5 1536 3775 6 1536 3405 7 1536 4005 8 1536 3945 9 1536 4785 10 1536 4145 11 1536 4245 12 1536 4105 13 1536 3185 14 1536 4885 15 1536 4885 16 1536 4025 17 1536 2465 18 1536 4025 19 1536 4585 20 1536 3235 21 1536 4195 22 1536 4465 23 1536 4445 24 1536 4415 25 1536 4685 26 1536 10707 0 3072 2087 1 3072 2547 2 3072 262Fig. 15. Dynamic Quantization Compression Performance with ConvNeXtSmall Tuned.Fig. 16. OTOV3 and Dynamic Quantization Compression Performance withConvNeXt Small Tuned.--- Page 13 ---13TABLE IIIOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 92.86 188.89 47.16 169.28 29.80Compressed 92.86 50.03 12.44 67.41 12.46TABLE IVDYNAMIC QUANTIZATION COMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 89.53 188.89 47.16 169.28 47.17Compressed 89.40 54.21 2.15 7.27 2.17TABLE VOTOV3 AND DYNAMIC QUANTIZATION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy % Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number of NonZeroParameters (M)Full 89.53 188.89 47.16 169.28 47.17Phase 1 (OTOV3) 92.86 50.03 12.44 67.41 12.46Phase 2 (Dynamic Quantization) 92.93 19.39 2.15 7.27 2.17Fig. 17. Samples From the Compressed Model Output on Edge.that OTOV3 efficiently identifies and removes unnecessaryparameters from the models, leading to more streamlinedarchitectures without compromising predictive performance.However, an unexpected observation arose when comparingthe accuracy of the Torch implementation with that of theTIMM implementation of ConvNeXt Small. The Torch im-plementation exhibited lower accuracy compared to its TIMMcounterpart, indicating that OTOV3\u2019s performance regardingaccuracy may be influenced by the details of the modelarchitecture. This unexpected result suggests that differenttraining strategies or adjustments may be necessary to optimizeOTOV3\u2019s performance across various model implementations,emphasizing the importance of considering architectural dif-ferences when applying compression techniques like OTOV3.B. OTOV3 Evaluation on Fine-Tuned ConvNeXt ModelsWhen evaluating OTOV3\u2019s performance on a fine-tunedConvNeXt model, notable improvements in compression per-formance were observed, confirming its effectiveness in re-ducing model size, parameters, and MACs while marginallyenhancing accuracy. This outcome highlights the potential ofintegrating fine-tuning with structured pruning techniques toachieve even greater optimization of model performance. Thefine-tuned model displayed enhanced compression capabilitiescompared to untrained models, suggesting that pre-trainingcan significantly increase the effectiveness of compressiontechniques. This finding highlights the importance of lever-aging pre-existing knowledge within models to maximize thebenefits of compression, ultimately resulting in CNN modelswith higher performance.C. Unstructured Pruning TechniquesDuring the evaluation of l1 unstructured and random un-structured pruning techniques, expected trends were observedregarding accuracy and compression. As the pruning per-centages increased for both linear and convolutional layers,a corresponding decrease in accuracy was noted, while themodel size, parameters, and MACs remained unaltered. Thisoutcome aligns with the inherent nature of unstructured prun-ing, wherein weights are zeroed out but not entirely eliminated,resulting in sparse models without substantial reductions incomputational complexity. However, the lack of significantreductions in computational complexity may constrain their ef-fectiveness, particularly in resource-constrained environmentswhere efficient utilization of computational resources is essen-tial. This highlights the importance of considering the trade-offs between model compression and computational efficiencywhen selecting pruning techniques for deployment in real---- Page 14 ---14TABLE VIOTOV3 AND DYNAMIC QUANTIZATION REDUCTION NUMBERS WITH CONV NEXT SMALL TUNED .Technique AccuracyChange Size Reduction ParametersReductionMACsReductionOTOV3 3.75% 73.51% 73.62% 60.18%Dynamic Quantization -0.15% 71.30% 95.43% 95.71%OTOV3 and DynamicQuantization 3.80% 89.74% 95.43% 95.71%world applications, especially in edge computing scenarioswhere computational resources are limited.D. Dynamic QuantizationDynamic quantization emerged as a highly effective tech-nique for model compression, demonstrating remarkable re-ductions in model size, parameters, and, Your response: ```ADD_PAPER\n2409.02134v1\nThis paper comprehensively evaluates model compression techniques (structured/unstructured pruning and dynamic quantization) for ConvNeXt models on edge devices. Key experimental results show: 1) OTOv3 structured pruning achieves 75% reduction in model size/parameters while maintaining accuracy; 2) Dynamic quantization achieves 95% parameter reduction with minimal accuracy drop; 3) Combined OTOv3+quantization yields 89.7% size reduction and 95% MACs reduction while improving accuracy by 3.8%. The compressed model demonstrates practical edge deployment with 92.5% accuracy and 20ms inference time on a laptop CPU.\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\n~~~~~~~~~~\nCurrent Step #9, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge AI real-time image classification optimization\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 11 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #7, Phase: literature review, Feedback: 3\n--- Page 1 ---1Edge AI: Evaluation of Model CompressionTechniques for Convolutional Neural NetworksSamer Francy, Member, IEEE,Raghubir Singh, Member, IEEEAbstract\u2014This work evaluates the compression techniqueson ConvNeXt models in image classification tasks using theCIFAR-10 dataset. Structured pruning, unstructured pruning,and dynamic quantization methods are evaluated to reduce modelsize and computational complexity while maintaining accuracy.The experiments, conducted on cloud-based platforms and edgedevice, assess the performance of these techniques. Results showsignificant reductions in model size, with up to 75% reduc-tion achieved using structured pruning techniques. Additionally,dynamic quantization achieves a reduction of up to 95% inthe number of parameters. Fine-tuned models exhibit improvedcompression performance, indicating the benefits of pre-trainingin conjunction with compression techniques. Unstructured prun-ing methods reveal trends in accuracy and compression, withlimited reductions in computational complexity. The combinationof OTOV3 pruning and dynamic quantization further enhancescompression performance, resulting 89.7% reduction in size, 95%reduction with number of parameters and MACs, and 3.8%increase with accuracy. The deployment of the final compressedmodel on edge device demonstrates high accuracy 92.5% and lowinference time 20 ms, validating the effectiveness of compressiontechniques for real-world edge computing applications.Index Terms\u2014edge AI, ConvNeXt, CNN, pruning, quantiza-tion, compression, OTO.I. I NTRODUCTIONEDGE devices such as Internet of Things (IoT) are becom-ing increasingly important and widely used in our dailylives and industrial facilities. IoT is a network of things thatempowered by sensors, identifiers, software intelligence, andinternet connectivity, it can be considered as the intersectionof the internet, things/objects (anything/everything), and data[1]. The number of these devices is expected to increase evenmore [2]. These devices have the potential to perform complexArtificial Intelligence (AI) tasks locally, without relying heav-ily on cloud infrastructure [3]. The rapid advancement of AIhas led to the development of complex deep learning modelsthat show high performance in different domains. DeployingAI models on edge devices has many advantages such as lowlatency, privacy and data security, bandwidth optimization, andreduced network dependence. Low latency is achieved due toreal-time processing by instant data analysis on edge withoutwaiting for remote server processing, this data analysis on theedge reduces transmitting data to the cloud which enhancessecurity against breaches, reduces the bandwidth consumption,and reduces network dependence.Samer Francy is with the Department of Computer Science, University ofBath, Bath, England (e-mail: samer.francy@bath.edu).Raghubir Singh is with the Department of Computer Science, Universityof Bath, Bath, England (e-mail: rs3022@bath.ac.uk).A. Overview of Edge AIEdge AI represents a paradigm shift in the way AI isimplemented in the context of the IoT. It capitalizes on thecapabilities of IoT devices, enhancing real-time processing,analytics, and decision-making directly at the edge of thenetwork. The IoT architecture, which is the foundation forEdge AI, typically involves three core layers [1]. The layersare perceptual layer, where data is collected from varioussensors and devices, network layer, where data is transmittedand routed through this layer, which is responsible for commu-nication between devices and cloud services, and applicationlayer, which processes and utilizes the data, providing insightsand enabling actions.B. Convolutional Neural Networks (CNNs)CNN models are subsets of Deep Neural Networks (DNN)models. CNN models are effective for image and video-relatedtasks due to their ability to learn relevant features from thedata by recognizing patterns, shapes, and structures in images,which is challenging for traditional machine learning models,that\u2019s why they are used for computer vision tasks such asimage classification, object detection, and image segmentation[4].1) CNN Architecture: In general CNN models consist ofbelow parts:\u2022 Input Image : Pixels form the binary basis of computerimages, while the human visual system operates throughneurons with receptive fields. Similarly, CNNs functionwithin their receptive areas, starting with simple patternsand advancing to more complex ones, making CNNs apromising tool for computer vision [4].\u2022 Convolutional Layer : A convolutional layer in a CNNuses a small filter (e.g., 3x3 or 5x5) that slides over theinput image. At each position, it multiplies its valueswith the overlapping image pixels and sums the results toproduce an output. This sliding operation helps identifylocal features like edges and colors, building a hierar-chical representation. The depth of the filter matches theinput image\u2019s channels (e.g., 3 for RGB images). Stackingmultiple filters allows the network to learn features atdifferent abstraction levels [4].\u2022 Pooling Layer : Pooling reduces the spatial size of fea-ture maps. This not only lowers computational demandsbut also helps in extracting position and orientation-independent features essential for training. Two com-mon pooling methods are maximum pooling and averagepooling. In maximum pooling, a small kernel (e.g., 2x2)arXiv:2409.02134v1  [cs.LG]  2 Sep 2024--- Page 2 ---2Fig. 1. Unbalanced Demand For Computation (Left) and Memory (Right) in AlexNet [5].selects the maximum value within its range and places itin the output. In average pooling, a similar-sized kernelcomputes the average value within its area for eachchannel, maintaining the same depth. Pooling simplifiescomputation and weight requirements, with maximumpooling being the most commonly used method [4].\u2022 Activation Function : The activation function, applies amathematical operation to the filter\u2019s output to concludethe output of the network. The common choice is the Rec-tified Linear Unit (ReLU). They fall into two categories,linear and non-linear activation functions [4].\u2022 Fully Connected Layer : It functions as a feed-forwardneural network (NN) typically situated at the network\u2019slower layers. It receives input from the output of the lastpooling or convolutional layer, which is flattened into aone-dimensional vector, enabling it to learn complex datarelationships [4].2) Computation and Memory Demands: In CNNs, unbal-ance exists in resource demands between the layers. Convolu-tional layers primarily serve as feature extractors and heavilydominate the computational workload. In the case of AlexNet,for instance, the convolutional layers account for just 2 millionweights but demand a substantial 1.33 Giga Operations PerSecond (GOPS) of computation. In contrast, fully connectedlayers function as classifiers, accumulating information forhigh-level decisions, and bear the weight of the network witharound 59 million parameters, yet they contribute significantlyless to computation, requiring only 0.12 GOPS. This obviouscontrast in resource allocation (Figure 1) highlights the unbal-anced demands between these two layers in CNNs [5].3) Key CNN Architectures:In 1989, the use of a NN archi-tecture with convolutional layers for recognizing handwrittendigits in the context of ZIP code recognition was introduced[6], That architecture consisted of input layer, 3 hidden layers,and output layer. Since then, CNN models have developed(Figure 2) and became much deeper.4) CNN on Edge: Deploying CNN models on edge hasa wide range of practical and industrial applications acrossvarious sectors. Here are some specific examples:\u2022 Surveillance and Security : It can perform real-time ob-ject detection and facial recognition for security monitor-ing, identifying intruders, and managing access control.Face identification was deployed using VGGFace [7].Video analysis was deployed using YOLOX [8]. Infraredand Visible Image Fusion for security systems was de-ployed using DenseNet [9]. Human action recognitionapplications were deployed using ResNet [10].\u2022 Manufacturing and Quality Control : It can inspectproducts on assembly lines for defects, ensuring qualitycontrol and minimizing errors. Real-time detection ofsteel strip surface defects was deployed using Faster R-CNN model [11].\u2022 Agriculture: Drones can monitor crops, detect pests,diseases, and nutrient deficiencies, enabling precisionagriculture. Identifying rice leaf diseases in natural en-vironments was deployed using GoogLeNet [12]. Pepperleaf disease identification was deployed using GoogLeNet[13]. Detection for insect pests was deployed on YOLOX[14].\u2022 Healthcare and Wearables : Wearable devices can con-tinuously monitor vital signs, detect anomalies, and evendiagnose certain health conditions. Medical diagnosis(Covid and Lung Disease Detection) was deployed usingVGG, MobileNet, and AlexNet [15]. Automatically diag-nose pneumonia and COVID-19 from chest X-ray imageswas deployed on DenseNet [16]. Medical applications(e.g., COVID-19 detection, cardiomegaly diagnosis, braintumor classification) were deployed using ResNet [10].\u2022 Energy Management: It can monitor energy usage, opti-mize consumption patterns, and identify areas for energyefficiency improvements. Wind Turbine Maintenance andfault diagnosis was deployed using AlexNet [17].\u2022 Environmental Monitoring : It can monitor air quality,pollution levels, and weather conditions, providing valu-able insights for urban planning. A smartphone app toperform fine-grained classification of animals in the wildwas deployed using AlexNet, GoogLeNet, and ResNet[18]. Identification of mosquito species was deployedusing AlexNet, DenseNet, Inception, ResNet, and VGG[19].--- Page 3 ---3Fig. 2. Evolution of Key CNN Architectures Over Time.\u2022 Logistics and Inventory Management : It can automatepackage sorting, inventory tracking, and warehouse man-agement. Mobile robot to map its surroundings while de-tecting objects and people was deployed using AlexNet,GoogLeNet, and ResNet [18].\u2022 Autonomous Vehicles : Vehicles can process real-timedata from cameras and sensors using CNNs, aiding inautonomous navigation and collision avoidance. Instanceobjects detection system for intelligent service robots wasdeployed using Alexnet [20]. Advanced driving assistancesystems (ADASs) and automated vehicles (A Vs) weredeployed using Faster R-CNN [21].Deploying CNNs on edge devices presents significant chal-lenges mainly due to the limited computational resources,constrained memory, and power consumption constraints in-herent to these devices. CNN models, known for their depthand complexity, often demand substantial computational powerand memory, which may exceed the capabilities of edgehardware. Hence, compressing the model before deploymentbecomes imperative. Model compression techniques aim toreduce the size of the CNN model while preserving its perfor-mance, thereby enabling efficient utilization of computationalresources and memory on edge devices. By compressingthe model, we can mitigate the challenges associated withdeploying CNNs on edge devices, ensuring that they caneffectively perform tasks such as real-time image processing,object detection, and classification within resource-constrainedenvironments.With the enormous number of compression techniques pro-posed for CNNs, the rapid evolution of CNN architectures hascreated a gap in the field. This dynamic shift in architecturedesign requires an evaluation of existing compression methods,particularly in light of the demand to make these advancedCNN models suitable for deployment on edge devices. AsCNN designs continue to advance, the challenge lies inadapting compression techniques to smoothly integrate withthese modern architectures. This evaluation (either for eachindividual techniques or combined with each other) becomesimportant, as it not only ensures the continued relevance ofcompression techniques but also addresses the urgent need tomake resource-intensive CNN models accessible and deploy-able on edge devices.This work aims to evaluate CNN compression techniquesthat assure appropriate performance on edge devices. In thesubsequent sections, this work reveals in a structured mannerto evaluate the compression techniques for CNN models.section 2 provides a detailed review of related work, offeringinsights into prior research and establishing a foundationalunderstanding of the topic. section 3 explains the methodologyemployed in conducting the experiments, describing the designand execution of the study. Following this, section 4 presentsthe experimental results and analyzes the findings to recognizetrends and implications. Section 5 critically evaluates the re-sults. Section 6 draws conclusions regarding the effectivenessand significance of the compression techniques. This organizedframework aims to comprehensively explore and contribute tothe field of model compression for efficient deployment inresource-constrained environments.II. R ELATED WORKWithin the context of edge AI, it is important to address thecritical need for model compression. The resource constrainednature of these devices requires more efficient AI modelsby minimizing memory and computational demands, ensur-ing faster inference speeds, and enhancing energy efficiency.Below will explore various model compression techniques andtheir implications for edge AI applications.A. PruningPruning is a key technique in DNN, aimed at enhancingefficiency and model generalization. It involves the removalof redundant components, such as parameters, neurons, filters,or entire layers, leading to several advantages. By reducingunnecessary parameters, it cuts down on storage require-ments, and important for models deployed on devices withlimited memory. Furthermore, it streamlines computational--- Page 4 ---4Fig. 3. Weight Pruning (a) and Neuron Pruning (b). x: input, w: weight. [22].complexity during inference, resulting in faster predictions andlower power consumption. Pruning also mitigates overfittingby simplifying the network. Various pruning techniques, likeweight pruning, neuron pruning, filter pruning, and layerpruning, offer different levels of granularity in componentremoval. Whether applied during or after training, pruningenables the creation of more compact and efficient CNNmodels tailored to specific needs, effectively balancing modelsize, computational efficiency, and accuracy. Weight pruningsets weight connections in the network to zero if they fallbelow a predefined threshold or are considered redundant.Neuron pruning focuses on removing entire neurons if they arefound to be redundant. Layer pruning allows for the removalof entire layers that are considered less important [22].1) Pruning For Fully Connected Layer: Fully connectedlayers are dense that makes the layer with high memorydemand. Pruning them effectively reduces the memory burdenand reduce size of the model.It involves selectively removing weight connections andneurons to reduce the model\u2019s complexity while preservingperformance. In a typical feed-forward NN, inputs are multi-plied by corresponding weights, and a linear sum is computedat each neuron, which is then transformed by an activationfunction. As shown in Figure 3, a network with 3 inputneurons, 2 hidden neurons, and 1 output neuron may havemultiple weight connections. Pruning can be applied to elim-inate specific weight connections or entire neurons. By doingso, the total number of weight connections can be significantlyreduced, leading to a more compact network. The concept ofpruning was first introduced by [6], who proposed removingweights based on their saliency, with small-magnitude weightshaving less impact on training error. The process involvesiterative retraining to regain accuracy, and the technique isknown as \u2019Optimal Brain Damage (OBD)\u2019 where the secondderivative of the objective function with respect to parametersis used to calculate the small saliency, facilitating informedpruning decisions. Since then, other pruning approaches havebeen introduced for fully connected layers [22].2) Pruning For Convolutional Layer: Each convolutionallayer typically consists of numerous filters that makes the layerwith high computational demand. Pruning these less significantfilters directly from the convolutional layer effectively reducesthe computational burden and speeds up the model. Inspired byearly pruning methods, new approaches have been introducedto be used to prune convolutional layers [22].Bayesian was used to decide what to prune and the level ofpruning, in this context involves employing scale mixtures ofnormals as priors for parameter weights in LeNet and VGG[23]. Differential evolution based layer-wise weight methodalongside three other pruning techniques (Naive Cut, Itera-tive Pruning, and Multi-Objective NN Pruning) was used toprune LeNet, AlexNet, and VGG16 [24]. Two fully connectedlayers are removed from the AlexNet architecture, and BatchNormalization (BN) is introduced to mitigate overfitting [20].Filters Similarity in Consecutive Layers (FSCL) for CNNs wasused to reduce the number of filters while preserving impor-tant filters, ultimately improving model efficiency for VGG,GoogLeNet, and ResNet [25]. Structured pruning throughsparsity-induced pruning was used to enhance the real-timeimplementation of the DEtection TRansformer (DETR) [26].Structured pruning was used to compress YOLOX, this processincluded sparse training to prune unimportant channels, withfine-tuning to recover accuracy [14]. Evolutionary approachto filter pruning involved sequential application of multiplepruners in a specific order to sparsify LeNet and VGG-19while maintaining model accuracy [27]. Multilayer networkswere used to represent and compress ResNets, it involvedcreating class networks, calculating arc weights, and forminga multilayer network. The overall degree of nodes in themultilayer network is used to select a subset of nodes forcompression, and convolutional layers are pruned [10]. Tooptimize the Fused-DenseNet-Tiny model for efficient detec-tion of COVID-19 and pneumonia in chest X-ray images,three steps were implemented including removing insignif-icant weights, discarding pruning casings, and applying acompression algorithm [16]. Deep Scalable Zerotree-based(DeepSZ) framework was used to address resource constraints--- Page 5 ---5by achieving significant compression for LeNet, AlexNet,and VGG while maintaining acceptable inference accuracy[28]. Compressing without retraining that was used withResNet, AlexNet, VGGNet and SqueezeNet. It focused onconvolutional and fully connected layers, while maintainingor improving classification accuracy [29].B. QuantizationQuantization plays an important role in addressing theresource-intensive nature of CNNs. By reducing the bit pre-cision of model parameters, quantization not only conservesmemory and energy but also enhances inference speed, makingit an essential technique for deploying CNNs in resource-constrained environments such as edge devices. Weight clus-tering takes quantization to a more advanced level by orga-nizing weights into clusters, where each cluster shares thesame weight value. This approach minimizes the need forfine-tuning individual weights and can lead to substantialreductions in memory and computational overhead [22].Single Level Quantization (SLQ) and Multiple Level Quan-tization (MLQ) technique were used to quantize AlexNet,VGG, GoogleNet, and ResNet to the deployment of thesemodels on resource-constrained mobile devices like mobilephones and drones [30].C. Low-Rank Decomposition/FactorizationIt is a compression technique used with feed-forward NNsand CNNs, to reduce the size of weight matrices whilepreserving model performance. Singular Value Decomposition(SVD) is a popular factorization scheme that decomposes aweight matrix A into three smaller matrices: U, S, and V T . Urepresents the left singular vectors, S is a diagonal matrix ofsingular values, and V T is the transpose of the right singularvectors. This factorization offers several advantages, such asreduced storage requirements, which is crucial for memory-constrained environments, and accelerated inference, espe-cially in CNNs, as smaller matrices can be convolved faster.Low-rank factorization can be applied to fully connected andconvolutional layers, making models more storage-efficientand faster without sacrificing performance. Careful selectionof the rank is essential for achieving a balance between sizereduction and model accuracy. Later, more approaches havebeen introduced [22].Tucker decomposition for weight tensors was used tooptimizes weight tensor dimensions of LeNet and ResNetmodels [31]. Low-rank decomposition was used as an efficientmethod for compressing AlexNet, VGG, and ResNet withoutthe need for fine-tuning to significantly reduce model sizeand computational complexity to make them more suitablefor resource-constrained mobile and embedded devices [32].Hardware-Aware Automatic Low-Rank Compression frame-work HALOC was used to compress ResNet, VGG andMobileNet, with the goal of efficiently exploring the structure-level redundancy in NNs by integrating principles from neuralarchitecture search (NAS) [33]. Automatically DifferentiableTensor Network (ADTN) method was used to significantlyreduce the number of parameters of fully connected NN,LeNet, and VGG while maintaining or enhancing the per-formance [34]. Joint Matrix Decomposition, specifically JointSVD (JSVD) was used to address the challenge of deployingResNet with numerous parameters on resource-constrainedplatforms. It included Right JSVD, Left JSVD, and BinaryJSVD algorithms [35]. Tensor Ring Networks (TR-Nets) wasused as a method to effectively factorize LeNet and ResNet,thereby reducing computational and memory requirements[36]. Tucker decomposition with rank selection and fine tuningwas used as a one-shot whole network compression schemefor deploying AlexNet, VGG, and GoogLeNet on mobiledevices while maintaining reasonable accuracy [37]. TensorDynamic Low-Rank Training (TDLRT) was used to createa training algorithm with VGG and AlexNet that maintainshigh model performance while significantly reducing memoryrequirements for convolutional layers [38].D. Knowledge Distillation (KD)It is a technique used to transfer the knowledge learnedby a larger, more complex model (the teacher model) to asmaller and lighter model (the student model). The primarygoal of KD is to enable the student model to benefit from thegeneralization capabilities of the teacher model while beingmore lightweight in terms of parameters and computations.This technique helps to recover the accuracy drop occurs dueto implementing other compression techniques.Knowledge transfer and distillation, initially introduced by[39], aimed to compress large ensemble models into smaller,faster counterparts with minimal performance loss. [40] ex-tended this concept by empirically demonstrating that theintricate knowledge within larger DNNs could be effectivelytransferred to smaller, shallower models, yielding comparableaccuracy. This involved training a large DNN and transfer-ring its knowledge to a shallower network while minimizingthe squared difference between the logits produced by thetwo models. These foundational ideas produced knowledgedistillation, a widely used technique for training efficientmodels by transferring knowledge from larger ones. Later,more approaches have been introduced [22].KD was used to improve the compression of LeNet andResNet models when fresh training data is scarce, primarilythrough the use of synthetic data generated by GenerativeAdversarial Networks (GANs) [41]. To fuse information frominfrared and visible images while reducing DenseNet complex-ity and improving inference speed. Insights from pre-trainedteacher models are transferred to the smaller student model[9]. KD was used to develop a lightweight mosquito speciesidentification model (EfficientNet) that balances efficiency andaccuracy through the compression [42].E. Mixed TechniquesDifferent compression techniques are often combined andused together to achieve more effective and comprehensivemodel compression. Each compression technique targets spe-cific aspects of the model, such as reducing model size,computation complexity, or memory footprint.--- Page 6 ---6In-Parallel Pruning-Quantization CLIP-Q method combinesnetwork pruning and weight quantization was used to com-press AlexNet, GoogLeNet, and ResNet [18]. Pruning andquantization were used to optimize the compression ofAlexNet and reduce the number of parameters significantlywhile maintaining accuracy to be implemented on Field-Programmable Gate Array (FPGA) [5]. Pruning, quantization,and Huffman encoding combined with adversarial trainingwere used to enhance the robustness and compression ofAlexNet while also addressing the model vulnerability toadversarial attacks [43]. Pruning and quantization were usedto compress VGG and ResNet for remote sensing imageclassification, balancing computational complexity constraintswhile preserving model accuracy [44]. Low-rank decompo-sition and quantization were used to compress ResNet andMobileNet, and reduce the computational complexity whilepreserving high performance [45]. Pruning, quantization, andchanging the model architecture were used to design a com-pact SqueezeNet with competitive accuracy while significantlyreducing the number of parameters [46]. Quantization andpruning were used to develop an effective model compressionframework for ResNet and MobileNet. The objective was tooptimize the allocation of compression ratios to minimizeperformance degradation while reducing model size [47]. Jointquantization and pruning were used to develop a post-trainingmodel size compression method that efficiently combines lossyand lossless compression techniques to reduce the size ofResNet, MobileNet, RegNet, MNasNet, and YOLOv5 withoutsacrificing accuracy [48].F . Other TechniquesDepthwise separable convolutions was used to improvesteel strip defect detection by creating a real-time and ef-ficient model while maintaining high accuracy using FasterR-CNN [11]. Deferential Evolution was used to develop anefficient and optimized AlexNet, VGG, and MobileNet forCovid and liver disease detection [15]. Genetic Algorithmwas used to reduce the storage space and inference timeof VGG, ResNet, AlexNet, and SqueezeNet models [49].Factorization (changing kernel size) was used to improvethe accuracy and computing efficiency of pepper leaf diseasedetection using GoogLeNet, specifically for the agriculturalindustry [13]. Flexible and Separable Convolution (FSConv)was used to reduce computational costs without compromisingthe accuracy of VGG, ResNet, Faster R-CNN and RetinaNet[50]. Efficient Layer Compression (ELC) was used to enhancethe computational efficiency of VGG, ResNet, and ConvNeXtwhile preserving their representation capabilities [51].III. D ESIGN OF THE EXPERIMENTSThe experiments aimed to evaluate various compressiontechniques, namely pruning and quantization, on differenttypes of ConvNext [52] model. The experiments includedtraining, fine-tuning, and evaluating of models using CIFAR-10 dataset. The setup involved conducting experiments bothon cloud-based platforms and on edge devices to evaluate theperformance of the compressed models.Fig. 4. Block modifications and resulted specifications. (a) is a ResNeXtblock; in (b) we create an inverted bottleneck block and in (c) the positionof the spatial depthwise conv layer is moved up [52].A. ConvNeXt [52]Is a modern CNN family produced as a journey of graduallymodernize a standard ResNet toward the design of a visionTransformer. The journey starts from a ResNet-50 model, intoa CNN architecture that mirrors some aspects of Transformers,particularly Swin Transformers. The roadmap:1) Training Techniques: Vision Transformer training pro-cedures were used to train ResNet-50 model, this includedextending the training to 300 epochs (90 epochs originally),using AdamW optimizer, and data augmentation techniques(Mixup, Cutmix, RandAugment, Random Erasing, and regu-larization schemes including Stochastic Depth).2) Macro Design: Number of blocks in each stage wasadjusted from (3, 4, 6, 3) to (3, 3, 9, 3) and the stem wasreplaced with a patchify layer implemented using a 4x4, stride4 convolutional layer (non-overlapping convolution).3) ResNeXt-ify: ResNeXt approach was adopted which isutilize grouped convolutions, where convolutional filters aredivided into groups, each handling a subset of input channels,a variation of grouped convolution known as depthwise convo-lution was adopted, and the network\u2019s width was expanded byincreasing the number of channels in the convolutional layers.4) Inverted Bottleneck: The hidden dimension of the MLPblock was changed to be four times wider than the inputdimension as shown in Figure 4 (a and b)5) Large Kernel Sizes: The position of the convolutionallayer is moved up and the kernel size was changed from (3x3)to (7x7) as shown in Figure 4 (a and c).B. Micro DesignReplacing ReLU with Gaussian Error Linear Unit (GELU),fewer normalization layers, Substituting Batch Normalization(BN) with Layer Normalization (LN), and introducing separatedownsampling layers as shown in Figure 5.C. Compression Techniques1) Pruning: Different pruning techniques have been usedincluding structured and unstructured techniques.\u2022 Only Train Once (OTO) [53]: OTO version 3 (OTOV3)is automated framework for structured pruning which in-volves removing entire structures or groups of parametersfrom a DNN. OTOv3 begins by analyzing the depen-dencies between the vertices of the target DNN. Thisanalysis involves identifying accessory, Shape-Dependent--- Page 7 ---7Fig. 5. Block designs for a ResNet, a Swin Transformer, and a ConvNeXt.Swin Transformer\u2019s block is more sophisticated due to the presence of multiplespecialized modules and two residual connections [52].(SD) joint, and unknown vertices that are adjacent andestablishing their interdependencies. The goal is to formnode groups based on these dependencies, laying thefoundation for identifying interdependent vertices duringstructured pruning.Using the information gathered from the dependencyanalysis, OTOv3 constructs a pruning dependency graph.This graph represents the interdependencies between ver-tices, with vertices in the same node group indicatingtheir interdependency during structured pruning. Thepruning dependency graph ensures the validity of theproduced subnetwork by preserving essential connectionsbetween vertices.OTOv3 partitions the trainable variables of the DNNinto Pruning Zero-Invariant Groups (PZIGs) based on thepruning dependency graph. PZIGs consist of pairwisetrainable variables grouped together, with each grouprepresenting a potential pruning structure. Node groupsadjacent to the DNN output and containing unknownvertices are excluded from forming PZIGs to preserveoutput shapes and ensure model robustness as shown inFigure 6.To jointly search for redundant pruning structures andtrain the remaining groups for optimal performance,OTOv3 employs the Dual Half-Space Projected Gradient(DHSPG) algorithm. DHSPG minimizes the objectivefunction while introducing a sparsity constraint to identifyredundant groups for removal. It employs saliency-drivenredundant identification and a hybrid training paradigmto control sparsity and achieve better generalization per-formance as shown in Figure 7.\u2022 L1 Unstructured [54] L1 unstructured pruning is atechnique used in machine learning, to reduce the sizeof neural networks by eliminating less important con-nections. Each weight in the network is assigned a scorebased on its magnitude. This score reflects the importanceof the weight in the network\u2019s performance. In l1 pruning,this score is often the absolute value of the weight.A threshold is set, typically by selecting the top x% ofweights based on their magnitude scores. The thresholddetermines which weights will be pruned and which willbe retained.Weights that fall below the threshold are pruned, meaningthey are set to zero and effectively removed from thenetwork. This results in a sparser network architecturewith fewer connections.\u2022 Random Unstructured [55] Similar to l1 unstructuredpruning, random unstructured pruning is also a techniqueused in machine learning, to reduce the size of neuralnetworks by eliminating less important connections. Thedifference is the pruned weight are selected randomlyinstead of using l1 to decide the importance of theweights.2) Dynamic Quantization [30]:Dynamic quantization is anapproach aimed at optimizing the deployment of neural net-works by reducing the precision of the weights. Unlike tradi-tional quantization methods that apply a fixed quantization bit-width across all layers of the network, dynamic quantizationadapts the quantization bit-width for each layer individuallybased on its representation abilities and capacities. This isachieved through the use of a bit-width controller module,which employs a policy gradient-based training approach tolearn the optimal bit-width for each layer. By dynamicallyadjusting the quantization bit-width, dynamic quantization canstrike a balance between maintaining accuracy and reducingmemory size and computational costs.D. CIFAR-10 [56]CIFAR-10 is a dataset used for computer vision and ma-chine learning research, offering a rich resource for trainingand evaluating image classification algorithms. Comprising60,000 32x32 RGB color images across 10 distinct classes(Airplane, Automobile, Bird, Cat, Deer, Dog, Frog, Horse,Ship, and Truck), CIFAR-10 facilitates comprehensive explo-ration of diverse visual concepts. With each class containing6,000 images and a balanced distribution across the dataset,CIFAR-10 presents a well-structured foundation for model de-velopment. Its division into 50,000 training images and 10,000test images, further segmented into multiple batches, enablesstrict evaluation and benchmarking of algorithms. In terms ofcomputational requirements, CIFAR-10 generally requires lesscomputation compared to CIFAR-100 and ImageNet due to itssmaller image size and fewer classes which makes it suitablefor experiments with limited computational resources.E. Experiment SetupTwo types of experiments have been conducted, cloud-basedexperiments that focused on compressing the models and eval-uating the techniques and edge-based experiment experimentto evaluate the performance of one of the compressed models.--- Page 8 ---8Fig. 6. Automated PZIG Partition [53].Fig. 7. Search Direction in DHSPG [53].1) Cloud-based Experiment Setup: Google Colab Pro+was used to utilize GPU resources (NVIDIA A100 and V100Tensor Core GPUs), facilitating accelerated model trainingand evaluation and background execution. The integrationwith Google Drive reduced overheads associated with upload-ing and downloading model data to and from cloud. Theevaluation framework was designed to profile the originalmodel, compress it, profile the compressed model, and conductcomparison between the measurements before and after thecompression as shown in Figure 8.This profiling process involved measuring several key met-rics:\u2022 Accuracy: The classification accuracy achieved by themodel on the validation dataset.\u2022 Model Size: The size of the model in megabytes (MB).\u2022 Number of Parameters : The total count of trainableparameters in the model, measured in millions (M).\u2022 Number of MACs : The number of multiply-accumulateoperations performed during inference, measured in mil-lions (M).\u2022 Number of Non-Zero Parameters : The count of non-zero parameters in the model, essential for pruning-basedtechniques.2) Edge-based Experiment Setup: A compressed modelwas deployed on edge with CPU (11th Gen Intel(R) Core(TM)i7-1165G7 @ 2.80GHz 2.80 GHz), RAM (16GB), and laptopintegrated camera.2 samples from each of CIFAR-10 classes have been se-lected randomly from the internet, printed on A4 papers, andplaced in front of the camera to measure the accuracy and theinference time.--- Page 9 ---9Fig. 8. Compression Evaluation Framework.TABLE IOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT TINY, SMALL , BASE AND LARGE .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)Tiny Full 63.81 106.26 26.53 86.88 18.41Compressed 63.81 41.31 10.29 47.80 10.30Small Full 63.48 188.89 47.16 169.28 29.55Compressed 63.48 48.04 11.94 68.24 11.96Base Full 61.22 334.28 83.50 299.20 52.22Compressed 61.22 84.12 20.96 119.40 20.98Large Full 63.40 748.82 187.12 669.30 116.93Compressed 63.40 187.32 46.75 264.69 46.78IV. R UNNING THE EXPERIMENTS AND EXPERIMENTALRESULTSA. Cloud-Base Experimentsdifferent experiments have been conducted on cloud to eval-uate different compressing techniques and different versions ofConvNeXt model.1) Evaluate OTOV3 on Untrained Torch ConvNext Tiny,Small, Base, and Large: Untrained ConvNeXt tiny, small,base, and large have been imported from Torch and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and 200epochs were used for training and pruning. OTOV3 achievedhigh performance (Table I) with reducing the model size(61% for tiny and 75% for small, base, and large), numberof parameters (61% for tiny and 75% for small, base, andlarge), and MACs (45% for tiny and 60% for small, base,and large) as shown in Figure 9. Meanwhile OTOV3 wasable to increase both the full and compressed model accuracythrough the training and pruning without any accuracy dropafter pruning comparing to the full model.To investigate the effect of OTOV3 on the model archi-tecture, a comparison has been conducted between ConvNeXtsmall before and after compression. The Torch implementationof the model consist of many CNBlocks, each CNBlock con-sist of Conv2d, Permute, LayerNorm, Linear, GELU, Linear,and Permute layers. As shown in Figure 10, OTOV3 reducednumber of output features of the Linear layer (sequence 3)and the input features of the next Linear layer (sequence 5)and considering the big number of CNBlock in the modelarchitecture, the reduction in model size and number ofparameters after compression is justified as shown in TableII.2) Evaluate OTOV3 on Untrained ConvNext Small (Torchvs. TIMM): Two untrained ConvNeXt small have been im-ported, one from Torch and one from TIMM [57] and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and200 epochs were used for training and pruning. Although thecompression performance was same with size reduction (75%)but the accuracy after 200 epochs was less for Torch model(63%) comparing to TIMM model (73%) as shown in Figure11.To investigate the accuracy performance of OTOV3 withTorch and Timm ConvNeXt Small, a comparison has beenconducted between the two model architectures. The Torchmodel uses the CNBlock structure, which includes additionaloperations such as Permute and varying StochasticDepth prob-abilities. The TIMM model follows a simpler structure withConv2d and LayerNorm, lacking the additional complexitiesintroduced by CNBlock and associated operations in theTorch model as shown in Figure 12 which effects OTOV3performance regarding the accuracy.3) Evaluate OTOV3 on Fine-Tuned Torch ConvNext Small:A pre-trained ConvNeXt small have been imported from Torchand fine-tuned on CIFAR-10 with 100 epochs, the accuracyreached 89.5%. This fine-tuned ConvNeXt small will be usedfor the rest of cloud-base experiments. This model was usedto evaluate OTOV3, CIFAR-10 was used for training andevaluation, and 200 epochs were used for training and pruning.OTOV3 achieved high performance (Table III) 74% reductionin model size and number of parameters, 60% reduction inMACs, and 3.8% increase with accuracy as shown Figure13. The accuracy of the full model in (Table III) (92.86%)is different that the accuracy of the original model used inthe experiment (89.5%), that because OTOV3 trained the full--- Page 10 ---10Fig. 9. OTOV3 Compression Performance with ConvNeXt Tiny, Small, Base and Large.Fig. 10. Comparison Between ConvNeXt Small Full (Left) and Compressed (Right).Fig. 11. OTOV3 Comparison Between Torch and Timm ConvNeXt Small.model during the process which increased the model accuracy.4) Evaluate Unstructured Pruning: The Fine-tuned Con-vNext Small was used to evaluate Pytorch L1 UnstructuredPruning and Random Unstructured Pruning by using differentcombinations of weights pruning percentages for linear (.1 to.9) and convolutional (.1 to .9) layers. In both experiments,the accuracy and the number of non-zero parameters weredropping as the values of weights pruning percentages for bothlinear and convolutional amounts were increasing as shown inFigure 14 a and b. Although the accuracy dropped but themodel size, number of parameters, and MACs didn\u2019t changeas these techniques zero the weights instead of removing them.5) Evaluate Dynamic Quantization: The Fine-tuned Con-vNext Small was used to evaluate Pytorch dynamic quantiza-tion, 8-bit integer was used during the experiment and CIFAR-10 was used for evaluation. Dynamic quantization achievedhigh performance (Table IV) 71% reduction in model size,95% reduction with number of parameters and MACs, and0.1% drop with accuracy as shown in Figure 156) Evaluate Combination of OTOV3 and Dynamic Quan-tization: Two compression stages were evaluated together asone compression pipeline, OTOV3 and Dynamic Quantization.The compressed ConvNeXt small model that was produced inexperiment 4.1.3 (OTOV3) was furtherly compressed using--- Page 11 ---11Fig. 12. Comparison Between ConvNeXt Small TIMM (Left) and Torch (Right).Fig. 13. OTOV3 Compression Performance with ConvNeXt Small Tuned.Pytorch dynamic quantization using 8-bits integer (similar toexperiment 4.1.5). The pruned models using OTOV2 [58]had dependencies on Open Nural Network Exchange (ONNX)[59] which made it not applicable to be combined with othercompression technique like quantization. In OTOv3, there wasengineering changes produced the pruned model directly inPytorch format, which enhanced the flexibility to be combinedwith quantization as this experiment did [53].Pruning using OTOV3 and Quantization using Pytorchdynamic quantization achieved high performance (Table V)89.7% reduction in model size, 95% reduction with numberof parameters and MACs, and 3.8% increase with accuracy asshown in 16.B. Edge-Base ExperimentThe final compressed ConvNeXt Small model in experimentIV .A.6 (OTV3 and Dynamic Quantization) was deployed onedge and the printed samples used to measure the accuracyand inference time by placing them in front of the camera.The compressed model achieved 92.5% accuracy and 20msinference time. Figure 17 shows samples of the output.V. A NALYSIS OF EXPERIMENTAL RESULTSHere, the experimental results obtained from running aseries of experiments will be analyzed, the experiments aimedat evaluating various compression techniques applied to Con-vNeXt models. The experiments were designed to evaluate theperformance of techniques such as pruning and quantizationon different sizes of ConvNeXt models, with a focus on bothcloud-based compression experiments and edge-based deploy-ment experiment. The analysis will be conducted with respectto the work\u2019s aim of evaluating CNN compression techniquesthat assure appropriate performance (size and inference time)on edge devices and resource-constrained environments.A. OTOV3 Evaluation on Untrained ConvNeXt ModelsThe evaluation of OTOV3 on untrained ConvNeXt modelsdemonstrated its effectiveness in achieving substantial com-pression while increasing model accuracy for both full andcompressed models. Across varying sizes of ConvNeXt mod-els, OTOV3 consistently produced impressive reductions inmodel size, number of parameters, and MACs, highlighting itsability to prune redundant structures effectively. This suggests--- Page 12 ---12Fig. 14. Unstructured Pruning Performance with ConvMeXt Small.TABLE IICOMPARISON FOR NUMBER OF OUTPUT FEATURES AND INPUTFEATURES OF THE LINEAR LAYERS IN THE CNB LOCKS BEFORE ANDAFTER OTOV3 C OMPRESSION .Layer Index Input & Output FeaturesSequential CNBlock Full Model CompressedModel1 0 384 3841 1 384 3841 2 384 3843 0 768 7673 1 768 7043 2 768 7265 0 1536 2515 1 1536 3495 2 1536 2425 3 1536 3785 4 1536 2935 5 1536 3775 6 1536 3405 7 1536 4005 8 1536 3945 9 1536 4785 10 1536 4145 11 1536 4245 12 1536 4105 13 1536 3185 14 1536 4885 15 1536 4885 16 1536 4025 17 1536 2465 18 1536 4025 19 1536 4585 20 1536 3235 21 1536 4195 22 1536 4465 23 1536 4445 24 1536 4415 25 1536 4685 26 1536 10707 0 3072 2087 1 3072 2547 2 3072 262Fig. 15. Dynamic Quantization Compression Performance with ConvNeXtSmall Tuned.Fig. 16. OTOV3 and Dynamic Quantization Compression Performance withConvNeXt Small Tuned.--- Page 13 ---13TABLE IIIOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 92.86 188.89 47.16 169.28 29.80Compressed 92.86 50.03 12.44 67.41 12.46TABLE IVDYNAMIC QUANTIZATION COMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 89.53 188.89 47.16 169.28 47.17Compressed 89.40 54.21 2.15 7.27 2.17TABLE VOTOV3 AND DYNAMIC QUANTIZATION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy % Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number of NonZeroParameters (M)Full 89.53 188.89 47.16 169.28 47.17Phase 1 (OTOV3) 92.86 50.03 12.44 67.41 12.46Phase 2 (Dynamic Quantization) 92.93 19.39 2.15 7.27 2.17Fig. 17. Samples From the Compressed Model Output on Edge.that OTOV3 efficiently identifies and removes unnecessaryparameters from the models, leading to more streamlinedarchitectures without compromising predictive performance.However, an unexpected observation arose when comparingthe accuracy of the Torch implementation with that of theTIMM implementation of ConvNeXt Small. The Torch im-plementation exhibited lower accuracy compared to its TIMMcounterpart, indicating that OTOV3\u2019s performance regardingaccuracy may be influenced by the details of the modelarchitecture. This unexpected result suggests that differenttraining strategies or adjustments may be necessary to optimizeOTOV3\u2019s performance across various model implementations,emphasizing the importance of considering architectural dif-ferences when applying compression techniques like OTOV3.B. OTOV3 Evaluation on Fine-Tuned ConvNeXt ModelsWhen evaluating OTOV3\u2019s performance on a fine-tunedConvNeXt model, notable improvements in compression per-formance were observed, confirming its effectiveness in re-ducing model size, parameters, and MACs while marginallyenhancing accuracy. This outcome highlights the potential ofintegrating fine-tuning with structured pruning techniques toachieve even greater optimization of model performance. Thefine-tuned model displayed enhanced compression capabilitiescompared to untrained models, suggesting that pre-trainingcan significantly increase the effectiveness of compressiontechniques. This finding highlights the importance of lever-aging pre-existing knowledge within models to maximize thebenefits of compression, ultimately resulting in CNN modelswith higher performance.C. Unstructured Pruning TechniquesDuring the evaluation of l1 unstructured and random un-structured pruning techniques, expected trends were observedregarding accuracy and compression. As the pruning per-centages increased for both linear and convolutional layers,a corresponding decrease in accuracy was noted, while themodel size, parameters, and MACs remained unaltered. Thisoutcome aligns with the inherent nature of unstructured prun-ing, wherein weights are zeroed out but not entirely eliminated,resulting in sparse models without substantial reductions incomputational complexity. However, the lack of significantreductions in computational complexity may constrain their ef-fectiveness, particularly in resource-constrained environmentswhere efficient utilization of computational resources is essen-tial. This highlights the importance of considering the trade-offs between model compression and computational efficiencywhen selecting pruning techniques for deployment in real---- Page 14 ---14TABLE VIOTOV3 AND DYNAMIC QUANTIZATION REDUCTION NUMBERS WITH CONV NEXT SMALL TUNED .Technique AccuracyChange Size Reduction ParametersReductionMACsReductionOTOV3 3.75% 73.51% 73.62% 60.18%Dynamic Quantization -0.15% 71.30% 95.43% 95.71%OTOV3 and DynamicQuantization 3.80% 89.74% 95.43% 95.71%world applications, especially in edge computing scenarioswhere computational resources are limited.D. Dynamic QuantizationDynamic quantization emerged as a highly effective tech-nique for model compression, demonstrating remarkable re-ductions in model size, parameters, and, Your response: ```ADD_PAPER\n2409.02134v1\nThis paper comprehensively evaluates model compression techniques (structured/unstructured pruning and dynamic quantization) for ConvNeXt models on edge devices. Key experimental results show: 1) OTOv3 structured pruning achieves 75% reduction in model size/parameters while maintaining accuracy; 2) Dynamic quantization achieves 95% parameter reduction with minimal accuracy drop; 3) Combined OTOv3+quantization yields 89.7% size reduction and 95% MACs reduction while improving accuracy by 3.8%. The compressed model demonstrates practical edge deployment with 92.5% accuracy and 20ms inference time on a laptop CPU.\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\n~~~~~~~~~~\nCurrent Step #10, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---Edge AI-Enabled Chicken Health Detection Based on EnhancedFCOS-Lite and Knowledge DistillationQiang TongaResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAaCorresponding AuthorJinrui WangSchool of Computer ScienceBeijing University ofPosts and TelecommunicationsBeijing, CHINAWenshuang YangSchool of Electrical andElectronic EngineeringNanyang Technological UniversitySINGAPORESongtao WuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAWenqi ZhangResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAChen SunResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAKuanhong XuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAAbstract: Edge-AI based AIoT technology in modern poultry management has shown significant advantages forreal-world scenarios, optimizing farming operations while reducing resource requirements. To address the chal-lenge of developing a highly accurate edge-AI enabled detector that can be deployed within memory-constrainedenvironments, such as a highly resource-constrained edge-AI enabled CMOS sensor, this study innovatively de-velops an improved FCOS-Lite detector as a real-time, compact edge-AI enabled detector designed to identifychickens and assess their health status using an edge-AI enabled CMOS sensor. The proposed FCOS-Lite detectorleverages MobileNet as the backbone to achieve a compact model size. To mitigate the issue of reduced accuracyin compact edge-AI detectors without incurring additional inference costs, we propose a gradient weighting lossfunction for classification and introduce a CIOU loss function for localization. Additionally, a knowledge distilla-tion scheme is employed to transfer critical information from a larger teacher detector to the FCOS-Lite detector,enhancing performance while preserving a compact model size. Experimental results demonstrate the proposeddetector achieves a mean average precision (mAP) of 95.1 % and an F1-score of 94.2 %, outperforming otherstate-of-the-art detectors. The detector operates efficiently at over 20 FPS on the edge-AI enabled CMOS sensor,facilitated by int8 quantization. These results confirm that the proposed innovative approach leveraging edge-AItechnology achieves high performance and efficiency in a memory-constrained environment, meeting the practicaldemands of automated poultry health monitoring, offering low power consumption and minimal bandwidth costs.Key\u2013Words:AIoT, Edge-AI enabled CMOS sensor, Chicken healthy status detection, FCOS-Lite, Knowledge dis-tillation *1 IntroductionTraditional approaches to chicken poultry welfaremanagement are plagued by high labor costs and inef-*The updated version of this manuscript has been publishedin Computers and Electronics in Agriculture (2024), V olume226, Article 109432. DOI: https://doi.org/10.1016/j.compag.2024.109432.ficient resource management such as power consump-tion [1]. Monitoring poultry health is especially chal-lenging, as continuous, efficient, and precise inspec-tion by human workers is unfeasible for the thou-sands to millions of birds typically found on a poul-try ranch. Recently, AIoT (AI and IoT) technologieshave emerged as promising solutions to these chal-lenges [2, 3]. AIoT can facilitate efficient resourcearXiv:2407.09562v3  [cs.CV]  5 Nov 2024--- Page 2 ---control, significantly reduce the workload of humanworkers, and enhance overall farming efficiency byautomating [4] and optimizing poultry health moni-toring [5\u20137]Edge computing, a key component of AIoT, hasrevolutionized practical applications by integratingnetwork, computing, storage, and application capabil-ities into compact devices. Unlike high-performancecomputing equipment or cloud servers, edge comput-ing devices are designed for low power consumptionand minimal bandwidth usage while delivering ser-vices closest to the data source. This makes edgedevices ideal for real-world scenarios that demandportability and efficiency. In this study, we utilizean edge AI-enabled CMOS sensor\u2014IMX500 [8] asour edge device. Unlike other GPU-based edge de-vices used in poultry farming [9], the CMOS sensoroffers end users a highly cost-effective and simpli-fied deployment solution, thanks to its significantlylower power consumption and compact size. How-ever, the limited memory space (8MB) of the CMOSsensor poses significant challenges in developing anedge-AI detector that remains compact yet performswell in practical AIoT applications. Therefore, theobjective of this study is to develop a real-time, com-pact edge-AI model that delivers strong performancewhile operating with minimal computing power on ahighly resource-constrained yet cost-efficient edge-AIenabled CMOS sensor. This approach aims to au-tomate chicken health status detection by leveragingedge-AI technology in a novel way, addressing prac-tical challenges and meeting real-world demands.In the past years, with the advancement of deeplearning-based object detection technologies, signif-icant progress has been made in identifying the sta-tus of poultry. For instance, Yi Shi et al. [10] pro-posed a lightweight YOLOv3-based detection net-work tailored for chicken recognition and monitor-ing. Similarly, Zhuang et al. [11] proposed an im-proved SSD (Single Shot MultiBox Detector) modelto detect and classify healthy and sick chickens in realtime, which is a good example of utilizing object de-tection networks for real-time detecting chickens andrecognizing their healthy statuses. Liu et al. [12] de-signed and implemented a compact removal systemdesigned for detecting and removing deceased chick-ens within poultry houses, leveraging the YOLOv4network. Moreover, the authors in [13, 14] expandedthe system\u2019s application to chicken houses with cagedchickens, utilizing the networks based on YOLOv3and YOLOv5 respectively, to distinguish betweenhealthy and sick chickens. Furthermore, the authors in[15] proposed a defencing algorithm based on U-Netto mitigate the effects of cage fences, thereby enhanc-ing the accuracy of chicken detection using YOLOv5.Additionally, authors in [16, 17] introduced chickendetection methods based on U-Net to address chal-lenges in crowded scenes and to identify chicken be-haviors, respectively. These researches show the capa-bility of object detection techniques in poultry healthmonitoring. However, the methods mentioned abovehave not primarily focused on developing edge-AI en-abled detectors, thereby restricting their applicabilityto large machines with GPUs such as PC, server, orNvidia Jetson Xavier-type machines. This constraintseverely impedes the utilization of lightweight edgedevices with low power consumption and minimalbandwidth usage in practical AIoT scenarios.Several lightweight YOLO-based AI models,nano-level model and frameworks have been devel-oped to address practical usage issues. For instance,in [18], the authors proposed an accurate methodfor chicken flock detection using the lightweightYOLOv7-tiny model. In [19], Knowledge Distilla-tion (KD) techniques were employed to enhance theperformance of the small YOLOv5s model for sheepface recognition, using the larger YOLOv5x model asthe teacher detector. This approach effectively im-proves the performance of the compact model with-out increasing its size and inference costs. Addition-ally, in [20], a compact YOLO-Spot model was in-troduced for weed detection, leveraging edge comput-ing devices. Moreover, in [21], authors presented theRTFD algorithm, based on PicoDet-S, for lightweightdetection of fruits such as tomatoes and strawberrieson edge CPU computing devices. Although the afore-mentioned methods offer lightweight solutions, theystill struggle to achieve a good balance between accu-racy and compact model size due to their reliance onanchor boxes or overly reduced model sizes. In con-trast, FCOS [22] stands out by delivering high accu-racy, particularly in detecting objects of varying sizesand shapes, owing to its elimination of anchor boxes,simplified design, reduced need for extensive hyper-parameter tuning, and the use of decoupled detectionheads. Additionally, the architecture of FCOS allowsfor adjustment of backbone to accommodate variousmodel sizes, making the creation of an edge-AI ver-sion of FCOS a promising endeavor. Furthermore,our preliminary experiments and numerous existingstudies have shown that FCOS with different ResNetbackbones perform well in knowledge distillation, in-dicating that enhancing the performance of an edge-AI version of FCOS through knowledge distillation isalso highly promising. While model pruning is effec-tive in reducing model size for edge deployment, asdemonstrated in [23], overly aggressive pruning of alarge, accurate model to fit edge-AI constraints cansignificantly degrade accuracy if not carefully man-aged. Therefore, we select knowledge distillation as--- Page 3 ---Figure 1: Schematic of the edge-AI enabled detector. During the training phase, the compact FCOS-Lite detector,acting as the student model, is improved through knowledge distillation and tailored detection loss functions, thenfollowing compression for inference, the refined student model is deployed on the edge-AI enabled CMOS sensor.our technical approach to create an edge-AI enableddetector with good performance.The key contributions in this study, regarding ourproposed edge-AI enabled detector, are summarizedas follows:\u2022 We introduce a FCOS-Lite detector that utilizesMobileNet as the backbone and integrates mod-ified neck and head components, resulting in alightweight and compact model size suitable foredge-AI processing.\u2022 We propose a gradient weighting loss functionand introduce CIOU loss function as the clas-sification loss and localization loss respectively,aiming to enhance the accuracy of the proposededge-AI enabled FCOS-Lite detector. Espe-cially, the gradient weighting loss automaticallyassigns lower weights to easy samples and \u201cout-lier\u201d samples, redirecting focus to other samplesand thereby improving classification accuracy.\u2022 We propose a knowledge distillation schemeto transfer valuable information from a largeteacher model, such as the original FCOS de-tector with a ResNet backbone, to the proposedFCOS-Lite model. This approach effectivelymitigates the accuracy reduction inherent in thecompact FCOS-Lite model without additional in-ference costs. As a result, a favorable balance be-tween high accuracy and a compact model size isachieved.The overview schematic of the proposed edge-AIenabled detector is shown in Fig.1. During the train-ing phase, our compact FCOS-Lite detector servesas the student model within the knowledge distilla-tion scheme. The accuracy of the proposed detectoris enhanced through the \u201dknowledge transfer\u201d from alarger teacher model and specifically designed detec-tion loss functions. Then following additional modelcompression techniques, such as int8 quantization,the refined detector is deployable within the memory-constrained edge-AI enabled CMOS sensor for infer-ence. By utilizing the edge-AI enabled CMOS sensorinto a lightweight monitoring camera, our detectionsystem guarantees low power consumption and min-imal bandwidth costs, thereby ensuring cost-efficientpractical applicability in AIoT scenarios.2 Materials and methodsIn this section, we first introduce the details of ourexperimental environment and the specific applicationscenario targeted by our proposed method in Sec.2.1.--- Page 4 ---Figure 2: Example of the whole system featuring light-weighted intelligent cameras and our proposed detector:(a) Overall system placement in a real-world AIoT scenario, (b) Intelligent camera (left) and its internal edge-AIenabled CMOS sensor (right), and (c) Example of a visual result outputted by the proposed detector.Then we introduce the details of our proposed detectorin Sec.2.2.2.1 Materials2.1.1 AIoT Scenario and edge deviceFig.2 (a) shows an example of the experimental sys-tem, positioned on the automatic feeder located withinthe layer house. The automatic feeder autonomouslymoves along the length of the cage shield, dispensingfeed to the enclosed chickens several times through-out the day. Four light-weighted intelligent cameras(inside green circles) are mounted on the automaticfeeder, enabling autonomous and intelligent surveil-lance of the health statuses of chickens within thefour-level cage arrays. An example of the externalconfiguration of the intelligent camera along with itsinternal edge-AI enabled CMOS sensor are shown inthe left and right sides in Fig.2 (b) respectively. Inthis study, we employ \u201dIMX500\u201d with an 8 MB mem-ory capacity and a maximum computational powerof 1 TOPS (Tera Operations Per Second) computa-tional power for int8 data processing, as the edge-AI enabled CMOS sensor. This sensor incorporatesa stacked structure (refer to the right side of (b)), in-tegrating a regular image sensor, a robust DSP (Dig-ital Signal Processor), and dedicated on-chip SRAM(Static Random-Access Memory) to facilitate accel-erated edge-AI processing at impressive speeds. Dur-ing the patrolling activities of the automatic feeder,the proposed edge-AI enabled detector deployed onthe logic chip directly uses the frames captured by thepixel chip, as inputs, then automatically detects the lo-cations of the chickens and identifies their respectivehealth statuses. The outputs of the intelligent cam-era consist of metadata derived from edge-AI process-ing, such as the recognition of chicken health status(healthy or unhealthy) in tensor vector format. Al-ternatively, the outputs can also comprise images di-rectly captured by the camera or can comprise visualresults of ROI (Region Of Interest) on the capturedimages. Fig.2 (c) shows an example of visual outputfrom the proposed detector deployed on the CMOSsensor. However, it\u2019s important to note that, such vi-sual output as shown in Fig.2 (c) for reporting visualrecognition outcomes for all chickens, may not be es-sential in practical AIoT scenarios. Because of theintelligent camera\u2019s capability to execute edge-AI al-gorithms directly on the CMOS sensor, the outcomesof chicken health status monitoring, which are sub-sequently transmitted to higher-level computers suchas the cloud servers, can be optimized to encompassmetadata that solely includes byte-format messages ofthe recognition results for \u201dunhealthy\u201d chickens. Asa result, the transmitted outputs from each intelligentcamera are compact, consisting of just a few bytes.--- Page 5 ---Therefore, during the system\u2019s daily patrol inspec-tions, uploading outputs to the upper-level computerrequires minimal cumulative bandwidth consumptionand a low bit rate. Furthermore, within the intelli-gent camera shown in Fig.2 (b), in conjunction withlightweight and low power consumption micro boardssuch as \u201dRaspberry Pi model 4B\u201d, \u201dRaspberry Pi Zero2W\u201d, etc., the camera\u2019s power ( \u223c5V ,\u223c1.5A) can besupplied through a USB connection, utilizing a mo-bile power supplement or a battery pack (2.5V \u223c 5V)as the energy source. As a conclusion, the edge-AI enabled CMOS sensor based intelligent cameracan effectively minimize bandwidth costs and allowsthe entire patrolling system to leverage benefits oflow power consumption and reduced bandwidth costs,making it well-suited for real-world AIoT scenarios.2.1.2 Image acquisition and annotationSince there is a lack of publicly available datasetsfor chicken detection and healthy status recognition,we created our own dataset comprising a total of30,131 images. This dataset includes 15,470 imagesof healthy chickens and 14,661 images of sick chick-ens. And the \u201dsick chicken\u201d category encompassesvarious statuses of chickens, including frailty, fear-fulness, and sex stunting syndrome, characterized bysmall combs, etc. All images in the dataset also be cat-egorized into 14,660 images of white-feathered chick-ens and 15,471 images of yellow-feathered chickens,representing the two main types of chickens found inpoultry farms. These chickens are exclusively sourcedfrom layer houses in Tianjin city, China, and fallwithin the age range of 20 to 60 weeks. It is note-worthy that these chickens are specifically layers bredfor egg production and are not intended for consump-tion. Specifically, 10,138 images of both healthy andsick chickens were manually captured in a layer houseusing a high-quality SONY \u03b11 camera at a resolutionof 1920 \xd7 1080 to provide more details during modeltraining. The remaining 19,993 images in both cat-egories were captured during the system\u2019s daily au-tonomous patrolling, as shown in Fig.2 (a), using theintelligent camera depicted in Fig.2 (b), with a res-olution of 320 \xd7 320. These images were collectedover a period of five months from more than 2,700randomly chosen chickens, with each chicken beingphotographed multiple times on different days to en-sure sample diversity.And all data in our dataset were manually anno-tated using publicly available labeling tools such as\u201dLabelImg\u201d, under the guidance of experts in layerbreeding affiliated with an academic institution ofagricultural sciences. As an illustrative example,some images used for training purposes are shown inFig.3. High-quality images of healthy and sick chick-ens are shown in Fig.3 (a) and (b), respectively. Im-ages captured from real scenarios using the intelli-gent cameras are shown in Fig.3 (c) (depicting healthychickens) and (d) (depicting sick chickens). Addi-tionally, Fig.3 (d) show labels annotated using \u201dLabe-lImg\u201d, where light green boxes and purple boxes de-note healthy chickens and sick chickens, respectively.It\u2019s worth noting that thanks to the well-tuned ISP ofthe edge-AI enabled CMOS sensor, the images cap-tured in real scenarios (refer to Fig.3 (c) and (d)) main-tain good quality even under the capturing conditionswith movements.2.1.3 Dataset constructionOur dataset is divided into three subsets: training, val-idation, and testing sub-datasets, for the purposes oftraining, evaluation, and implementation test respec-tively. The distribution details of our dataset is shownin Table.1. In the table, \u201dHQ\u201d and \u201dLQ\u201d denote thehigh resolution images captured by high-quality cam-era and low resolution images captured in real sce-nario, respectively. And white feathered and yellowfeathered chickens are represented by \u201dW\u201d and \u201dY\u201drespectively. As shown in Table.1, the testing sub-dataset comprises 500 images captured from real sce-narios, while the remaining images in the training andvalidation sub-datasets are divided approximately in a9:1 ratio. For each sub-dataset, we shuffled and ran-domly selected the images and made efforts to achievea balanced sample distribution for both \u201dhealthy\u201d and\u201dsick\u201d categories, as well as for breeding classes basedon white and yellow feathered chickens, to the bestof our ability. However, as shown in Fig.3 (d), de-spite the nearly equal distribution of image numbersbetween the \u201dhealthy\u201d and \u201dsick\u201d categories, in mostimages of caged chickens in real scenarios, \u201dhealthy\u201dchicken samples outnumber \u201dsick\u201d chicken samples inthe real layer houses. Hence, addressing this sampleimbalance issue will be a focus of our future work.2.2 Methods2.2.1 FCOS-Lite network structureTo adapt the FCOS detector for edge devices, we in-troduce FCOS-Lite, a streamlined version optimizedfor lightweight processing. The schematic and de-tailed network structure of FCOS-Lite are illustratedin the top and bottom sections of Fig.4, respectively.In comparison to the original FCOS detector, theFCOS-Lite detector include the following modifica-tions:--- Page 6 ---Figure 3: An example of the training dataset: (a) and (b) show high-quality images of healthy and sick chickens,respectively, (c) and (d) display healthy and sick chickens captured from real scenarios, respectively, with annota-tion labels included in (d).--- Page 7 ---Table 1: Distribution details of sub-datasets.Train Valid Test TotalClass Breed HQ a LQ HQ LQ HQ LQHealthy Wb 2322 4501 222 470 \u2013 195 7710Y 2327 4481 267 460 \u2013 225 7760Sick W 2156 4080 244 440 \u2013 30 6950Y 2340 4552 260 509 \u2013 50 7711a \u201dHQ\u201d and \u201dLQ\u201d denote the high-quality and low-quality images which are captured by high-quality camera and intelligent cameras,respectively.b \u201dW\u201d and \u201dY\u201d short for white feathered and yellow feathered chickens, respectively.1. Changing the backbone of the network from\u201dResNet\u201d [24] to \u201dMobileNetV2\u201d [25], toachieve a compact and lightweight model.2. Reducing the number of FPN levels in the neckof the network from five to three, to decreasemodel complexity.3. Modifying the components of the shared heads inthe network and eliminating the original center-ness heads, to reduce model complexity.Here, we only focus on introducing the com-ponents of FCOS-Lite that different from the orig-inal FCOS detector. As shown in Fig.4, the di-mensions of the input image are 3 channels \xd7 320height \xd7 320 width. And the selection of a small in-put size is important to accommodate all processingtasks, including image processing, model inference,and post-processing, within the memory constraints ofthe edge-AI CMOS sensor. From the \u201dMobileNetV2\u201dbackbone, three specific feature maps are chosen toproduce three pyramid feature maps within the net-work\u2019s neck. This process is achieved by employing1 \xd7 1 convolutional layers with the top-down connec-tions. And the strides of the pyramid feature maps areset at 8, 16, and 32, corresponding to the range fromlarge to small sizes of maps, respectively. The repet-itive layer sets found in the original FCOS detectionheads are modified into a unified block set (referredto as \u201dDethead\u201d in Fig.4), consisting of a sequence oflayers: a 3 \xd7 3 convolutional layer, batch normaliza-tion, Relu6 activation, a 1\xd7 1 convolutional layer andanother 3 \xd7 3 convolutional layer. These \u201dDethead\u201dblock sets can achieve a more compact head designand good performance based on our experimental re-sults. Furthermore, the structure of sharing heads be-tween different feature levels, as seen in the originalFCOS, is retained in the FCOS-Lite detector for pa-rameter efficiency. However, the center-ness head inoriginal FCOS is omitted, since its marginal perfor-mance improvement (only 0.6 %) was outweighed byits demand for an additional 1.2% of memory space inthe CMOS sensor. The classification channels for var-ious feature levels consist of two sub-channels, corre-sponding to the two classes (\u201dhealthy\u201d and \u201dsick\u201d) ofchickens. Meanwhile, the regression heads maintainfour sub-channels, consistent with the original FCOS,denoting the coordinates of the bounding boxes\u2019 left(l), top (t), right (r), and bottom (b) coordinates foreach instance.Finally, as shown in Table.2, the \u201dPyTorch\u201d ver-sion (Float32) of the FCOS-Lite detector exhibits pa-rameter count of 2.84 MB. Compared to the origi-nal FCOS (ResNet50 backbone) detector which hasparameter size of 28.4 MB, the FCOS-Lite detectorachieves a remarkable model size reduction ratio of90%. Following int8 quantization, the model size ofFCOS-Lite can be compressed to 3.3 MB, making itsufficiently compact to accommodate the 8 MB mem-ory constraints of the edge-AI CMOS sensor. How-ever, FCOS-Lite also exhibits an accuracy loss issue.In this study, the accuracy loss ratio, exemplified bymAP@0.5 due to space constraints, is approximately12%, compared to the original FCOS detector.2.2.2 Improved loss functionsIn order to mitigate the inherent accuracy reductionin light-weighted FCOS-Lite detectors, we proposea gradient weighting loss function for classification,replacing the original Fcoal loss [26]. Additionally,the CIOU loss function [27] is introduced for loca-tion regression, replacing the original IoU loss [28].Through the implementation of these two loss func-tions, enhancements in the accuracy of the FCOS-Litedetector can be achieved without the need for struc-tural modifications or incurring additional inferencecosts.The Fcoal loss, utilized in the original FCOS de-tector, mitigates the contribution of loss from easy--- Page 8 ---Figure 4: FCOS-Lite network structure.--- Page 9 ---Table 2: Size and accuracy comparison between original FCOS and FCOS-Lite.Model Params (M) Ratio/size \u2191a mAP@0.5 (%) Ratio/ \u2206 \u2193bFCOSc 28.4 \u2013 96.1 \u2013FCOS-Lite 2.84 90 % 84.7 11.9 %a \u201dRatio/size\u201d represents the size reduction ratio of FCOS-Lite compared to the original FCOS, \u2191 indicates that a higher value is better.b \u201dRatio/\u2206\u201d represents the accuracy loss ratio of FCOS-Lite compared to the original FCOS, \u2193 indicates that a lower value is better.c Backbone of original FCOS is ResNet50.examples while emphasizing those from hard ex-amples, thereby addressing the class imbalance is-sue. However, its performance heavily relies onhyper-parameter tuning and lacks adaptability to dy-namic changes in data distribution during training.To address these limitations, we propose the gradi-ent weighting loss. This novel approach adjusts lossweights based on the gradient norms of samples, en-abling adaptation to changing data distributions andthe model\u2019s learning state. By utilizing a simplethreshold, the proposed gradient weighting loss as-signs lower weights to easy and \u201coutlier\u201d samples,thereby redirecting attention to other samples.In the proposed gradient weighting loss, let p \u2208[0, 1] denote the probability predicted by the FCOS-Lite model for a candidate sample, and p\u2217 \u2208 {0, 1}represent its ground-truth label for a particular class.Consider the binary cross entropy loss as follow:LBCE (p, p\u2217) =(\u2212log(p) ifp\u2217 = 1\u2212log(1 \u2212 p) ifp\u2217 = 0 (1)Then, the norm of gradient of p is denoted as g:g = |p \u2212 p\u2217| =(1 \u2212 p ifp \u2217 = 1p ifp \u2217 = 0 (2)We then denote the loss weight\u03c9 for each samplebased on its gradient norm g as:\u03c9 =(eg ifg < \xb5|2e\xb5 \u2212 eg| otherwise (3)where e denotes exponential function, and \xb5 repre-sents the simple threshold for distinguishing the \u201cout-lier\u201d samples based on the gradient norm g.And the final weighted classification loss basedon binary cross entropy loss is denoted as follows:LW CE(p, p\u2217, g, \xb5) = \u03c9LBCE (p, p\u2217) (4)=(egLBCE (p, p\u2217) ifg < \xb5|2e\xb5 \u2212 eg|LBCE (p, p\u2217) otherwiseFigure 5: An example of weights based on the gradi-ent norms for classification loss, with thresholds\xb5 areset to 0.4, 0.6, 0.8. respectively.As shown in Fig.5, the weight \u03c9 (vertical axis)significantly increases for samples with larger gradi-ent norms (horizontal axis) owing to the exponentialfunction. Conversely, the weight\u03c9 decreases for \u201dout-lier\u201d samples with gradient norms exceeding the pre-defined threshold \xb5. By tuning the threshold \xb5 (referto \xb5=0.4, 0.6, and 0.8 respectively in Fig.5), we canadjust the range of \u201doutlier\u201d (very hard) samples andtheir contributions to the loss, thereby regulating theamount of attention paid to those outlier samples.As shown in Fig.6, we present a comparison oflosses between traditional binary cross-entropy (BCE)loss, Focal loss (FL) with \u03b3 values set to 1.2 and2.0 in the factor (1 \u2212 p)\u03b3 respectively, and the pro-posed gradient weighting loss with \xb5 set to 0.7. Weclassify samples with probability p > 0.5 as \u201dwell-classified\u201d samples for ground truthp\u2217 = 1, followingthe definition in Focal loss, and normalize the lossesof all methods to \u201d1\u201d when p = 0.5 for fair compari-son. Compared to the Fcoal loss, which assigns exces-sively large loss values for outlier samples (p close tozero), the proposed loss function assigns highly down-weighted loss for those outlier samples. Additionally,the loss values assigned by the proposed loss functionare lower than those of BCE loss for those outlier sam-ples. This ensures that the proposed loss function ef-fectively mitigates the adverse effects from those out-lier samples. Fig.6 (b) provides a \u201dZoom In\u201d perspec-tive on the portion where probability p > 0.5. We--- Page 10 ---(a)(b)Figure 6: An example of comparison between the pro-posed loss function and existing loss functions, (a) alllosses normalized to \u201d1\u201d when probability p = 0 .5,(b) zoom in perspective on the portion where proba-bility p >0.5.can observe that the proposed loss function results ina decreased final classification loss for easier samplescompared to the BCE loss. This encourages the modelto allocate more attention to other samples. Further-more, unlike the FCOS loss, which heavily down-weights the loss for easier samples, the proposed lossfunction still pays attention to these samples, albeitto a lesser extent. Consequently, the accuracy of theFCOS-Lite detector can be enhanced by utilizing theproposed gradient weighting loss.The Intersection over Union (IoU) loss, as ap-plied in the original FCOS detector, may fail to accu-rately represent the proximity between two boundingboxes in cases where they have no intersections. Toaddress this limitation, the Generalized IoU (GIoU)loss [29], Distance-IoU (DIoU) [27] loss and Com-plete IoU (CIoU) loss are proposed by incorporat-ing additional geometric factors. Especially, the ad-ditional factors in CIoU loss include the central pointdistance between two bounding boxes, the diagonallength of the smallest enclosing box covering thesetwo boxes and aspect ratio component. Thereby, theCIoU loss showcases significant improvement in bothconvergence speed during training, and detection ac-curacy compared to previous loss functions. This isthe main reason we employ the CIoU loss into ourmethod for location regression.Given a predicted box B and a target box Bgt,with their central points b and bgt respectively, the In-tersection over Union (IoU) metric and the CIoU lossare defined as follows:IoU = B \u2229 BgtB \u222a Bgt (5)LCIoU = 1 \u2212 IoU + \u03c12(b, bgt)c2 + \u03b1\u03c5 (6)where \u03c1(\xb7) is the Euclidean distance, c is the di-agonal length of the smallest enclosing box coveringtwo boxes B and Bgt, \u03c5 measures the consistency ofaspect ratio defined in Eq. (7) and\u03b1 is a positive trade-off parameter defined in Eq. (8).\u03c5 = 4\u03c02 (arctanwgthgt \u2212 arctanwh )2 (7)where w, h, wgt and hgt are width and height ofboxes B and Bgt respectively.\u03b1 = \u03c5(1 \u2212 IoU ) + \u03c5 (8)The final proposed detection loss function in ourFCOS-Lite detector is:Ldet = LW CE(p, p\u2217, g, \xb5) + LCIoU (9)2.2.3 Proposed knowledge distillation schemeKnowledge distillation (KD) is a technique for modelcompression that doesn\u2019t alter the network structure.In recent years, there has been a growing interest inapplying knowledge distillation techniques to detec-tors. Especially, the method proposed in [30] employsfocal distillation and global distillation to encouragethe student network to learn the critical pixels, chan-nels, and pixel relations from the teacher network.This approach enables our lightweight FCOS-Lite de-tector to enhance its performance by leveraging valu-able insights from a larger teacher detector, withoutdamaging its compactness.As shown in Fig.1, both focal distillation andglobal distillation are achieved through the compu-tation of focal and global distillation losses, whichare calculated from the Feature Pyramid Networks(FPN) of both the neck of teacher and student detec-tors. In focal distillation, we first utilize the groundtruth bounding box to generate a binary mask M,--- Page 11 ---scale mask S for segregating the background and fore-ground within the feature map. Next, spatial and chan-nel attention masks, denoted as As and Ac respec-tively, are calculated from teacher detector based onattention mechanisms. These masks from the teacherdetector are then utilized to guide the student detectorin the focal distill loss:Lfocal = \u03c3CXk=1HXi=1WXj=1Mi,jSi,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b2CXk=1HXi=1WXj=1\u02c6Mi,j \u02c6Si,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b3(L1(AsT , AsS) + L1(AcT , AcS))(10)where \u03c3, \u03b2 and \u03b3 are hyper-parameters to balance theloss contributions between foreground, backgroundand regularization respectively. C, H and W repre-sent the channel, height and width of feature maps, re-spectively. FT and FS denote the feature maps of theteacher detector and student detector, respectively. \u02c6Mand \u02c6S represent the inverse binary mask and inversescale mask to preserve the background within the fea-ture map, respectively, while L1 denote L1 loss.Figure 7: GcBlock employed for global distill losscalculation, its inputs are the feature maps from thenecks of the teacher detector and student detector, re-spectively.GcBlock as shown in Fig.7 is employed to re-spectively capture the global relation informationfrom the feature maps of the teacher detector and stu-dent detector. Next, the global relations from theteacher detector guide the student detector using theglobal distillation loss:Lglobal = \u03bbX(G(FT ) \u2212 G(FS))2 (11)insideG(F) = F + W2(ReLU(LN( (12)W1(NpXj=1eWkFjPNpm=1 eWkFmFj))))where \u03bb denote a hyper-parameter, Wk(\xb7), W1(\xb7),W2(\xb7), ReLU(\xb7) and LN(\xb7) represent the outputs ofconvolutional layers Wk, W1, W2, ReLU, and layernormalization, respectively. Np denote the number ofpixels in the feature.Finally, based on Eq. (9) to (11), the overall train-ing loss function for our FCOS-Lite detector withinthe knowledge distillation scheme is as follows:L = Lfocal + Lglobal + Ldet (13)2.3 Model trainingWe implemented the proposed detector in PyTorchfor training. The hardware configuration comprisedan Intel Xeon Silver 4214R CPU with 24 cores, op-erating at a frequency of 2.40 GHz per core. Thesystem is equipped with 256 GB of memory and uti-lizes an NVIDIA RTX 3090 Ti GPU with 24 GB ofGDDR6X memory. The operating system version isUbuntu 18.04, while the versions of Python, PyTorch,CUDA, and cuDNN are 3.8, 1.11.0, 11.3, and 8.2, re-spectively.During training, all 26,759 images from the train-ing sub-dataset were used. The input image size andbatch size were configured as 320 \xd7 320 \xd7 3 (height\xd7 width \xd7 channel) and 32, respectively. The modeltraining for the teacher model, student model, andknowledge-distilled model took 40, 40, and 50 epochs(836 iterations per epoch), respectively. The finalmodel was selected based on the best total accuracyin terms of \u201dmAP\u201d and \u201dF1-score on validation sub-dataset. We employed SGD as the optimizer, with ini-tial and final learning rates set to 2e-3 and 2e-5, re-spectively. The learning rates were reduced by a fac-tor at iteration 24,000 and 28,000, respectively. Ad-ditionally, weight decay and momentum were set to1e-4 and 0.9, respectively. The IoU threshold forNon-Maximum Suppression (NMS) was set to 0.6.As for the hyper-parameters of knowledge distillation,--- Page 12 ---they were configured as follows: \u03c3 = 1 .6 \xd7 10\u22123,\u03b2 = 8 \xd7 10\u22124, \u03b3 = 8 \xd7 10\u22124, \u03bb = 8 \xd7 10\u22126 andtemperature t = 0.8.2.4 Model evaluation and deploymentTo coherently and fairly evaluate and compare the per-formance of our proposed detector, we used the Py-Torch platform and assessed the detector based on thefollowing indicators: mAP@0.5 (mean Average Pre-cision with Intersection over Union threshold set to0.5), Precision (P), Recall (R), F1-score and Speci-ficity for class recognition. These metrics were calcu-lated as follows:P = T PT P+ F P (14)R = T PT P+ F N (15)F1 = 2P RP + R (16)mAP =PN1 APN =PN1R10 P(R)dRN (17)Specificity = T NT N+ F P (18)where T P(true positive) represents the count ofsamples accurately classified by the detector into theirrespective status categories (healthy or sick). Con-versely, F P(false positive) denotes the instances in-correctly classified by the detector as belonging toa status category when they do not. Similarly, F N(false negative) refers to the count of samples er-roneously categorized into the opposite status cate-gory. AP corresponds to the area under the precision-recall curve, while mAP signifies the average preci-sion across different categories. N is assigned a valueof 2, representing the total number of categories beingevaluated.Additional, model parameters and GFLOPs (GigaFloating Point Operations Per Second) were used tomeasure the computational efficiency and memoryrequirements of the models. Moreover, to verifythe deployability and performance of the model ona memory-constrained edge-AI enabled CMOS sen-sor (with total memory of 8 MB and actual memoryrequirement for possible running being less than 5MB), the models for comparison were all convertedto TF-Lite versions with int8 quantization for measur-ing their actual model sizes. Finally, we implementedthe TF-Lite version of the proposed edge-AI enableddetector on the CMOS sensor and verified its perfor-mance, including accuracy and inference speed mea-sured in FPS.3 Experimental results3.1 Evaluation of model improvementsThis section examines the influence of the proposedmodifications implemented in our detector using ourown dataset. To ensure a fair comparison, all methodsare implemented in PyTorch.As shown in Table.3, in our FCOS-Lite detector,\u201dreg\u201d and \u201dcls\u201d represent the loss functions for bound-ing box localization and classification, respectively.\u201dFL\u201d, \u201dBCE\u201d and \u201dWCE\u201d refer to Focal loss, binarycross-entropy loss and the proposed gradient weight-ing loss, respectively. It\u2019s important to note that foroptimal performance with each loss function, we fine-tuned the parameters \u03b1t and \u03b3 of Focal loss to 0.4 and1.2 respectively, and the parameter \xb5 of the gradientweighting loss to 0.7. The baseline for this ablationstudy comprises the combination of Focal Loss (FL)and IoU loss, which are the loss functions utilizedin the original FCOS detector. The results demon-strate that the integration of gradient weighting lossand CIoU loss significantly enhances the detector\u2019sperformance. Compared to the baseline method, themAP@0.5 and F1-score show improvements of 5.3%and 5.5%, respectively. Notably, gradient weightingloss proves more effective for our detector than FLand BCE losses, leading to approximately a 4 % im-provement in both mAP@0.5 and F1-score, comparedto the baseline method. Furthermore, the results in-dicate that the performance achieved with GIoU andDIoU losses is comparable, but CIoU loss demon-strates superior performance for bounding box local-ization. Finally, we utilize the proposed FCOS-Litedetector with \u201dWCE\u201d loss and CIoU loss as a studentdetector for further knowledge distillation.Fig.8 shows the comparison of accuracy and lossmetrics across various threshold values \xb5 for theproposed gradient weighting loss. To accommodatespace limitations, we only present mAP@0.5 and F1-score as accuracy metrics. In Fig.8 (a), it shows thatour proposed gradient weighting loss achieves optimalaccuracy when the threshold \xb5 is set to 0.7. Deviatingfrom threshold \xb5 = 0.7 results in decreased accuracyand setting the threshold \xb5 to 0.4 leads to a signifi-cant decrease in final accuracy. That is because at \xb5--- Page 13 ---Table 3: Ablation study results of the proposed FCOS-Lite detector with variant loss functions.Lossa mAP@0.5 AP ( %) P R F1reg cls ( %) (healthy/sick) ( %) ( %) ( %)IoUFLb 84.7 74 / 95.4 83.4 84 83.7BCE 85.6 80.2 / 91 84.6 86 85.3WCE 88.4 (+3.7) 84.2 / 92.6 87.4 88.2 87.8 (+4.1)GIoUFL 85.7 81.5 / 89.3 84.4 87 85.7BCE 87.1 82.5 / 91.7 84.6 88.1 86.3WCE 88.8 84.5 / 93.1 86.2 89 87.6DIoUFL 85.9 81.8 / 90 86.1 83.7 84.9BCE 86.7 82.9 / 90.5 87.4 86.2 86.8WCE 88.9 85.5 / 92.3 89.2 88 88.6CIoUFL 87.1 78.5 / 94.3 86.8 85.6 85.4BCE 87.5 83.4 / 91.6 87.1 87.4 87.1WCE 90 (+5.3) 85.5 / 94.5 88.5 89.9 89.2 (+5.5)a \u201dreg\u201d and \u201dcls\u201d denote loss functions for bounding box localization and classification in the proposed FCOS-Lite detector, respectively.b this is the baseline method.(a)(b)Figure 8: Comparison of accuracy and loss met-rics using different threshold values \xb5 for the pro-posed gradient weighting loss, (a) shows the resultsof mAP@0.5 and F1-score across varying thresholdvalues \xb5, (b) shows the corresponding loss values fordifferent threshold values \xb5.smaller than 0.4, the gradient weighting loss valuesexhibit an irregular pattern (refer to Fig.8 (b)), fail-ing to appropriately emphasize hard samples duringtraining. In this study, employing a strategy of assign-ing lower loss values to those samples with a gradientnorm of predicted class probability greater than 0.7,designated as \u201doutlier\u201d samples, proves to be a moreeffective approach for significantly improving the fi-nal accuracy.Table.4 shows the results of student detector \u201ddis-tilled\u201d by different teacher detectors in our study. Inthis table, \u201dmbv2\u201d backbone refers to the proposedFCOS-Lite detector configured with a MobilenetV2backbone and utilizing both \u201dWCE\u201d and CIoU losses,functioning as the student detector. On the otherhand, the backbones labeled as \u201dRes34\u201d, \u201dRes50\u201d and\u201dRes101\u201d represent the original FCOS detector em-ploying ResNet34, ResNet50 and ResNet101 back-bones, respectively, functioning as teacher detectorsduring the knowledge distillation process. It\u2019s crucialto highlight that we applied \u201dWCE\u201d and CIoU lossfunctions on the teacher detectors and meticulouslyfine-tuned the parameters of knowledge distillation foroptimal performance. Moreover, due to space con-straints, we only present the results for mAP@0.5,AP of the \u201dsick\u201d category, precision (P), and F1-score. The results for the AP of the \u201dhealthy\u201d cate-gory and recall (R) can be derived from the presenteddata. As shown in Table.4, when compared to theoriginal FCOS detectors across various backbone ar-chitectures, ranging from the smallest ResNet34 to--- Page 14 ---Table 4: Ablation study results of knowledge distillation.Ta Back Params FLOPs mAP@0.5 AP-sick b P F1S bone (M) (B) ( %) ( %) ( %) ( %)Bc mbv2d 2.84 1.95 90 94.5 88.5 89.2T Res34 e 25.6 15.2 93 96.7 91.1 91.2S mbv2 2.84 1.95 91.3 95.9 90.7 90T Res50 28.4 16.3 96.1 98.9 95.4 95.2S mbv2 2.84 1.95 95.1 98.1 94.3 94.2T Res101 46.5 23.4 96.3 99.1 95.7 94.8S mbv2 2.84 1.95 95.3 98.7 94.4 94.0a \u201dT\u201d and \u201dS\u201d denote the results of the teacher detector and the student detector, respectively.b \u201dAP-sick\u201d denotes the AP values for the \u201dsick\u201d category.c \u201dB\u201d denotes the baseline method before knowledge distillation.d \u201dmbv2\u201d denotes the proposed FCOS-Lite detector with MobilenetV2 backbone, which serves as the studentdetector.e \u201dRes*\u201d denotes the original FCOS detector with a ResNet* backbone, which is used as the teacher detectorthe largest ResNet101, FCOS-Lite exhibits a reduc-tion in parameter size (approximately 1/9 \u223c 1/16)and computational complexity (approximately 1/7 \u223c1/12 GFLOPs). However, the performance of FCOS-Lite is \u201dcompromised\u201d by its reduced parameter sizeand lower computational complexity. Despite the per-formance enhancements achieved through the utiliza-tion of \u201dWCE\u201d loss and CIoU loss in the FCOS-Litemodel, its overall performance is still \u201dcompromised\u201d.As we can see from Table.4, after knowledge distil-lation (KD), the mAP@0.5 and F1-score of the stu-dent detector show improvements of at least1.3% and0.8%, respectively, when the teacher detector is theFCOS detector with the ResNet34 backbone. Fur-thermore, these metrics experience enhancements of5.3% and 4.8%, respectively, when using the FCOSdetector with ResNet101 backbone. However, basedon the experimental results, we think that FCOS de-tector with ResNet50 backbone serves as the most ef-ficient teacher model in this study. It contributes tonotable improvements in the mAP@0.5 and F1-scoreof the student FCOS-Lite detector, enhancing them byapproximately 5.1% and 5.0%, respectively, while re-quiring much fewer (2/3) parameters compared to theteacher detector with ResNet101 backbone. This re-sults in shorter training time and less resources costs.Finally, we utilize the proposed FCOS-Lite detector,which is knowledge-distilled from the teacher detectorwith a ResNet50 backbone, to compare it with otherclassic detectors with lightweight capabilities.3.2 Evaluation of model classification perfor-manceFig.9 presents the confusion matrices of the models.The dataset comprises 4877 healthy chicken targetsacross 1419 images and 1942 sick chicken targetsacross 1453 images. As shown in Fig.9, the proposedloss functions (c) and knowledge distillation scheme(d) effectively enhance the true positive rates for bothhealthy and sick chicken categories compared to theoriginal FCOS-Lite model (a). Furthermore, the pro-posed methods effectively reduce the number of bothmistaken detections and missed detections that are in-correctly classified as background (false negatives),which should ideally be close to zero. The precision,recall, and specificity percentages for each \u201dhealthy\u201dand \u201dsick\u201d category, derived from the confusion ma-trices, are presented in Table.5. It is evident thatthe proposed methods significantly enhance classifica-tion accuracy, including \u201dspecificity,\u201d which measuresthe ability of the model to correctly identify negativecases.Table.6 shows the average precision for identi-fying sick chickens with various types of sickness,including frailty, fearfulness, and sex stunting syn-drome. Out of a total of 1942 sick chicken targets,there are 697 instances of frailty, 814 instances of fear-fulness, and 431 instances of sex stunting syndrome.For each model, the average precision for each typeof sickness exceeds 94 %. Although the proposedloss function slightly reduces the average precisionfor sick categories due to the increased focus on thehealthy category during training, which leads to a sig---- Page 15 ---(a) (b)(c) (d)Figure 9: Confusion matrices for: (a) FCOS-Lite model, (b) Teacher model with ResNet50 backbone, (c) FCOS-Lite with improved loss function, and (d) Final student model after knowledge distillation.--- Page 16 ---Table 5: Key metrics derived from confusion matrices of models.Model Category Precision (%) Recall (%) Specificity (%)FCOS-Lite healthy 75.6 77.2 59.7sick 91.3 90.8 97.2+ Lossa healthy 83.7 85.7 69.3sick 93.3 94.1 97.7Teacherb healthy 92.0 91.1 83.3sick 98.9 98.9 99.6Finalc healthy 90.3 89.8 80.3sick 98.3 98.4 99.4a FCOS-Lite with improved loss function.b FCOS with ResNet50 backbone as a teacher model.c FCOS-Lite with improved loss function and knowledge distillation.Table 6: Detailed AP of sick chickens.Model Sick Total frailty fear sex stuntingNum.a APb Num. AP Num. AP Num. APFCOS-Lite194295.469794.981494.943197.2+ Lossc 94.5 94.1 94.1 95.9Teacherd 98.9 98.8 98.7 99.5Finale 98.1 97.8 97.7 99.2a number of target objects in dataset.b percentage value of AP.c FCOS-Lite with improved loss function.d FCOS with ResNet50 backbone as a teacher model.e FCOS-Lite with improved loss function and knowledge distillation.nificant improvement in average precision for healthychickens (see Table.3), the proposed knowledge dis-tillation scheme effectively enhances the average pre-cision across all types of sickness.3.3 Comparison with existing detectorsIn this section, we compare the performance of ourproposed FCOS-Lite detector with that of severalclassic and light-weighted detectors, including two ofthe smallest YOLOv5 [31] models (YOLOv5n andYOLOv5s), SSD-Lite (Single Shot Multibox Detec-tor [32]) with a MobileNetV2 backbone, and twoof the smallest models of another anchor-free detec-tor YOLOX [33] (-Nano and -Tiny). It is impor-tant to note that, for a fair comparison, the hyper-parameters of the compared detectors are meticu-lously tuned to ensure optimal performance. Addi-tionally, the input data size for all detectors is stan-dardized to 320(H) \xd7 320(W) \xd7 3(C), with the ex-ception of SSD-Lite, which has an input data size of300(H)\xd7300(W)\xd73(C). The accuracy metrics, suchas mAP@50, AP-sick, Precision (P), and F1-scores,for all detectors are evaluated using PyTorch. How-ever, to determine the effectiveness of deploying thedetector on our edge device (IMX500 CMOS sensor),the model sizes of all detectors are compared usingTF-Lite after converting the model format from Py-Torch to TFLite and performing int8 quantization.Table.7 shows the comparative results betweenour detector and other light-weighted detectors. Dueto space constraints, we focus on displaying the met-rics for mAP@0.5, AP of the \u201dsick\u201d category, pre-cision (P), and F1-score. As shown in Table.7, ourproposed FCOS-Lite detector outperforms other light-weighted detectors. Compared to models with smallersizes, such as YOLOX-Nano and YOLOv5n, our de-tector has achieves approximately 12 % and 10 %higher accuracy, respectively. On the other hand,compared to models that exceed the size of our detec---- Page 17 ---Figure 10: Visual comparison between the results obtained from YOLOv5s (b) and our detector (c), with thecorresponding input images (a) for clear verification.--- Page 18 ---Table 7: Comparison of different detectors.Model Size a Params FLOPs mAP@0.5 AP-sick P F1(M) (M) (B) ( %) ( %) ( %) ( %)SSD-Liteb 4.3 3.41 4.11 75.1 82.4 74.4 74.1YOLOX-Nano 1.2 0.91 1.08 82.3 89.7 81.9 82.1YOLOX-Tiny 5.2 d 5.06 6.45 88.9 95.4 90.3 88.5YOLOv5nc 2.1 1.68 4.5 85.8 92.7 85.1 84.4YOLOv5s 8.0 d 6.69 16.5 91.7 96.4 90.9 90.1Ours 3.3 2.84 1.95 95.1 98.1 94.3 94.2a Sizes of all models are evaluated using TFLite after int8 quantization.b Backbone is MobileNetV2, width \xd7 height of input data size is 300 \xd7 300.c Version of YOLOv5 is 6d Fitting into the edge device is deemed difficult if the TFLite model size exceeds 5 MB.tor, such \n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2407.09562v3\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 12 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #10, Phase: literature review, Feedback: 3\n--- Page 1 ---Edge AI-Enabled Chicken Health Detection Based on EnhancedFCOS-Lite and Knowledge DistillationQiang TongaResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAaCorresponding AuthorJinrui WangSchool of Computer ScienceBeijing University ofPosts and TelecommunicationsBeijing, CHINAWenshuang YangSchool of Electrical andElectronic EngineeringNanyang Technological UniversitySINGAPORESongtao WuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAWenqi ZhangResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAChen SunResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAKuanhong XuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAAbstract: Edge-AI based AIoT technology in modern poultry management has shown significant advantages forreal-world scenarios, optimizing farming operations while reducing resource requirements. To address the chal-lenge of developing a highly accurate edge-AI enabled detector that can be deployed within memory-constrainedenvironments, such as a highly resource-constrained edge-AI enabled CMOS sensor, this study innovatively de-velops an improved FCOS-Lite detector as a real-time, compact edge-AI enabled detector designed to identifychickens and assess their health status using an edge-AI enabled CMOS sensor. The proposed FCOS-Lite detectorleverages MobileNet as the backbone to achieve a compact model size. To mitigate the issue of reduced accuracyin compact edge-AI detectors without incurring additional inference costs, we propose a gradient weighting lossfunction for classification and introduce a CIOU loss function for localization. Additionally, a knowledge distilla-tion scheme is employed to transfer critical information from a larger teacher detector to the FCOS-Lite detector,enhancing performance while preserving a compact model size. Experimental results demonstrate the proposeddetector achieves a mean average precision (mAP) of 95.1 % and an F1-score of 94.2 %, outperforming otherstate-of-the-art detectors. The detector operates efficiently at over 20 FPS on the edge-AI enabled CMOS sensor,facilitated by int8 quantization. These results confirm that the proposed innovative approach leveraging edge-AItechnology achieves high performance and efficiency in a memory-constrained environment, meeting the practicaldemands of automated poultry health monitoring, offering low power consumption and minimal bandwidth costs.Key\u2013Words:AIoT, Edge-AI enabled CMOS sensor, Chicken healthy status detection, FCOS-Lite, Knowledge dis-tillation *1 IntroductionTraditional approaches to chicken poultry welfaremanagement are plagued by high labor costs and inef-*The updated version of this manuscript has been publishedin Computers and Electronics in Agriculture (2024), V olume226, Article 109432. DOI: https://doi.org/10.1016/j.compag.2024.109432.ficient resource management such as power consump-tion [1]. Monitoring poultry health is especially chal-lenging, as continuous, efficient, and precise inspec-tion by human workers is unfeasible for the thou-sands to millions of birds typically found on a poul-try ranch. Recently, AIoT (AI and IoT) technologieshave emerged as promising solutions to these chal-lenges [2, 3]. AIoT can facilitate efficient resourcearXiv:2407.09562v3  [cs.CV]  5 Nov 2024--- Page 2 ---control, significantly reduce the workload of humanworkers, and enhance overall farming efficiency byautomating [4] and optimizing poultry health moni-toring [5\u20137]Edge computing, a key component of AIoT, hasrevolutionized practical applications by integratingnetwork, computing, storage, and application capabil-ities into compact devices. Unlike high-performancecomputing equipment or cloud servers, edge comput-ing devices are designed for low power consumptionand minimal bandwidth usage while delivering ser-vices closest to the data source. This makes edgedevices ideal for real-world scenarios that demandportability and efficiency. In this study, we utilizean edge AI-enabled CMOS sensor\u2014IMX500 [8] asour edge device. Unlike other GPU-based edge de-vices used in poultry farming [9], the CMOS sensoroffers end users a highly cost-effective and simpli-fied deployment solution, thanks to its significantlylower power consumption and compact size. How-ever, the limited memory space (8MB) of the CMOSsensor poses significant challenges in developing anedge-AI detector that remains compact yet performswell in practical AIoT applications. Therefore, theobjective of this study is to develop a real-time, com-pact edge-AI model that delivers strong performancewhile operating with minimal computing power on ahighly resource-constrained yet cost-efficient edge-AIenabled CMOS sensor. This approach aims to au-tomate chicken health status detection by leveragingedge-AI technology in a novel way, addressing prac-tical challenges and meeting real-world demands.In the past years, with the advancement of deeplearning-based object detection technologies, signif-icant progress has been made in identifying the sta-tus of poultry. For instance, Yi Shi et al. [10] pro-posed a lightweight YOLOv3-based detection net-work tailored for chicken recognition and monitor-ing. Similarly, Zhuang et al. [11] proposed an im-proved SSD (Single Shot MultiBox Detector) modelto detect and classify healthy and sick chickens in realtime, which is a good example of utilizing object de-tection networks for real-time detecting chickens andrecognizing their healthy statuses. Liu et al. [12] de-signed and implemented a compact removal systemdesigned for detecting and removing deceased chick-ens within poultry houses, leveraging the YOLOv4network. Moreover, the authors in [13, 14] expandedthe system\u2019s application to chicken houses with cagedchickens, utilizing the networks based on YOLOv3and YOLOv5 respectively, to distinguish betweenhealthy and sick chickens. Furthermore, the authors in[15] proposed a defencing algorithm based on U-Netto mitigate the effects of cage fences, thereby enhanc-ing the accuracy of chicken detection using YOLOv5.Additionally, authors in [16, 17] introduced chickendetection methods based on U-Net to address chal-lenges in crowded scenes and to identify chicken be-haviors, respectively. These researches show the capa-bility of object detection techniques in poultry healthmonitoring. However, the methods mentioned abovehave not primarily focused on developing edge-AI en-abled detectors, thereby restricting their applicabilityto large machines with GPUs such as PC, server, orNvidia Jetson Xavier-type machines. This constraintseverely impedes the utilization of lightweight edgedevices with low power consumption and minimalbandwidth usage in practical AIoT scenarios.Several lightweight YOLO-based AI models,nano-level model and frameworks have been devel-oped to address practical usage issues. For instance,in [18], the authors proposed an accurate methodfor chicken flock detection using the lightweightYOLOv7-tiny model. In [19], Knowledge Distilla-tion (KD) techniques were employed to enhance theperformance of the small YOLOv5s model for sheepface recognition, using the larger YOLOv5x model asthe teacher detector. This approach effectively im-proves the performance of the compact model with-out increasing its size and inference costs. Addition-ally, in [20], a compact YOLO-Spot model was in-troduced for weed detection, leveraging edge comput-ing devices. Moreover, in [21], authors presented theRTFD algorithm, based on PicoDet-S, for lightweightdetection of fruits such as tomatoes and strawberrieson edge CPU computing devices. Although the afore-mentioned methods offer lightweight solutions, theystill struggle to achieve a good balance between accu-racy and compact model size due to their reliance onanchor boxes or overly reduced model sizes. In con-trast, FCOS [22] stands out by delivering high accu-racy, particularly in detecting objects of varying sizesand shapes, owing to its elimination of anchor boxes,simplified design, reduced need for extensive hyper-parameter tuning, and the use of decoupled detectionheads. Additionally, the architecture of FCOS allowsfor adjustment of backbone to accommodate variousmodel sizes, making the creation of an edge-AI ver-sion of FCOS a promising endeavor. Furthermore,our preliminary experiments and numerous existingstudies have shown that FCOS with different ResNetbackbones perform well in knowledge distillation, in-dicating that enhancing the performance of an edge-AI version of FCOS through knowledge distillation isalso highly promising. While model pruning is effec-tive in reducing model size for edge deployment, asdemonstrated in [23], overly aggressive pruning of alarge, accurate model to fit edge-AI constraints cansignificantly degrade accuracy if not carefully man-aged. Therefore, we select knowledge distillation as--- Page 3 ---Figure 1: Schematic of the edge-AI enabled detector. During the training phase, the compact FCOS-Lite detector,acting as the student model, is improved through knowledge distillation and tailored detection loss functions, thenfollowing compression for inference, the refined student model is deployed on the edge-AI enabled CMOS sensor.our technical approach to create an edge-AI enableddetector with good performance.The key contributions in this study, regarding ourproposed edge-AI enabled detector, are summarizedas follows:\u2022 We introduce a FCOS-Lite detector that utilizesMobileNet as the backbone and integrates mod-ified neck and head components, resulting in alightweight and compact model size suitable foredge-AI processing.\u2022 We propose a gradient weighting loss functionand introduce CIOU loss function as the clas-sification loss and localization loss respectively,aiming to enhance the accuracy of the proposededge-AI enabled FCOS-Lite detector. Espe-cially, the gradient weighting loss automaticallyassigns lower weights to easy samples and \u201cout-lier\u201d samples, redirecting focus to other samplesand thereby improving classification accuracy.\u2022 We propose a knowledge distillation schemeto transfer valuable information from a largeteacher model, such as the original FCOS de-tector with a ResNet backbone, to the proposedFCOS-Lite model. This approach effectivelymitigates the accuracy reduction inherent in thecompact FCOS-Lite model without additional in-ference costs. As a result, a favorable balance be-tween high accuracy and a compact model size isachieved.The overview schematic of the proposed edge-AIenabled detector is shown in Fig.1. During the train-ing phase, our compact FCOS-Lite detector servesas the student model within the knowledge distilla-tion scheme. The accuracy of the proposed detectoris enhanced through the \u201dknowledge transfer\u201d from alarger teacher model and specifically designed detec-tion loss functions. Then following additional modelcompression techniques, such as int8 quantization,the refined detector is deployable within the memory-constrained edge-AI enabled CMOS sensor for infer-ence. By utilizing the edge-AI enabled CMOS sensorinto a lightweight monitoring camera, our detectionsystem guarantees low power consumption and min-imal bandwidth costs, thereby ensuring cost-efficientpractical applicability in AIoT scenarios.2 Materials and methodsIn this section, we first introduce the details of ourexperimental environment and the specific applicationscenario targeted by our proposed method in Sec.2.1.--- Page 4 ---Figure 2: Example of the whole system featuring light-weighted intelligent cameras and our proposed detector:(a) Overall system placement in a real-world AIoT scenario, (b) Intelligent camera (left) and its internal edge-AIenabled CMOS sensor (right), and (c) Example of a visual result outputted by the proposed detector.Then we introduce the details of our proposed detectorin Sec.2.2.2.1 Materials2.1.1 AIoT Scenario and edge deviceFig.2 (a) shows an example of the experimental sys-tem, positioned on the automatic feeder located withinthe layer house. The automatic feeder autonomouslymoves along the length of the cage shield, dispensingfeed to the enclosed chickens several times through-out the day. Four light-weighted intelligent cameras(inside green circles) are mounted on the automaticfeeder, enabling autonomous and intelligent surveil-lance of the health statuses of chickens within thefour-level cage arrays. An example of the externalconfiguration of the intelligent camera along with itsinternal edge-AI enabled CMOS sensor are shown inthe left and right sides in Fig.2 (b) respectively. Inthis study, we employ \u201dIMX500\u201d with an 8 MB mem-ory capacity and a maximum computational powerof 1 TOPS (Tera Operations Per Second) computa-tional power for int8 data processing, as the edge-AI enabled CMOS sensor. This sensor incorporatesa stacked structure (refer to the right side of (b)), in-tegrating a regular image sensor, a robust DSP (Dig-ital Signal Processor), and dedicated on-chip SRAM(Static Random-Access Memory) to facilitate accel-erated edge-AI processing at impressive speeds. Dur-ing the patrolling activities of the automatic feeder,the proposed edge-AI enabled detector deployed onthe logic chip directly uses the frames captured by thepixel chip, as inputs, then automatically detects the lo-cations of the chickens and identifies their respectivehealth statuses. The outputs of the intelligent cam-era consist of metadata derived from edge-AI process-ing, such as the recognition of chicken health status(healthy or unhealthy) in tensor vector format. Al-ternatively, the outputs can also comprise images di-rectly captured by the camera or can comprise visualresults of ROI (Region Of Interest) on the capturedimages. Fig.2 (c) shows an example of visual outputfrom the proposed detector deployed on the CMOSsensor. However, it\u2019s important to note that, such vi-sual output as shown in Fig.2 (c) for reporting visualrecognition outcomes for all chickens, may not be es-sential in practical AIoT scenarios. Because of theintelligent camera\u2019s capability to execute edge-AI al-gorithms directly on the CMOS sensor, the outcomesof chicken health status monitoring, which are sub-sequently transmitted to higher-level computers suchas the cloud servers, can be optimized to encompassmetadata that solely includes byte-format messages ofthe recognition results for \u201dunhealthy\u201d chickens. Asa result, the transmitted outputs from each intelligentcamera are compact, consisting of just a few bytes.--- Page 5 ---Therefore, during the system\u2019s daily patrol inspec-tions, uploading outputs to the upper-level computerrequires minimal cumulative bandwidth consumptionand a low bit rate. Furthermore, within the intelli-gent camera shown in Fig.2 (b), in conjunction withlightweight and low power consumption micro boardssuch as \u201dRaspberry Pi model 4B\u201d, \u201dRaspberry Pi Zero2W\u201d, etc., the camera\u2019s power ( \u223c5V ,\u223c1.5A) can besupplied through a USB connection, utilizing a mo-bile power supplement or a battery pack (2.5V \u223c 5V)as the energy source. As a conclusion, the edge-AI enabled CMOS sensor based intelligent cameracan effectively minimize bandwidth costs and allowsthe entire patrolling system to leverage benefits oflow power consumption and reduced bandwidth costs,making it well-suited for real-world AIoT scenarios.2.1.2 Image acquisition and annotationSince there is a lack of publicly available datasetsfor chicken detection and healthy status recognition,we created our own dataset comprising a total of30,131 images. This dataset includes 15,470 imagesof healthy chickens and 14,661 images of sick chick-ens. And the \u201dsick chicken\u201d category encompassesvarious statuses of chickens, including frailty, fear-fulness, and sex stunting syndrome, characterized bysmall combs, etc. All images in the dataset also be cat-egorized into 14,660 images of white-feathered chick-ens and 15,471 images of yellow-feathered chickens,representing the two main types of chickens found inpoultry farms. These chickens are exclusively sourcedfrom layer houses in Tianjin city, China, and fallwithin the age range of 20 to 60 weeks. It is note-worthy that these chickens are specifically layers bredfor egg production and are not intended for consump-tion. Specifically, 10,138 images of both healthy andsick chickens were manually captured in a layer houseusing a high-quality SONY \u03b11 camera at a resolutionof 1920 \xd7 1080 to provide more details during modeltraining. The remaining 19,993 images in both cat-egories were captured during the system\u2019s daily au-tonomous patrolling, as shown in Fig.2 (a), using theintelligent camera depicted in Fig.2 (b), with a res-olution of 320 \xd7 320. These images were collectedover a period of five months from more than 2,700randomly chosen chickens, with each chicken beingphotographed multiple times on different days to en-sure sample diversity.And all data in our dataset were manually anno-tated using publicly available labeling tools such as\u201dLabelImg\u201d, under the guidance of experts in layerbreeding affiliated with an academic institution ofagricultural sciences. As an illustrative example,some images used for training purposes are shown inFig.3. High-quality images of healthy and sick chick-ens are shown in Fig.3 (a) and (b), respectively. Im-ages captured from real scenarios using the intelli-gent cameras are shown in Fig.3 (c) (depicting healthychickens) and (d) (depicting sick chickens). Addi-tionally, Fig.3 (d) show labels annotated using \u201dLabe-lImg\u201d, where light green boxes and purple boxes de-note healthy chickens and sick chickens, respectively.It\u2019s worth noting that thanks to the well-tuned ISP ofthe edge-AI enabled CMOS sensor, the images cap-tured in real scenarios (refer to Fig.3 (c) and (d)) main-tain good quality even under the capturing conditionswith movements.2.1.3 Dataset constructionOur dataset is divided into three subsets: training, val-idation, and testing sub-datasets, for the purposes oftraining, evaluation, and implementation test respec-tively. The distribution details of our dataset is shownin Table.1. In the table, \u201dHQ\u201d and \u201dLQ\u201d denote thehigh resolution images captured by high-quality cam-era and low resolution images captured in real sce-nario, respectively. And white feathered and yellowfeathered chickens are represented by \u201dW\u201d and \u201dY\u201drespectively. As shown in Table.1, the testing sub-dataset comprises 500 images captured from real sce-narios, while the remaining images in the training andvalidation sub-datasets are divided approximately in a9:1 ratio. For each sub-dataset, we shuffled and ran-domly selected the images and made efforts to achievea balanced sample distribution for both \u201dhealthy\u201d and\u201dsick\u201d categories, as well as for breeding classes basedon white and yellow feathered chickens, to the bestof our ability. However, as shown in Fig.3 (d), de-spite the nearly equal distribution of image numbersbetween the \u201dhealthy\u201d and \u201dsick\u201d categories, in mostimages of caged chickens in real scenarios, \u201dhealthy\u201dchicken samples outnumber \u201dsick\u201d chicken samples inthe real layer houses. Hence, addressing this sampleimbalance issue will be a focus of our future work.2.2 Methods2.2.1 FCOS-Lite network structureTo adapt the FCOS detector for edge devices, we in-troduce FCOS-Lite, a streamlined version optimizedfor lightweight processing. The schematic and de-tailed network structure of FCOS-Lite are illustratedin the top and bottom sections of Fig.4, respectively.In comparison to the original FCOS detector, theFCOS-Lite detector include the following modifica-tions:--- Page 6 ---Figure 3: An example of the training dataset: (a) and (b) show high-quality images of healthy and sick chickens,respectively, (c) and (d) display healthy and sick chickens captured from real scenarios, respectively, with annota-tion labels included in (d).--- Page 7 ---Table 1: Distribution details of sub-datasets.Train Valid Test TotalClass Breed HQ a LQ HQ LQ HQ LQHealthy Wb 2322 4501 222 470 \u2013 195 7710Y 2327 4481 267 460 \u2013 225 7760Sick W 2156 4080 244 440 \u2013 30 6950Y 2340 4552 260 509 \u2013 50 7711a \u201dHQ\u201d and \u201dLQ\u201d denote the high-quality and low-quality images which are captured by high-quality camera and intelligent cameras,respectively.b \u201dW\u201d and \u201dY\u201d short for white feathered and yellow feathered chickens, respectively.1. Changing the backbone of the network from\u201dResNet\u201d [24] to \u201dMobileNetV2\u201d [25], toachieve a compact and lightweight model.2. Reducing the number of FPN levels in the neckof the network from five to three, to decreasemodel complexity.3. Modifying the components of the shared heads inthe network and eliminating the original center-ness heads, to reduce model complexity.Here, we only focus on introducing the com-ponents of FCOS-Lite that different from the orig-inal FCOS detector. As shown in Fig.4, the di-mensions of the input image are 3 channels \xd7 320height \xd7 320 width. And the selection of a small in-put size is important to accommodate all processingtasks, including image processing, model inference,and post-processing, within the memory constraints ofthe edge-AI CMOS sensor. From the \u201dMobileNetV2\u201dbackbone, three specific feature maps are chosen toproduce three pyramid feature maps within the net-work\u2019s neck. This process is achieved by employing1 \xd7 1 convolutional layers with the top-down connec-tions. And the strides of the pyramid feature maps areset at 8, 16, and 32, corresponding to the range fromlarge to small sizes of maps, respectively. The repet-itive layer sets found in the original FCOS detectionheads are modified into a unified block set (referredto as \u201dDethead\u201d in Fig.4), consisting of a sequence oflayers: a 3 \xd7 3 convolutional layer, batch normaliza-tion, Relu6 activation, a 1\xd7 1 convolutional layer andanother 3 \xd7 3 convolutional layer. These \u201dDethead\u201dblock sets can achieve a more compact head designand good performance based on our experimental re-sults. Furthermore, the structure of sharing heads be-tween different feature levels, as seen in the originalFCOS, is retained in the FCOS-Lite detector for pa-rameter efficiency. However, the center-ness head inoriginal FCOS is omitted, since its marginal perfor-mance improvement (only 0.6 %) was outweighed byits demand for an additional 1.2% of memory space inthe CMOS sensor. The classification channels for var-ious feature levels consist of two sub-channels, corre-sponding to the two classes (\u201dhealthy\u201d and \u201dsick\u201d) ofchickens. Meanwhile, the regression heads maintainfour sub-channels, consistent with the original FCOS,denoting the coordinates of the bounding boxes\u2019 left(l), top (t), right (r), and bottom (b) coordinates foreach instance.Finally, as shown in Table.2, the \u201dPyTorch\u201d ver-sion (Float32) of the FCOS-Lite detector exhibits pa-rameter count of 2.84 MB. Compared to the origi-nal FCOS (ResNet50 backbone) detector which hasparameter size of 28.4 MB, the FCOS-Lite detectorachieves a remarkable model size reduction ratio of90%. Following int8 quantization, the model size ofFCOS-Lite can be compressed to 3.3 MB, making itsufficiently compact to accommodate the 8 MB mem-ory constraints of the edge-AI CMOS sensor. How-ever, FCOS-Lite also exhibits an accuracy loss issue.In this study, the accuracy loss ratio, exemplified bymAP@0.5 due to space constraints, is approximately12%, compared to the original FCOS detector.2.2.2 Improved loss functionsIn order to mitigate the inherent accuracy reductionin light-weighted FCOS-Lite detectors, we proposea gradient weighting loss function for classification,replacing the original Fcoal loss [26]. Additionally,the CIOU loss function [27] is introduced for loca-tion regression, replacing the original IoU loss [28].Through the implementation of these two loss func-tions, enhancements in the accuracy of the FCOS-Litedetector can be achieved without the need for struc-tural modifications or incurring additional inferencecosts.The Fcoal loss, utilized in the original FCOS de-tector, mitigates the contribution of loss from easy--- Page 8 ---Figure 4: FCOS-Lite network structure.--- Page 9 ---Table 2: Size and accuracy comparison between original FCOS and FCOS-Lite.Model Params (M) Ratio/size \u2191a mAP@0.5 (%) Ratio/ \u2206 \u2193bFCOSc 28.4 \u2013 96.1 \u2013FCOS-Lite 2.84 90 % 84.7 11.9 %a \u201dRatio/size\u201d represents the size reduction ratio of FCOS-Lite compared to the original FCOS, \u2191 indicates that a higher value is better.b \u201dRatio/\u2206\u201d represents the accuracy loss ratio of FCOS-Lite compared to the original FCOS, \u2193 indicates that a lower value is better.c Backbone of original FCOS is ResNet50.examples while emphasizing those from hard ex-amples, thereby addressing the class imbalance is-sue. However, its performance heavily relies onhyper-parameter tuning and lacks adaptability to dy-namic changes in data distribution during training.To address these limitations, we propose the gradi-ent weighting loss. This novel approach adjusts lossweights based on the gradient norms of samples, en-abling adaptation to changing data distributions andthe model\u2019s learning state. By utilizing a simplethreshold, the proposed gradient weighting loss as-signs lower weights to easy and \u201coutlier\u201d samples,thereby redirecting attention to other samples.In the proposed gradient weighting loss, let p \u2208[0, 1] denote the probability predicted by the FCOS-Lite model for a candidate sample, and p\u2217 \u2208 {0, 1}represent its ground-truth label for a particular class.Consider the binary cross entropy loss as follow:LBCE (p, p\u2217) =(\u2212log(p) ifp\u2217 = 1\u2212log(1 \u2212 p) ifp\u2217 = 0 (1)Then, the norm of gradient of p is denoted as g:g = |p \u2212 p\u2217| =(1 \u2212 p ifp \u2217 = 1p ifp \u2217 = 0 (2)We then denote the loss weight\u03c9 for each samplebased on its gradient norm g as:\u03c9 =(eg ifg < \xb5|2e\xb5 \u2212 eg| otherwise (3)where e denotes exponential function, and \xb5 repre-sents the simple threshold for distinguishing the \u201cout-lier\u201d samples based on the gradient norm g.And the final weighted classification loss basedon binary cross entropy loss is denoted as follows:LW CE(p, p\u2217, g, \xb5) = \u03c9LBCE (p, p\u2217) (4)=(egLBCE (p, p\u2217) ifg < \xb5|2e\xb5 \u2212 eg|LBCE (p, p\u2217) otherwiseFigure 5: An example of weights based on the gradi-ent norms for classification loss, with thresholds\xb5 areset to 0.4, 0.6, 0.8. respectively.As shown in Fig.5, the weight \u03c9 (vertical axis)significantly increases for samples with larger gradi-ent norms (horizontal axis) owing to the exponentialfunction. Conversely, the weight\u03c9 decreases for \u201dout-lier\u201d samples with gradient norms exceeding the pre-defined threshold \xb5. By tuning the threshold \xb5 (referto \xb5=0.4, 0.6, and 0.8 respectively in Fig.5), we canadjust the range of \u201doutlier\u201d (very hard) samples andtheir contributions to the loss, thereby regulating theamount of attention paid to those outlier samples.As shown in Fig.6, we present a comparison oflosses between traditional binary cross-entropy (BCE)loss, Focal loss (FL) with \u03b3 values set to 1.2 and2.0 in the factor (1 \u2212 p)\u03b3 respectively, and the pro-posed gradient weighting loss with \xb5 set to 0.7. Weclassify samples with probability p > 0.5 as \u201dwell-classified\u201d samples for ground truthp\u2217 = 1, followingthe definition in Focal loss, and normalize the lossesof all methods to \u201d1\u201d when p = 0.5 for fair compari-son. Compared to the Fcoal loss, which assigns exces-sively large loss values for outlier samples (p close tozero), the proposed loss function assigns highly down-weighted loss for those outlier samples. Additionally,the loss values assigned by the proposed loss functionare lower than those of BCE loss for those outlier sam-ples. This ensures that the proposed loss function ef-fectively mitigates the adverse effects from those out-lier samples. Fig.6 (b) provides a \u201dZoom In\u201d perspec-tive on the portion where probability p > 0.5. We--- Page 10 ---(a)(b)Figure 6: An example of comparison between the pro-posed loss function and existing loss functions, (a) alllosses normalized to \u201d1\u201d when probability p = 0 .5,(b) zoom in perspective on the portion where proba-bility p >0.5.can observe that the proposed loss function results ina decreased final classification loss for easier samplescompared to the BCE loss. This encourages the modelto allocate more attention to other samples. Further-more, unlike the FCOS loss, which heavily down-weights the loss for easier samples, the proposed lossfunction still pays attention to these samples, albeitto a lesser extent. Consequently, the accuracy of theFCOS-Lite detector can be enhanced by utilizing theproposed gradient weighting loss.The Intersection over Union (IoU) loss, as ap-plied in the original FCOS detector, may fail to accu-rately represent the proximity between two boundingboxes in cases where they have no intersections. Toaddress this limitation, the Generalized IoU (GIoU)loss [29], Distance-IoU (DIoU) [27] loss and Com-plete IoU (CIoU) loss are proposed by incorporat-ing additional geometric factors. Especially, the ad-ditional factors in CIoU loss include the central pointdistance between two bounding boxes, the diagonallength of the smallest enclosing box covering thesetwo boxes and aspect ratio component. Thereby, theCIoU loss showcases significant improvement in bothconvergence speed during training, and detection ac-curacy compared to previous loss functions. This isthe main reason we employ the CIoU loss into ourmethod for location regression.Given a predicted box B and a target box Bgt,with their central points b and bgt respectively, the In-tersection over Union (IoU) metric and the CIoU lossare defined as follows:IoU = B \u2229 BgtB \u222a Bgt (5)LCIoU = 1 \u2212 IoU + \u03c12(b, bgt)c2 + \u03b1\u03c5 (6)where \u03c1(\xb7) is the Euclidean distance, c is the di-agonal length of the smallest enclosing box coveringtwo boxes B and Bgt, \u03c5 measures the consistency ofaspect ratio defined in Eq. (7) and\u03b1 is a positive trade-off parameter defined in Eq. (8).\u03c5 = 4\u03c02 (arctanwgthgt \u2212 arctanwh )2 (7)where w, h, wgt and hgt are width and height ofboxes B and Bgt respectively.\u03b1 = \u03c5(1 \u2212 IoU ) + \u03c5 (8)The final proposed detection loss function in ourFCOS-Lite detector is:Ldet = LW CE(p, p\u2217, g, \xb5) + LCIoU (9)2.2.3 Proposed knowledge distillation schemeKnowledge distillation (KD) is a technique for modelcompression that doesn\u2019t alter the network structure.In recent years, there has been a growing interest inapplying knowledge distillation techniques to detec-tors. Especially, the method proposed in [30] employsfocal distillation and global distillation to encouragethe student network to learn the critical pixels, chan-nels, and pixel relations from the teacher network.This approach enables our lightweight FCOS-Lite de-tector to enhance its performance by leveraging valu-able insights from a larger teacher detector, withoutdamaging its compactness.As shown in Fig.1, both focal distillation andglobal distillation are achieved through the compu-tation of focal and global distillation losses, whichare calculated from the Feature Pyramid Networks(FPN) of both the neck of teacher and student detec-tors. In focal distillation, we first utilize the groundtruth bounding box to generate a binary mask M,--- Page 11 ---scale mask S for segregating the background and fore-ground within the feature map. Next, spatial and chan-nel attention masks, denoted as As and Ac respec-tively, are calculated from teacher detector based onattention mechanisms. These masks from the teacherdetector are then utilized to guide the student detectorin the focal distill loss:Lfocal = \u03c3CXk=1HXi=1WXj=1Mi,jSi,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b2CXk=1HXi=1WXj=1\u02c6Mi,j \u02c6Si,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b3(L1(AsT , AsS) + L1(AcT , AcS))(10)where \u03c3, \u03b2 and \u03b3 are hyper-parameters to balance theloss contributions between foreground, backgroundand regularization respectively. C, H and W repre-sent the channel, height and width of feature maps, re-spectively. FT and FS denote the feature maps of theteacher detector and student detector, respectively. \u02c6Mand \u02c6S represent the inverse binary mask and inversescale mask to preserve the background within the fea-ture map, respectively, while L1 denote L1 loss.Figure 7: GcBlock employed for global distill losscalculation, its inputs are the feature maps from thenecks of the teacher detector and student detector, re-spectively.GcBlock as shown in Fig.7 is employed to re-spectively capture the global relation informationfrom the feature maps of the teacher detector and stu-dent detector. Next, the global relations from theteacher detector guide the student detector using theglobal distillation loss:Lglobal = \u03bbX(G(FT ) \u2212 G(FS))2 (11)insideG(F) = F + W2(ReLU(LN( (12)W1(NpXj=1eWkFjPNpm=1 eWkFmFj))))where \u03bb denote a hyper-parameter, Wk(\xb7), W1(\xb7),W2(\xb7), ReLU(\xb7) and LN(\xb7) represent the outputs ofconvolutional layers Wk, W1, W2, ReLU, and layernormalization, respectively. Np denote the number ofpixels in the feature.Finally, based on Eq. (9) to (11), the overall train-ing loss function for our FCOS-Lite detector withinthe knowledge distillation scheme is as follows:L = Lfocal + Lglobal + Ldet (13)2.3 Model trainingWe implemented the proposed detector in PyTorchfor training. The hardware configuration comprisedan Intel Xeon Silver 4214R CPU with 24 cores, op-erating at a frequency of 2.40 GHz per core. Thesystem is equipped with 256 GB of memory and uti-lizes an NVIDIA RTX 3090 Ti GPU with 24 GB ofGDDR6X memory. The operating system version isUbuntu 18.04, while the versions of Python, PyTorch,CUDA, and cuDNN are 3.8, 1.11.0, 11.3, and 8.2, re-spectively.During training, all 26,759 images from the train-ing sub-dataset were used. The input image size andbatch size were configured as 320 \xd7 320 \xd7 3 (height\xd7 width \xd7 channel) and 32, respectively. The modeltraining for the teacher model, student model, andknowledge-distilled model took 40, 40, and 50 epochs(836 iterations per epoch), respectively. The finalmodel was selected based on the best total accuracyin terms of \u201dmAP\u201d and \u201dF1-score on validation sub-dataset. We employed SGD as the optimizer, with ini-tial and final learning rates set to 2e-3 and 2e-5, re-spectively. The learning rates were reduced by a fac-tor at iteration 24,000 and 28,000, respectively. Ad-ditionally, weight decay and momentum were set to1e-4 and 0.9, respectively. The IoU threshold forNon-Maximum Suppression (NMS) was set to 0.6.As for the hyper-parameters of knowledge distillation,--- Page 12 ---they were configured as follows: \u03c3 = 1 .6 \xd7 10\u22123,\u03b2 = 8 \xd7 10\u22124, \u03b3 = 8 \xd7 10\u22124, \u03bb = 8 \xd7 10\u22126 andtemperature t = 0.8.2.4 Model evaluation and deploymentTo coherently and fairly evaluate and compare the per-formance of our proposed detector, we used the Py-Torch platform and assessed the detector based on thefollowing indicators: mAP@0.5 (mean Average Pre-cision with Intersection over Union threshold set to0.5), Precision (P), Recall (R), F1-score and Speci-ficity for class recognition. These metrics were calcu-lated as follows:P = T PT P+ F P (14)R = T PT P+ F N (15)F1 = 2P RP + R (16)mAP =PN1 APN =PN1R10 P(R)dRN (17)Specificity = T NT N+ F P (18)where T P(true positive) represents the count ofsamples accurately classified by the detector into theirrespective status categories (healthy or sick). Con-versely, F P(false positive) denotes the instances in-correctly classified by the detector as belonging toa status category when they do not. Similarly, F N(false negative) refers to the count of samples er-roneously categorized into the opposite status cate-gory. AP corresponds to the area under the precision-recall curve, while mAP signifies the average preci-sion across different categories. N is assigned a valueof 2, representing the total number of categories beingevaluated.Additional, model parameters and GFLOPs (GigaFloating Point Operations Per Second) were used tomeasure the computational efficiency and memoryrequirements of the models. Moreover, to verifythe deployability and performance of the model ona memory-constrained edge-AI enabled CMOS sen-sor (with total memory of 8 MB and actual memoryrequirement for possible running being less than 5MB), the models for comparison were all convertedto TF-Lite versions with int8 quantization for measur-ing their actual model sizes. Finally, we implementedthe TF-Lite version of the proposed edge-AI enableddetector on the CMOS sensor and verified its perfor-mance, including accuracy and inference speed mea-sured in FPS.3 Experimental results3.1 Evaluation of model improvementsThis section examines the influence of the proposedmodifications implemented in our detector using ourown dataset. To ensure a fair comparison, all methodsare implemented in PyTorch.As shown in Table.3, in our FCOS-Lite detector,\u201dreg\u201d and \u201dcls\u201d represent the loss functions for bound-ing box localization and classification, respectively.\u201dFL\u201d, \u201dBCE\u201d and \u201dWCE\u201d refer to Focal loss, binarycross-entropy loss and the proposed gradient weight-ing loss, respectively. It\u2019s important to note that foroptimal performance with each loss function, we fine-tuned the parameters \u03b1t and \u03b3 of Focal loss to 0.4 and1.2 respectively, and the parameter \xb5 of the gradientweighting loss to 0.7. The baseline for this ablationstudy comprises the combination of Focal Loss (FL)and IoU loss, which are the loss functions utilizedin the original FCOS detector. The results demon-strate that the integration of gradient weighting lossand CIoU loss significantly enhances the detector\u2019sperformance. Compared to the baseline method, themAP@0.5 and F1-score show improvements of 5.3%and 5.5%, respectively. Notably, gradient weightingloss proves more effective for our detector than FLand BCE losses, leading to approximately a 4 % im-provement in both mAP@0.5 and F1-score, comparedto the baseline method. Furthermore, the results in-dicate that the performance achieved with GIoU andDIoU losses is comparable, but CIoU loss demon-strates superior performance for bounding box local-ization. Finally, we utilize the proposed FCOS-Litedetector with \u201dWCE\u201d loss and CIoU loss as a studentdetector for further knowledge distillation.Fig.8 shows the comparison of accuracy and lossmetrics across various threshold values \xb5 for theproposed gradient weighting loss. To accommodatespace limitations, we only present mAP@0.5 and F1-score as accuracy metrics. In Fig.8 (a), it shows thatour proposed gradient weighting loss achieves optimalaccuracy when the threshold \xb5 is set to 0.7. Deviatingfrom threshold \xb5 = 0.7 results in decreased accuracyand setting the threshold \xb5 to 0.4 leads to a signifi-cant decrease in final accuracy. That is because at \xb5--- Page 13 ---Table 3: Ablation study results of the proposed FCOS-Lite detector with variant loss functions.Lossa mAP@0.5 AP ( %) P R F1reg cls ( %) (healthy/sick) ( %) ( %) ( %)IoUFLb 84.7 74 / 95.4 83.4 84 83.7BCE 85.6 80.2 / 91 84.6 86 85.3WCE 88.4 (+3.7) 84.2 / 92.6 87.4 88.2 87.8 (+4.1)GIoUFL 85.7 81.5 / 89.3 84.4 87 85.7BCE 87.1 82.5 / 91.7 84.6 88.1 86.3WCE 88.8 84.5 / 93.1 86.2 89 87.6DIoUFL 85.9 81.8 / 90 86.1 83.7 84.9BCE 86.7 82.9 / 90.5 87.4 86.2 86.8WCE 88.9 85.5 / 92.3 89.2 88 88.6CIoUFL 87.1 78.5 / 94.3 86.8 85.6 85.4BCE 87.5 83.4 / 91.6 87.1 87.4 87.1WCE 90 (+5.3) 85.5 / 94.5 88.5 89.9 89.2 (+5.5)a \u201dreg\u201d and \u201dcls\u201d denote loss functions for bounding box localization and classification in the proposed FCOS-Lite detector, respectively.b this is the baseline method.(a)(b)Figure 8: Comparison of accuracy and loss met-rics using different threshold values \xb5 for the pro-posed gradient weighting loss, (a) shows the resultsof mAP@0.5 and F1-score across varying thresholdvalues \xb5, (b) shows the corresponding loss values fordifferent threshold values \xb5.smaller than 0.4, the gradient weighting loss valuesexhibit an irregular pattern (refer to Fig.8 (b)), fail-ing to appropriately emphasize hard samples duringtraining. In this study, employing a strategy of assign-ing lower loss values to those samples with a gradientnorm of predicted class probability greater than 0.7,designated as \u201doutlier\u201d samples, proves to be a moreeffective approach for significantly improving the fi-nal accuracy.Table.4 shows the results of student detector \u201ddis-tilled\u201d by different teacher detectors in our study. Inthis table, \u201dmbv2\u201d backbone refers to the proposedFCOS-Lite detector configured with a MobilenetV2backbone and utilizing both \u201dWCE\u201d and CIoU losses,functioning as the student detector. On the otherhand, the backbones labeled as \u201dRes34\u201d, \u201dRes50\u201d and\u201dRes101\u201d represent the original FCOS detector em-ploying ResNet34, ResNet50 and ResNet101 back-bones, respectively, functioning as teacher detectorsduring the knowledge distillation process. It\u2019s crucialto highlight that we applied \u201dWCE\u201d and CIoU lossfunctions on the teacher detectors and meticulouslyfine-tuned the parameters of knowledge distillation foroptimal performance. Moreover, due to space con-straints, we only present the results for mAP@0.5,AP of the \u201dsick\u201d category, precision (P), and F1-score. The results for the AP of the \u201dhealthy\u201d cate-gory and recall (R) can be derived from the presenteddata. As shown in Table.4, when compared to theoriginal FCOS detectors across various backbone ar-chitectures, ranging from the smallest ResNet34 to--- Page 14 ---Table 4: Ablation study results of knowledge distillation.Ta Back Params FLOPs mAP@0.5 AP-sick b P F1S bone (M) (B) ( %) ( %) ( %) ( %)Bc mbv2d 2.84 1.95 90 94.5 88.5 89.2T Res34 e 25.6 15.2 93 96.7 91.1 91.2S mbv2 2.84 1.95 91.3 95.9 90.7 90T Res50 28.4 16.3 96.1 98.9 95.4 95.2S mbv2 2.84 1.95 95.1 98.1 94.3 94.2T Res101 46.5 23.4 96.3 99.1 95.7 94.8S mbv2 2.84 1.95 95.3 98.7 94.4 94.0a \u201dT\u201d and \u201dS\u201d denote the results of the teacher detector and the student detector, respectively.b \u201dAP-sick\u201d denotes the AP values for the \u201dsick\u201d category.c \u201dB\u201d denotes the baseline method before knowledge distillation.d \u201dmbv2\u201d denotes the proposed FCOS-Lite detector with MobilenetV2 backbone, which serves as the studentdetector.e \u201dRes*\u201d denotes the original FCOS detector with a ResNet* backbone, which is used as the teacher detectorthe largest ResNet101, FCOS-Lite exhibits a reduc-tion in parameter size (approximately 1/9 \u223c 1/16)and computational complexity (approximately 1/7 \u223c1/12 GFLOPs). However, the performance of FCOS-Lite is \u201dcompromised\u201d by its reduced parameter sizeand lower computational complexity. Despite the per-formance enhancements achieved through the utiliza-tion of \u201dWCE\u201d loss and CIoU loss in the FCOS-Litemodel, its overall performance is still \u201dcompromised\u201d.As we can see from Table.4, after knowledge distil-lation (KD), the mAP@0.5 and F1-score of the stu-dent detector show improvements of at least1.3% and0.8%, respectively, when the teacher detector is theFCOS detector with the ResNet34 backbone. Fur-thermore, these metrics experience enhancements of5.3% and 4.8%, respectively, when using the FCOSdetector with ResNet101 backbone. However, basedon the experimental results, we think that FCOS de-tector with ResNet50 backbone serves as the most ef-ficient teacher model in this study. It contributes tonotable improvements in the mAP@0.5 and F1-scoreof the student FCOS-Lite detector, enhancing them byapproximately 5.1% and 5.0%, respectively, while re-quiring much fewer (2/3) parameters compared to theteacher detector with ResNet101 backbone. This re-sults in shorter training time and less resources costs.Finally, we utilize the proposed FCOS-Lite detector,which is knowledge-distilled from the teacher detectorwith a ResNet50 backbone, to compare it with otherclassic detectors with lightweight capabilities.3.2 Evaluation of model classification perfor-manceFig.9 presents the confusion matrices of the models.The dataset comprises 4877 healthy chicken targetsacross 1419 images and 1942 sick chicken targetsacross 1453 images. As shown in Fig.9, the proposedloss functions (c) and knowledge distillation scheme(d) effectively enhance the true positive rates for bothhealthy and sick chicken categories compared to theoriginal FCOS-Lite model (a). Furthermore, the pro-posed methods effectively reduce the number of bothmistaken detections and missed detections that are in-correctly classified as background (false negatives),which should ideally be close to zero. The precision,recall, and specificity percentages for each \u201dhealthy\u201dand \u201dsick\u201d category, derived from the confusion ma-trices, are presented in Table.5. It is evident thatthe proposed methods significantly enhance classifica-tion accuracy, including \u201dspecificity,\u201d which measuresthe ability of the model to correctly identify negativecases.Table.6 shows the average precision for identi-fying sick chickens with various types of sickness,including frailty, fearfulness, and sex stunting syn-drome. Out of a total of 1942 sick chicken targets,there are 697 instances of frailty, 814 instances of fear-fulness, and 431 instances of sex stunting syndrome.For each model, the average precision for each typeof sickness exceeds 94 %. Although the proposedloss function slightly reduces the average precisionfor sick categories due to the increased focus on thehealthy category during training, which leads to a sig---- Page 15 ---(a) (b)(c) (d)Figure 9: Confusion matrices for: (a) FCOS-Lite model, (b) Teacher model with ResNet50 backbone, (c) FCOS-Lite with improved loss function, and (d) Final student model after knowledge distillation.--- Page 16 ---Table 5: Key metrics derived from confusion matrices of models.Model Category Precision (%) Recall (%) Specificity (%)FCOS-Lite healthy 75.6 77.2 59.7sick 91.3 90.8 97.2+ Lossa healthy 83.7 85.7 69.3sick 93.3 94.1 97.7Teacherb healthy 92.0 91.1 83.3sick 98.9 98.9 99.6Finalc healthy 90.3 89.8 80.3sick 98.3 98.4 99.4a FCOS-Lite with improved loss function.b FCOS with ResNet50 backbone as a teacher model.c FCOS-Lite with improved loss function and knowledge distillation.Table 6: Detailed AP of sick chickens.Model Sick Total frailty fear sex stuntingNum.a APb Num. AP Num. AP Num. APFCOS-Lite194295.469794.981494.943197.2+ Lossc 94.5 94.1 94.1 95.9Teacherd 98.9 98.8 98.7 99.5Finale 98.1 97.8 97.7 99.2a number of target objects in dataset.b percentage value of AP.c FCOS-Lite with improved loss function.d FCOS with ResNet50 backbone as a teacher model.e FCOS-Lite with improved loss function and knowledge distillation.nificant improvement in average precision for healthychickens (see Table.3), the proposed knowledge dis-tillation scheme effectively enhances the average pre-cision across all types of sickness.3.3 Comparison with existing detectorsIn this section, we compare the performance of ourproposed FCOS-Lite detector with that of severalclassic and light-weighted detectors, including two ofthe smallest YOLOv5 [31] models (YOLOv5n andYOLOv5s), SSD-Lite (Single Shot Multibox Detec-tor [32]) with a MobileNetV2 backbone, and twoof the smallest models of another anchor-free detec-tor YOLOX [33] (-Nano and -Tiny). It is impor-tant to note that, for a fair comparison, the hyper-parameters of the compared detectors are meticu-lously tuned to ensure optimal performance. Addi-tionally, the input data size for all detectors is stan-dardized to 320(H) \xd7 320(W) \xd7 3(C), with the ex-ception of SSD-Lite, which has an input data size of300(H)\xd7300(W)\xd73(C). The accuracy metrics, suchas mAP@50, AP-sick, Precision (P), and F1-scores,for all detectors are evaluated using PyTorch. How-ever, to determine the effectiveness of deploying thedetector on our edge device (IMX500 CMOS sensor),the model sizes of all detectors are compared usingTF-Lite after converting the model format from Py-Torch to TFLite and performing int8 quantization.Table.7 shows the comparative results betweenour detector and other light-weighted detectors. Dueto space constraints, we focus on displaying the met-rics for mAP@0.5, AP of the \u201dsick\u201d category, pre-cision (P), and F1-score. As shown in Table.7, ourproposed FCOS-Lite detector outperforms other light-weighted detectors. Compared to models with smallersizes, such as YOLOX-Nano and YOLOv5n, our de-tector has achieves approximately 12 % and 10 %higher accuracy, respectively. On the other hand,compared to models that exceed the size of our detec---- Page 17 ---Figure 10: Visual comparison between the results obtained from YOLOv5s (b) and our detector (c), with thecorresponding input images (a) for clear verification.--- Page 18 ---Table 7: Comparison of different detectors.Model Size a Params FLOPs mAP@0.5 AP-sick P F1(M) (M) (B) ( %) ( %) ( %) ( %)SSD-Liteb 4.3 3.41 4.11 75.1 82.4 74.4 74.1YOLOX-Nano 1.2 0.91 1.08 82.3 89.7 81.9 82.1YOLOX-Tiny 5.2 d 5.06 6.45 88.9 95.4 90.3 88.5YOLOv5nc 2.1 1.68 4.5 85.8 92.7 85.1 84.4YOLOv5s 8.0 d 6.69 16.5 91.7 96.4 90.9 90.1Ours 3.3 2.84 1.95 95.1 98.1 94.3 94.2a Sizes of all models are evaluated using TFLite after int8 quantization.b Backbone is MobileNetV2, width \xd7 height of input data size is 300 \xd7 300.c Version of YOLOv5 is 6d Fitting into the edge device is deemed difficult if the TFLite model size exceeds 5 MB.tor, such, Your response: ```SUMMARY\nedge device real-time image classification optimization techniques\n```\n~~~~~~~~~~\nCurrent Step #11, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge device real-time image classification optimization techniques\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 13 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #10, Phase: literature review, Feedback: 3\n--- Page 1 ---Edge AI-Enabled Chicken Health Detection Based on EnhancedFCOS-Lite and Knowledge DistillationQiang TongaResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAaCorresponding AuthorJinrui WangSchool of Computer ScienceBeijing University ofPosts and TelecommunicationsBeijing, CHINAWenshuang YangSchool of Electrical andElectronic EngineeringNanyang Technological UniversitySINGAPORESongtao WuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAWenqi ZhangResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAChen SunResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAKuanhong XuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAAbstract: Edge-AI based AIoT technology in modern poultry management has shown significant advantages forreal-world scenarios, optimizing farming operations while reducing resource requirements. To address the chal-lenge of developing a highly accurate edge-AI enabled detector that can be deployed within memory-constrainedenvironments, such as a highly resource-constrained edge-AI enabled CMOS sensor, this study innovatively de-velops an improved FCOS-Lite detector as a real-time, compact edge-AI enabled detector designed to identifychickens and assess their health status using an edge-AI enabled CMOS sensor. The proposed FCOS-Lite detectorleverages MobileNet as the backbone to achieve a compact model size. To mitigate the issue of reduced accuracyin compact edge-AI detectors without incurring additional inference costs, we propose a gradient weighting lossfunction for classification and introduce a CIOU loss function for localization. Additionally, a knowledge distilla-tion scheme is employed to transfer critical information from a larger teacher detector to the FCOS-Lite detector,enhancing performance while preserving a compact model size. Experimental results demonstrate the proposeddetector achieves a mean average precision (mAP) of 95.1 % and an F1-score of 94.2 %, outperforming otherstate-of-the-art detectors. The detector operates efficiently at over 20 FPS on the edge-AI enabled CMOS sensor,facilitated by int8 quantization. These results confirm that the proposed innovative approach leveraging edge-AItechnology achieves high performance and efficiency in a memory-constrained environment, meeting the practicaldemands of automated poultry health monitoring, offering low power consumption and minimal bandwidth costs.Key\u2013Words:AIoT, Edge-AI enabled CMOS sensor, Chicken healthy status detection, FCOS-Lite, Knowledge dis-tillation *1 IntroductionTraditional approaches to chicken poultry welfaremanagement are plagued by high labor costs and inef-*The updated version of this manuscript has been publishedin Computers and Electronics in Agriculture (2024), V olume226, Article 109432. DOI: https://doi.org/10.1016/j.compag.2024.109432.ficient resource management such as power consump-tion [1]. Monitoring poultry health is especially chal-lenging, as continuous, efficient, and precise inspec-tion by human workers is unfeasible for the thou-sands to millions of birds typically found on a poul-try ranch. Recently, AIoT (AI and IoT) technologieshave emerged as promising solutions to these chal-lenges [2, 3]. AIoT can facilitate efficient resourcearXiv:2407.09562v3  [cs.CV]  5 Nov 2024--- Page 2 ---control, significantly reduce the workload of humanworkers, and enhance overall farming efficiency byautomating [4] and optimizing poultry health moni-toring [5\u20137]Edge computing, a key component of AIoT, hasrevolutionized practical applications by integratingnetwork, computing, storage, and application capabil-ities into compact devices. Unlike high-performancecomputing equipment or cloud servers, edge comput-ing devices are designed for low power consumptionand minimal bandwidth usage while delivering ser-vices closest to the data source. This makes edgedevices ideal for real-world scenarios that demandportability and efficiency. In this study, we utilizean edge AI-enabled CMOS sensor\u2014IMX500 [8] asour edge device. Unlike other GPU-based edge de-vices used in poultry farming [9], the CMOS sensoroffers end users a highly cost-effective and simpli-fied deployment solution, thanks to its significantlylower power consumption and compact size. How-ever, the limited memory space (8MB) of the CMOSsensor poses significant challenges in developing anedge-AI detector that remains compact yet performswell in practical AIoT applications. Therefore, theobjective of this study is to develop a real-time, com-pact edge-AI model that delivers strong performancewhile operating with minimal computing power on ahighly resource-constrained yet cost-efficient edge-AIenabled CMOS sensor. This approach aims to au-tomate chicken health status detection by leveragingedge-AI technology in a novel way, addressing prac-tical challenges and meeting real-world demands.In the past years, with the advancement of deeplearning-based object detection technologies, signif-icant progress has been made in identifying the sta-tus of poultry. For instance, Yi Shi et al. [10] pro-posed a lightweight YOLOv3-based detection net-work tailored for chicken recognition and monitor-ing. Similarly, Zhuang et al. [11] proposed an im-proved SSD (Single Shot MultiBox Detector) modelto detect and classify healthy and sick chickens in realtime, which is a good example of utilizing object de-tection networks for real-time detecting chickens andrecognizing their healthy statuses. Liu et al. [12] de-signed and implemented a compact removal systemdesigned for detecting and removing deceased chick-ens within poultry houses, leveraging the YOLOv4network. Moreover, the authors in [13, 14] expandedthe system\u2019s application to chicken houses with cagedchickens, utilizing the networks based on YOLOv3and YOLOv5 respectively, to distinguish betweenhealthy and sick chickens. Furthermore, the authors in[15] proposed a defencing algorithm based on U-Netto mitigate the effects of cage fences, thereby enhanc-ing the accuracy of chicken detection using YOLOv5.Additionally, authors in [16, 17] introduced chickendetection methods based on U-Net to address chal-lenges in crowded scenes and to identify chicken be-haviors, respectively. These researches show the capa-bility of object detection techniques in poultry healthmonitoring. However, the methods mentioned abovehave not primarily focused on developing edge-AI en-abled detectors, thereby restricting their applicabilityto large machines with GPUs such as PC, server, orNvidia Jetson Xavier-type machines. This constraintseverely impedes the utilization of lightweight edgedevices with low power consumption and minimalbandwidth usage in practical AIoT scenarios.Several lightweight YOLO-based AI models,nano-level model and frameworks have been devel-oped to address practical usage issues. For instance,in [18], the authors proposed an accurate methodfor chicken flock detection using the lightweightYOLOv7-tiny model. In [19], Knowledge Distilla-tion (KD) techniques were employed to enhance theperformance of the small YOLOv5s model for sheepface recognition, using the larger YOLOv5x model asthe teacher detector. This approach effectively im-proves the performance of the compact model with-out increasing its size and inference costs. Addition-ally, in [20], a compact YOLO-Spot model was in-troduced for weed detection, leveraging edge comput-ing devices. Moreover, in [21], authors presented theRTFD algorithm, based on PicoDet-S, for lightweightdetection of fruits such as tomatoes and strawberrieson edge CPU computing devices. Although the afore-mentioned methods offer lightweight solutions, theystill struggle to achieve a good balance between accu-racy and compact model size due to their reliance onanchor boxes or overly reduced model sizes. In con-trast, FCOS [22] stands out by delivering high accu-racy, particularly in detecting objects of varying sizesand shapes, owing to its elimination of anchor boxes,simplified design, reduced need for extensive hyper-parameter tuning, and the use of decoupled detectionheads. Additionally, the architecture of FCOS allowsfor adjustment of backbone to accommodate variousmodel sizes, making the creation of an edge-AI ver-sion of FCOS a promising endeavor. Furthermore,our preliminary experiments and numerous existingstudies have shown that FCOS with different ResNetbackbones perform well in knowledge distillation, in-dicating that enhancing the performance of an edge-AI version of FCOS through knowledge distillation isalso highly promising. While model pruning is effec-tive in reducing model size for edge deployment, asdemonstrated in [23], overly aggressive pruning of alarge, accurate model to fit edge-AI constraints cansignificantly degrade accuracy if not carefully man-aged. Therefore, we select knowledge distillation as--- Page 3 ---Figure 1: Schematic of the edge-AI enabled detector. During the training phase, the compact FCOS-Lite detector,acting as the student model, is improved through knowledge distillation and tailored detection loss functions, thenfollowing compression for inference, the refined student model is deployed on the edge-AI enabled CMOS sensor.our technical approach to create an edge-AI enableddetector with good performance.The key contributions in this study, regarding ourproposed edge-AI enabled detector, are summarizedas follows:\u2022 We introduce a FCOS-Lite detector that utilizesMobileNet as the backbone and integrates mod-ified neck and head components, resulting in alightweight and compact model size suitable foredge-AI processing.\u2022 We propose a gradient weighting loss functionand introduce CIOU loss function as the clas-sification loss and localization loss respectively,aiming to enhance the accuracy of the proposededge-AI enabled FCOS-Lite detector. Espe-cially, the gradient weighting loss automaticallyassigns lower weights to easy samples and \u201cout-lier\u201d samples, redirecting focus to other samplesand thereby improving classification accuracy.\u2022 We propose a knowledge distillation schemeto transfer valuable information from a largeteacher model, such as the original FCOS de-tector with a ResNet backbone, to the proposedFCOS-Lite model. This approach effectivelymitigates the accuracy reduction inherent in thecompact FCOS-Lite model without additional in-ference costs. As a result, a favorable balance be-tween high accuracy and a compact model size isachieved.The overview schematic of the proposed edge-AIenabled detector is shown in Fig.1. During the train-ing phase, our compact FCOS-Lite detector servesas the student model within the knowledge distilla-tion scheme. The accuracy of the proposed detectoris enhanced through the \u201dknowledge transfer\u201d from alarger teacher model and specifically designed detec-tion loss functions. Then following additional modelcompression techniques, such as int8 quantization,the refined detector is deployable within the memory-constrained edge-AI enabled CMOS sensor for infer-ence. By utilizing the edge-AI enabled CMOS sensorinto a lightweight monitoring camera, our detectionsystem guarantees low power consumption and min-imal bandwidth costs, thereby ensuring cost-efficientpractical applicability in AIoT scenarios.2 Materials and methodsIn this section, we first introduce the details of ourexperimental environment and the specific applicationscenario targeted by our proposed method in Sec.2.1.--- Page 4 ---Figure 2: Example of the whole system featuring light-weighted intelligent cameras and our proposed detector:(a) Overall system placement in a real-world AIoT scenario, (b) Intelligent camera (left) and its internal edge-AIenabled CMOS sensor (right), and (c) Example of a visual result outputted by the proposed detector.Then we introduce the details of our proposed detectorin Sec.2.2.2.1 Materials2.1.1 AIoT Scenario and edge deviceFig.2 (a) shows an example of the experimental sys-tem, positioned on the automatic feeder located withinthe layer house. The automatic feeder autonomouslymoves along the length of the cage shield, dispensingfeed to the enclosed chickens several times through-out the day. Four light-weighted intelligent cameras(inside green circles) are mounted on the automaticfeeder, enabling autonomous and intelligent surveil-lance of the health statuses of chickens within thefour-level cage arrays. An example of the externalconfiguration of the intelligent camera along with itsinternal edge-AI enabled CMOS sensor are shown inthe left and right sides in Fig.2 (b) respectively. Inthis study, we employ \u201dIMX500\u201d with an 8 MB mem-ory capacity and a maximum computational powerof 1 TOPS (Tera Operations Per Second) computa-tional power for int8 data processing, as the edge-AI enabled CMOS sensor. This sensor incorporatesa stacked structure (refer to the right side of (b)), in-tegrating a regular image sensor, a robust DSP (Dig-ital Signal Processor), and dedicated on-chip SRAM(Static Random-Access Memory) to facilitate accel-erated edge-AI processing at impressive speeds. Dur-ing the patrolling activities of the automatic feeder,the proposed edge-AI enabled detector deployed onthe logic chip directly uses the frames captured by thepixel chip, as inputs, then automatically detects the lo-cations of the chickens and identifies their respectivehealth statuses. The outputs of the intelligent cam-era consist of metadata derived from edge-AI process-ing, such as the recognition of chicken health status(healthy or unhealthy) in tensor vector format. Al-ternatively, the outputs can also comprise images di-rectly captured by the camera or can comprise visualresults of ROI (Region Of Interest) on the capturedimages. Fig.2 (c) shows an example of visual outputfrom the proposed detector deployed on the CMOSsensor. However, it\u2019s important to note that, such vi-sual output as shown in Fig.2 (c) for reporting visualrecognition outcomes for all chickens, may not be es-sential in practical AIoT scenarios. Because of theintelligent camera\u2019s capability to execute edge-AI al-gorithms directly on the CMOS sensor, the outcomesof chicken health status monitoring, which are sub-sequently transmitted to higher-level computers suchas the cloud servers, can be optimized to encompassmetadata that solely includes byte-format messages ofthe recognition results for \u201dunhealthy\u201d chickens. Asa result, the transmitted outputs from each intelligentcamera are compact, consisting of just a few bytes.--- Page 5 ---Therefore, during the system\u2019s daily patrol inspec-tions, uploading outputs to the upper-level computerrequires minimal cumulative bandwidth consumptionand a low bit rate. Furthermore, within the intelli-gent camera shown in Fig.2 (b), in conjunction withlightweight and low power consumption micro boardssuch as \u201dRaspberry Pi model 4B\u201d, \u201dRaspberry Pi Zero2W\u201d, etc., the camera\u2019s power ( \u223c5V ,\u223c1.5A) can besupplied through a USB connection, utilizing a mo-bile power supplement or a battery pack (2.5V \u223c 5V)as the energy source. As a conclusion, the edge-AI enabled CMOS sensor based intelligent cameracan effectively minimize bandwidth costs and allowsthe entire patrolling system to leverage benefits oflow power consumption and reduced bandwidth costs,making it well-suited for real-world AIoT scenarios.2.1.2 Image acquisition and annotationSince there is a lack of publicly available datasetsfor chicken detection and healthy status recognition,we created our own dataset comprising a total of30,131 images. This dataset includes 15,470 imagesof healthy chickens and 14,661 images of sick chick-ens. And the \u201dsick chicken\u201d category encompassesvarious statuses of chickens, including frailty, fear-fulness, and sex stunting syndrome, characterized bysmall combs, etc. All images in the dataset also be cat-egorized into 14,660 images of white-feathered chick-ens and 15,471 images of yellow-feathered chickens,representing the two main types of chickens found inpoultry farms. These chickens are exclusively sourcedfrom layer houses in Tianjin city, China, and fallwithin the age range of 20 to 60 weeks. It is note-worthy that these chickens are specifically layers bredfor egg production and are not intended for consump-tion. Specifically, 10,138 images of both healthy andsick chickens were manually captured in a layer houseusing a high-quality SONY \u03b11 camera at a resolutionof 1920 \xd7 1080 to provide more details during modeltraining. The remaining 19,993 images in both cat-egories were captured during the system\u2019s daily au-tonomous patrolling, as shown in Fig.2 (a), using theintelligent camera depicted in Fig.2 (b), with a res-olution of 320 \xd7 320. These images were collectedover a period of five months from more than 2,700randomly chosen chickens, with each chicken beingphotographed multiple times on different days to en-sure sample diversity.And all data in our dataset were manually anno-tated using publicly available labeling tools such as\u201dLabelImg\u201d, under the guidance of experts in layerbreeding affiliated with an academic institution ofagricultural sciences. As an illustrative example,some images used for training purposes are shown inFig.3. High-quality images of healthy and sick chick-ens are shown in Fig.3 (a) and (b), respectively. Im-ages captured from real scenarios using the intelli-gent cameras are shown in Fig.3 (c) (depicting healthychickens) and (d) (depicting sick chickens). Addi-tionally, Fig.3 (d) show labels annotated using \u201dLabe-lImg\u201d, where light green boxes and purple boxes de-note healthy chickens and sick chickens, respectively.It\u2019s worth noting that thanks to the well-tuned ISP ofthe edge-AI enabled CMOS sensor, the images cap-tured in real scenarios (refer to Fig.3 (c) and (d)) main-tain good quality even under the capturing conditionswith movements.2.1.3 Dataset constructionOur dataset is divided into three subsets: training, val-idation, and testing sub-datasets, for the purposes oftraining, evaluation, and implementation test respec-tively. The distribution details of our dataset is shownin Table.1. In the table, \u201dHQ\u201d and \u201dLQ\u201d denote thehigh resolution images captured by high-quality cam-era and low resolution images captured in real sce-nario, respectively. And white feathered and yellowfeathered chickens are represented by \u201dW\u201d and \u201dY\u201drespectively. As shown in Table.1, the testing sub-dataset comprises 500 images captured from real sce-narios, while the remaining images in the training andvalidation sub-datasets are divided approximately in a9:1 ratio. For each sub-dataset, we shuffled and ran-domly selected the images and made efforts to achievea balanced sample distribution for both \u201dhealthy\u201d and\u201dsick\u201d categories, as well as for breeding classes basedon white and yellow feathered chickens, to the bestof our ability. However, as shown in Fig.3 (d), de-spite the nearly equal distribution of image numbersbetween the \u201dhealthy\u201d and \u201dsick\u201d categories, in mostimages of caged chickens in real scenarios, \u201dhealthy\u201dchicken samples outnumber \u201dsick\u201d chicken samples inthe real layer houses. Hence, addressing this sampleimbalance issue will be a focus of our future work.2.2 Methods2.2.1 FCOS-Lite network structureTo adapt the FCOS detector for edge devices, we in-troduce FCOS-Lite, a streamlined version optimizedfor lightweight processing. The schematic and de-tailed network structure of FCOS-Lite are illustratedin the top and bottom sections of Fig.4, respectively.In comparison to the original FCOS detector, theFCOS-Lite detector include the following modifica-tions:--- Page 6 ---Figure 3: An example of the training dataset: (a) and (b) show high-quality images of healthy and sick chickens,respectively, (c) and (d) display healthy and sick chickens captured from real scenarios, respectively, with annota-tion labels included in (d).--- Page 7 ---Table 1: Distribution details of sub-datasets.Train Valid Test TotalClass Breed HQ a LQ HQ LQ HQ LQHealthy Wb 2322 4501 222 470 \u2013 195 7710Y 2327 4481 267 460 \u2013 225 7760Sick W 2156 4080 244 440 \u2013 30 6950Y 2340 4552 260 509 \u2013 50 7711a \u201dHQ\u201d and \u201dLQ\u201d denote the high-quality and low-quality images which are captured by high-quality camera and intelligent cameras,respectively.b \u201dW\u201d and \u201dY\u201d short for white feathered and yellow feathered chickens, respectively.1. Changing the backbone of the network from\u201dResNet\u201d [24] to \u201dMobileNetV2\u201d [25], toachieve a compact and lightweight model.2. Reducing the number of FPN levels in the neckof the network from five to three, to decreasemodel complexity.3. Modifying the components of the shared heads inthe network and eliminating the original center-ness heads, to reduce model complexity.Here, we only focus on introducing the com-ponents of FCOS-Lite that different from the orig-inal FCOS detector. As shown in Fig.4, the di-mensions of the input image are 3 channels \xd7 320height \xd7 320 width. And the selection of a small in-put size is important to accommodate all processingtasks, including image processing, model inference,and post-processing, within the memory constraints ofthe edge-AI CMOS sensor. From the \u201dMobileNetV2\u201dbackbone, three specific feature maps are chosen toproduce three pyramid feature maps within the net-work\u2019s neck. This process is achieved by employing1 \xd7 1 convolutional layers with the top-down connec-tions. And the strides of the pyramid feature maps areset at 8, 16, and 32, corresponding to the range fromlarge to small sizes of maps, respectively. The repet-itive layer sets found in the original FCOS detectionheads are modified into a unified block set (referredto as \u201dDethead\u201d in Fig.4), consisting of a sequence oflayers: a 3 \xd7 3 convolutional layer, batch normaliza-tion, Relu6 activation, a 1\xd7 1 convolutional layer andanother 3 \xd7 3 convolutional layer. These \u201dDethead\u201dblock sets can achieve a more compact head designand good performance based on our experimental re-sults. Furthermore, the structure of sharing heads be-tween different feature levels, as seen in the originalFCOS, is retained in the FCOS-Lite detector for pa-rameter efficiency. However, the center-ness head inoriginal FCOS is omitted, since its marginal perfor-mance improvement (only 0.6 %) was outweighed byits demand for an additional 1.2% of memory space inthe CMOS sensor. The classification channels for var-ious feature levels consist of two sub-channels, corre-sponding to the two classes (\u201dhealthy\u201d and \u201dsick\u201d) ofchickens. Meanwhile, the regression heads maintainfour sub-channels, consistent with the original FCOS,denoting the coordinates of the bounding boxes\u2019 left(l), top (t), right (r), and bottom (b) coordinates foreach instance.Finally, as shown in Table.2, the \u201dPyTorch\u201d ver-sion (Float32) of the FCOS-Lite detector exhibits pa-rameter count of 2.84 MB. Compared to the origi-nal FCOS (ResNet50 backbone) detector which hasparameter size of 28.4 MB, the FCOS-Lite detectorachieves a remarkable model size reduction ratio of90%. Following int8 quantization, the model size ofFCOS-Lite can be compressed to 3.3 MB, making itsufficiently compact to accommodate the 8 MB mem-ory constraints of the edge-AI CMOS sensor. How-ever, FCOS-Lite also exhibits an accuracy loss issue.In this study, the accuracy loss ratio, exemplified bymAP@0.5 due to space constraints, is approximately12%, compared to the original FCOS detector.2.2.2 Improved loss functionsIn order to mitigate the inherent accuracy reductionin light-weighted FCOS-Lite detectors, we proposea gradient weighting loss function for classification,replacing the original Fcoal loss [26]. Additionally,the CIOU loss function [27] is introduced for loca-tion regression, replacing the original IoU loss [28].Through the implementation of these two loss func-tions, enhancements in the accuracy of the FCOS-Litedetector can be achieved without the need for struc-tural modifications or incurring additional inferencecosts.The Fcoal loss, utilized in the original FCOS de-tector, mitigates the contribution of loss from easy--- Page 8 ---Figure 4: FCOS-Lite network structure.--- Page 9 ---Table 2: Size and accuracy comparison between original FCOS and FCOS-Lite.Model Params (M) Ratio/size \u2191a mAP@0.5 (%) Ratio/ \u2206 \u2193bFCOSc 28.4 \u2013 96.1 \u2013FCOS-Lite 2.84 90 % 84.7 11.9 %a \u201dRatio/size\u201d represents the size reduction ratio of FCOS-Lite compared to the original FCOS, \u2191 indicates that a higher value is better.b \u201dRatio/\u2206\u201d represents the accuracy loss ratio of FCOS-Lite compared to the original FCOS, \u2193 indicates that a lower value is better.c Backbone of original FCOS is ResNet50.examples while emphasizing those from hard ex-amples, thereby addressing the class imbalance is-sue. However, its performance heavily relies onhyper-parameter tuning and lacks adaptability to dy-namic changes in data distribution during training.To address these limitations, we propose the gradi-ent weighting loss. This novel approach adjusts lossweights based on the gradient norms of samples, en-abling adaptation to changing data distributions andthe model\u2019s learning state. By utilizing a simplethreshold, the proposed gradient weighting loss as-signs lower weights to easy and \u201coutlier\u201d samples,thereby redirecting attention to other samples.In the proposed gradient weighting loss, let p \u2208[0, 1] denote the probability predicted by the FCOS-Lite model for a candidate sample, and p\u2217 \u2208 {0, 1}represent its ground-truth label for a particular class.Consider the binary cross entropy loss as follow:LBCE (p, p\u2217) =(\u2212log(p) ifp\u2217 = 1\u2212log(1 \u2212 p) ifp\u2217 = 0 (1)Then, the norm of gradient of p is denoted as g:g = |p \u2212 p\u2217| =(1 \u2212 p ifp \u2217 = 1p ifp \u2217 = 0 (2)We then denote the loss weight\u03c9 for each samplebased on its gradient norm g as:\u03c9 =(eg ifg < \xb5|2e\xb5 \u2212 eg| otherwise (3)where e denotes exponential function, and \xb5 repre-sents the simple threshold for distinguishing the \u201cout-lier\u201d samples based on the gradient norm g.And the final weighted classification loss basedon binary cross entropy loss is denoted as follows:LW CE(p, p\u2217, g, \xb5) = \u03c9LBCE (p, p\u2217) (4)=(egLBCE (p, p\u2217) ifg < \xb5|2e\xb5 \u2212 eg|LBCE (p, p\u2217) otherwiseFigure 5: An example of weights based on the gradi-ent norms for classification loss, with thresholds\xb5 areset to 0.4, 0.6, 0.8. respectively.As shown in Fig.5, the weight \u03c9 (vertical axis)significantly increases for samples with larger gradi-ent norms (horizontal axis) owing to the exponentialfunction. Conversely, the weight\u03c9 decreases for \u201dout-lier\u201d samples with gradient norms exceeding the pre-defined threshold \xb5. By tuning the threshold \xb5 (referto \xb5=0.4, 0.6, and 0.8 respectively in Fig.5), we canadjust the range of \u201doutlier\u201d (very hard) samples andtheir contributions to the loss, thereby regulating theamount of attention paid to those outlier samples.As shown in Fig.6, we present a comparison oflosses between traditional binary cross-entropy (BCE)loss, Focal loss (FL) with \u03b3 values set to 1.2 and2.0 in the factor (1 \u2212 p)\u03b3 respectively, and the pro-posed gradient weighting loss with \xb5 set to 0.7. Weclassify samples with probability p > 0.5 as \u201dwell-classified\u201d samples for ground truthp\u2217 = 1, followingthe definition in Focal loss, and normalize the lossesof all methods to \u201d1\u201d when p = 0.5 for fair compari-son. Compared to the Fcoal loss, which assigns exces-sively large loss values for outlier samples (p close tozero), the proposed loss function assigns highly down-weighted loss for those outlier samples. Additionally,the loss values assigned by the proposed loss functionare lower than those of BCE loss for those outlier sam-ples. This ensures that the proposed loss function ef-fectively mitigates the adverse effects from those out-lier samples. Fig.6 (b) provides a \u201dZoom In\u201d perspec-tive on the portion where probability p > 0.5. We--- Page 10 ---(a)(b)Figure 6: An example of comparison between the pro-posed loss function and existing loss functions, (a) alllosses normalized to \u201d1\u201d when probability p = 0 .5,(b) zoom in perspective on the portion where proba-bility p >0.5.can observe that the proposed loss function results ina decreased final classification loss for easier samplescompared to the BCE loss. This encourages the modelto allocate more attention to other samples. Further-more, unlike the FCOS loss, which heavily down-weights the loss for easier samples, the proposed lossfunction still pays attention to these samples, albeitto a lesser extent. Consequently, the accuracy of theFCOS-Lite detector can be enhanced by utilizing theproposed gradient weighting loss.The Intersection over Union (IoU) loss, as ap-plied in the original FCOS detector, may fail to accu-rately represent the proximity between two boundingboxes in cases where they have no intersections. Toaddress this limitation, the Generalized IoU (GIoU)loss [29], Distance-IoU (DIoU) [27] loss and Com-plete IoU (CIoU) loss are proposed by incorporat-ing additional geometric factors. Especially, the ad-ditional factors in CIoU loss include the central pointdistance between two bounding boxes, the diagonallength of the smallest enclosing box covering thesetwo boxes and aspect ratio component. Thereby, theCIoU loss showcases significant improvement in bothconvergence speed during training, and detection ac-curacy compared to previous loss functions. This isthe main reason we employ the CIoU loss into ourmethod for location regression.Given a predicted box B and a target box Bgt,with their central points b and bgt respectively, the In-tersection over Union (IoU) metric and the CIoU lossare defined as follows:IoU = B \u2229 BgtB \u222a Bgt (5)LCIoU = 1 \u2212 IoU + \u03c12(b, bgt)c2 + \u03b1\u03c5 (6)where \u03c1(\xb7) is the Euclidean distance, c is the di-agonal length of the smallest enclosing box coveringtwo boxes B and Bgt, \u03c5 measures the consistency ofaspect ratio defined in Eq. (7) and\u03b1 is a positive trade-off parameter defined in Eq. (8).\u03c5 = 4\u03c02 (arctanwgthgt \u2212 arctanwh )2 (7)where w, h, wgt and hgt are width and height ofboxes B and Bgt respectively.\u03b1 = \u03c5(1 \u2212 IoU ) + \u03c5 (8)The final proposed detection loss function in ourFCOS-Lite detector is:Ldet = LW CE(p, p\u2217, g, \xb5) + LCIoU (9)2.2.3 Proposed knowledge distillation schemeKnowledge distillation (KD) is a technique for modelcompression that doesn\u2019t alter the network structure.In recent years, there has been a growing interest inapplying knowledge distillation techniques to detec-tors. Especially, the method proposed in [30] employsfocal distillation and global distillation to encouragethe student network to learn the critical pixels, chan-nels, and pixel relations from the teacher network.This approach enables our lightweight FCOS-Lite de-tector to enhance its performance by leveraging valu-able insights from a larger teacher detector, withoutdamaging its compactness.As shown in Fig.1, both focal distillation andglobal distillation are achieved through the compu-tation of focal and global distillation losses, whichare calculated from the Feature Pyramid Networks(FPN) of both the neck of teacher and student detec-tors. In focal distillation, we first utilize the groundtruth bounding box to generate a binary mask M,--- Page 11 ---scale mask S for segregating the background and fore-ground within the feature map. Next, spatial and chan-nel attention masks, denoted as As and Ac respec-tively, are calculated from teacher detector based onattention mechanisms. These masks from the teacherdetector are then utilized to guide the student detectorin the focal distill loss:Lfocal = \u03c3CXk=1HXi=1WXj=1Mi,jSi,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b2CXk=1HXi=1WXj=1\u02c6Mi,j \u02c6Si,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b3(L1(AsT , AsS) + L1(AcT , AcS))(10)where \u03c3, \u03b2 and \u03b3 are hyper-parameters to balance theloss contributions between foreground, backgroundand regularization respectively. C, H and W repre-sent the channel, height and width of feature maps, re-spectively. FT and FS denote the feature maps of theteacher detector and student detector, respectively. \u02c6Mand \u02c6S represent the inverse binary mask and inversescale mask to preserve the background within the fea-ture map, respectively, while L1 denote L1 loss.Figure 7: GcBlock employed for global distill losscalculation, its inputs are the feature maps from thenecks of the teacher detector and student detector, re-spectively.GcBlock as shown in Fig.7 is employed to re-spectively capture the global relation informationfrom the feature maps of the teacher detector and stu-dent detector. Next, the global relations from theteacher detector guide the student detector using theglobal distillation loss:Lglobal = \u03bbX(G(FT ) \u2212 G(FS))2 (11)insideG(F) = F + W2(ReLU(LN( (12)W1(NpXj=1eWkFjPNpm=1 eWkFmFj))))where \u03bb denote a hyper-parameter, Wk(\xb7), W1(\xb7),W2(\xb7), ReLU(\xb7) and LN(\xb7) represent the outputs ofconvolutional layers Wk, W1, W2, ReLU, and layernormalization, respectively. Np denote the number ofpixels in the feature.Finally, based on Eq. (9) to (11), the overall train-ing loss function for our FCOS-Lite detector withinthe knowledge distillation scheme is as follows:L = Lfocal + Lglobal + Ldet (13)2.3 Model trainingWe implemented the proposed detector in PyTorchfor training. The hardware configuration comprisedan Intel Xeon Silver 4214R CPU with 24 cores, op-erating at a frequency of 2.40 GHz per core. Thesystem is equipped with 256 GB of memory and uti-lizes an NVIDIA RTX 3090 Ti GPU with 24 GB ofGDDR6X memory. The operating system version isUbuntu 18.04, while the versions of Python, PyTorch,CUDA, and cuDNN are 3.8, 1.11.0, 11.3, and 8.2, re-spectively.During training, all 26,759 images from the train-ing sub-dataset were used. The input image size andbatch size were configured as 320 \xd7 320 \xd7 3 (height\xd7 width \xd7 channel) and 32, respectively. The modeltraining for the teacher model, student model, andknowledge-distilled model took 40, 40, and 50 epochs(836 iterations per epoch), respectively. The finalmodel was selected based on the best total accuracyin terms of \u201dmAP\u201d and \u201dF1-score on validation sub-dataset. We employed SGD as the optimizer, with ini-tial and final learning rates set to 2e-3 and 2e-5, re-spectively. The learning rates were reduced by a fac-tor at iteration 24,000 and 28,000, respectively. Ad-ditionally, weight decay and momentum were set to1e-4 and 0.9, respectively. The IoU threshold forNon-Maximum Suppression (NMS) was set to 0.6.As for the hyper-parameters of knowledge distillation,--- Page 12 ---they were configured as follows: \u03c3 = 1 .6 \xd7 10\u22123,\u03b2 = 8 \xd7 10\u22124, \u03b3 = 8 \xd7 10\u22124, \u03bb = 8 \xd7 10\u22126 andtemperature t = 0.8.2.4 Model evaluation and deploymentTo coherently and fairly evaluate and compare the per-formance of our proposed detector, we used the Py-Torch platform and assessed the detector based on thefollowing indicators: mAP@0.5 (mean Average Pre-cision with Intersection over Union threshold set to0.5), Precision (P), Recall (R), F1-score and Speci-ficity for class recognition. These metrics were calcu-lated as follows:P = T PT P+ F P (14)R = T PT P+ F N (15)F1 = 2P RP + R (16)mAP =PN1 APN =PN1R10 P(R)dRN (17)Specificity = T NT N+ F P (18)where T P(true positive) represents the count ofsamples accurately classified by the detector into theirrespective status categories (healthy or sick). Con-versely, F P(false positive) denotes the instances in-correctly classified by the detector as belonging toa status category when they do not. Similarly, F N(false negative) refers to the count of samples er-roneously categorized into the opposite status cate-gory. AP corresponds to the area under the precision-recall curve, while mAP signifies the average preci-sion across different categories. N is assigned a valueof 2, representing the total number of categories beingevaluated.Additional, model parameters and GFLOPs (GigaFloating Point Operations Per Second) were used tomeasure the computational efficiency and memoryrequirements of the models. Moreover, to verifythe deployability and performance of the model ona memory-constrained edge-AI enabled CMOS sen-sor (with total memory of 8 MB and actual memoryrequirement for possible running being less than 5MB), the models for comparison were all convertedto TF-Lite versions with int8 quantization for measur-ing their actual model sizes. Finally, we implementedthe TF-Lite version of the proposed edge-AI enableddetector on the CMOS sensor and verified its perfor-mance, including accuracy and inference speed mea-sured in FPS.3 Experimental results3.1 Evaluation of model improvementsThis section examines the influence of the proposedmodifications implemented in our detector using ourown dataset. To ensure a fair comparison, all methodsare implemented in PyTorch.As shown in Table.3, in our FCOS-Lite detector,\u201dreg\u201d and \u201dcls\u201d represent the loss functions for bound-ing box localization and classification, respectively.\u201dFL\u201d, \u201dBCE\u201d and \u201dWCE\u201d refer to Focal loss, binarycross-entropy loss and the proposed gradient weight-ing loss, respectively. It\u2019s important to note that foroptimal performance with each loss function, we fine-tuned the parameters \u03b1t and \u03b3 of Focal loss to 0.4 and1.2 respectively, and the parameter \xb5 of the gradientweighting loss to 0.7. The baseline for this ablationstudy comprises the combination of Focal Loss (FL)and IoU loss, which are the loss functions utilizedin the original FCOS detector. The results demon-strate that the integration of gradient weighting lossand CIoU loss significantly enhances the detector\u2019sperformance. Compared to the baseline method, themAP@0.5 and F1-score show improvements of 5.3%and 5.5%, respectively. Notably, gradient weightingloss proves more effective for our detector than FLand BCE losses, leading to approximately a 4 % im-provement in both mAP@0.5 and F1-score, comparedto the baseline method. Furthermore, the results in-dicate that the performance achieved with GIoU andDIoU losses is comparable, but CIoU loss demon-strates superior performance for bounding box local-ization. Finally, we utilize the proposed FCOS-Litedetector with \u201dWCE\u201d loss and CIoU loss as a studentdetector for further knowledge distillation.Fig.8 shows the comparison of accuracy and lossmetrics across various threshold values \xb5 for theproposed gradient weighting loss. To accommodatespace limitations, we only present mAP@0.5 and F1-score as accuracy metrics. In Fig.8 (a), it shows thatour proposed gradient weighting loss achieves optimalaccuracy when the threshold \xb5 is set to 0.7. Deviatingfrom threshold \xb5 = 0.7 results in decreased accuracyand setting the threshold \xb5 to 0.4 leads to a signifi-cant decrease in final accuracy. That is because at \xb5--- Page 13 ---Table 3: Ablation study results of the proposed FCOS-Lite detector with variant loss functions.Lossa mAP@0.5 AP ( %) P R F1reg cls ( %) (healthy/sick) ( %) ( %) ( %)IoUFLb 84.7 74 / 95.4 83.4 84 83.7BCE 85.6 80.2 / 91 84.6 86 85.3WCE 88.4 (+3.7) 84.2 / 92.6 87.4 88.2 87.8 (+4.1)GIoUFL 85.7 81.5 / 89.3 84.4 87 85.7BCE 87.1 82.5 / 91.7 84.6 88.1 86.3WCE 88.8 84.5 / 93.1 86.2 89 87.6DIoUFL 85.9 81.8 / 90 86.1 83.7 84.9BCE 86.7 82.9 / 90.5 87.4 86.2 86.8WCE 88.9 85.5 / 92.3 89.2 88 88.6CIoUFL 87.1 78.5 / 94.3 86.8 85.6 85.4BCE 87.5 83.4 / 91.6 87.1 87.4 87.1WCE 90 (+5.3) 85.5 / 94.5 88.5 89.9 89.2 (+5.5)a \u201dreg\u201d and \u201dcls\u201d denote loss functions for bounding box localization and classification in the proposed FCOS-Lite detector, respectively.b this is the baseline method.(a)(b)Figure 8: Comparison of accuracy and loss met-rics using different threshold values \xb5 for the pro-posed gradient weighting loss, (a) shows the resultsof mAP@0.5 and F1-score across varying thresholdvalues \xb5, (b) shows the corresponding loss values fordifferent threshold values \xb5.smaller than 0.4, the gradient weighting loss valuesexhibit an irregular pattern (refer to Fig.8 (b)), fail-ing to appropriately emphasize hard samples duringtraining. In this study, employing a strategy of assign-ing lower loss values to those samples with a gradientnorm of predicted class probability greater than 0.7,designated as \u201doutlier\u201d samples, proves to be a moreeffective approach for significantly improving the fi-nal accuracy.Table.4 shows the results of student detector \u201ddis-tilled\u201d by different teacher detectors in our study. Inthis table, \u201dmbv2\u201d backbone refers to the proposedFCOS-Lite detector configured with a MobilenetV2backbone and utilizing both \u201dWCE\u201d and CIoU losses,functioning as the student detector. On the otherhand, the backbones labeled as \u201dRes34\u201d, \u201dRes50\u201d and\u201dRes101\u201d represent the original FCOS detector em-ploying ResNet34, ResNet50 and ResNet101 back-bones, respectively, functioning as teacher detectorsduring the knowledge distillation process. It\u2019s crucialto highlight that we applied \u201dWCE\u201d and CIoU lossfunctions on the teacher detectors and meticulouslyfine-tuned the parameters of knowledge distillation foroptimal performance. Moreover, due to space con-straints, we only present the results for mAP@0.5,AP of the \u201dsick\u201d category, precision (P), and F1-score. The results for the AP of the \u201dhealthy\u201d cate-gory and recall (R) can be derived from the presenteddata. As shown in Table.4, when compared to theoriginal FCOS detectors across various backbone ar-chitectures, ranging from the smallest ResNet34 to--- Page 14 ---Table 4: Ablation study results of knowledge distillation.Ta Back Params FLOPs mAP@0.5 AP-sick b P F1S bone (M) (B) ( %) ( %) ( %) ( %)Bc mbv2d 2.84 1.95 90 94.5 88.5 89.2T Res34 e 25.6 15.2 93 96.7 91.1 91.2S mbv2 2.84 1.95 91.3 95.9 90.7 90T Res50 28.4 16.3 96.1 98.9 95.4 95.2S mbv2 2.84 1.95 95.1 98.1 94.3 94.2T Res101 46.5 23.4 96.3 99.1 95.7 94.8S mbv2 2.84 1.95 95.3 98.7 94.4 94.0a \u201dT\u201d and \u201dS\u201d denote the results of the teacher detector and the student detector, respectively.b \u201dAP-sick\u201d denotes the AP values for the \u201dsick\u201d category.c \u201dB\u201d denotes the baseline method before knowledge distillation.d \u201dmbv2\u201d denotes the proposed FCOS-Lite detector with MobilenetV2 backbone, which serves as the studentdetector.e \u201dRes*\u201d denotes the original FCOS detector with a ResNet* backbone, which is used as the teacher detectorthe largest ResNet101, FCOS-Lite exhibits a reduc-tion in parameter size (approximately 1/9 \u223c 1/16)and computational complexity (approximately 1/7 \u223c1/12 GFLOPs). However, the performance of FCOS-Lite is \u201dcompromised\u201d by its reduced parameter sizeand lower computational complexity. Despite the per-formance enhancements achieved through the utiliza-tion of \u201dWCE\u201d loss and CIoU loss in the FCOS-Litemodel, its overall performance is still \u201dcompromised\u201d.As we can see from Table.4, after knowledge distil-lation (KD), the mAP@0.5 and F1-score of the stu-dent detector show improvements of at least1.3% and0.8%, respectively, when the teacher detector is theFCOS detector with the ResNet34 backbone. Fur-thermore, these metrics experience enhancements of5.3% and 4.8%, respectively, when using the FCOSdetector with ResNet101 backbone. However, basedon the experimental results, we think that FCOS de-tector with ResNet50 backbone serves as the most ef-ficient teacher model in this study. It contributes tonotable improvements in the mAP@0.5 and F1-scoreof the student FCOS-Lite detector, enhancing them byapproximately 5.1% and 5.0%, respectively, while re-quiring much fewer (2/3) parameters compared to theteacher detector with ResNet101 backbone. This re-sults in shorter training time and less resources costs.Finally, we utilize the proposed FCOS-Lite detector,which is knowledge-distilled from the teacher detectorwith a ResNet50 backbone, to compare it with otherclassic detectors with lightweight capabilities.3.2 Evaluation of model classification perfor-manceFig.9 presents the confusion matrices of the models.The dataset comprises 4877 healthy chicken targetsacross 1419 images and 1942 sick chicken targetsacross 1453 images. As shown in Fig.9, the proposedloss functions (c) and knowledge distillation scheme(d) effectively enhance the true positive rates for bothhealthy and sick chicken categories compared to theoriginal FCOS-Lite model (a). Furthermore, the pro-posed methods effectively reduce the number of bothmistaken detections and missed detections that are in-correctly classified as background (false negatives),which should ideally be close to zero. The precision,recall, and specificity percentages for each \u201dhealthy\u201dand \u201dsick\u201d category, derived from the confusion ma-trices, are presented in Table.5. It is evident thatthe proposed methods significantly enhance classifica-tion accuracy, including \u201dspecificity,\u201d which measuresthe ability of the model to correctly identify negativecases.Table.6 shows the average precision for identi-fying sick chickens with various types of sickness,including frailty, fearfulness, and sex stunting syn-drome. Out of a total of 1942 sick chicken targets,there are 697 instances of frailty, 814 instances of fear-fulness, and 431 instances of sex stunting syndrome.For each model, the average precision for each typeof sickness exceeds 94 %. Although the proposedloss function slightly reduces the average precisionfor sick categories due to the increased focus on thehealthy category during training, which leads to a sig---- Page 15 ---(a) (b)(c) (d)Figure 9: Confusion matrices for: (a) FCOS-Lite model, (b) Teacher model with ResNet50 backbone, (c) FCOS-Lite with improved loss function, and (d) Final student model after knowledge distillation.--- Page 16 ---Table 5: Key metrics derived from confusion matrices of models.Model Category Precision (%) Recall (%) Specificity (%)FCOS-Lite healthy 75.6 77.2 59.7sick 91.3 90.8 97.2+ Lossa healthy 83.7 85.7 69.3sick 93.3 94.1 97.7Teacherb healthy 92.0 91.1 83.3sick 98.9 98.9 99.6Finalc healthy 90.3 89.8 80.3sick 98.3 98.4 99.4a FCOS-Lite with improved loss function.b FCOS with ResNet50 backbone as a teacher model.c FCOS-Lite with improved loss function and knowledge distillation.Table 6: Detailed AP of sick chickens.Model Sick Total frailty fear sex stuntingNum.a APb Num. AP Num. AP Num. APFCOS-Lite194295.469794.981494.943197.2+ Lossc 94.5 94.1 94.1 95.9Teacherd 98.9 98.8 98.7 99.5Finale 98.1 97.8 97.7 99.2a number of target objects in dataset.b percentage value of AP.c FCOS-Lite with improved loss function.d FCOS with ResNet50 backbone as a teacher model.e FCOS-Lite with improved loss function and knowledge distillation.nificant improvement in average precision for healthychickens (see Table.3), the proposed knowledge dis-tillation scheme effectively enhances the average pre-cision across all types of sickness.3.3 Comparison with existing detectorsIn this section, we compare the performance of ourproposed FCOS-Lite detector with that of severalclassic and light-weighted detectors, including two ofthe smallest YOLOv5 [31] models (YOLOv5n andYOLOv5s), SSD-Lite (Single Shot Multibox Detec-tor [32]) with a MobileNetV2 backbone, and twoof the smallest models of another anchor-free detec-tor YOLOX [33] (-Nano and -Tiny). It is impor-tant to note that, for a fair comparison, the hyper-parameters of the compared detectors are meticu-lously tuned to ensure optimal performance. Addi-tionally, the input data size for all detectors is stan-dardized to 320(H) \xd7 320(W) \xd7 3(C), with the ex-ception of SSD-Lite, which has an input data size of300(H)\xd7300(W)\xd73(C). The accuracy metrics, suchas mAP@50, AP-sick, Precision (P), and F1-scores,for all detectors are evaluated using PyTorch. How-ever, to determine the effectiveness of deploying thedetector on our edge device (IMX500 CMOS sensor),the model sizes of all detectors are compared usingTF-Lite after converting the model format from Py-Torch to TFLite and performing int8 quantization.Table.7 shows the comparative results betweenour detector and other light-weighted detectors. Dueto space constraints, we focus on displaying the met-rics for mAP@0.5, AP of the \u201dsick\u201d category, pre-cision (P), and F1-score. As shown in Table.7, ourproposed FCOS-Lite detector outperforms other light-weighted detectors. Compared to models with smallersizes, such as YOLOX-Nano and YOLOv5n, our de-tector has achieves approximately 12 % and 10 %higher accuracy, respectively. On the other hand,compared to models that exceed the size of our detec---- Page 17 ---Figure 10: Visual comparison between the results obtained from YOLOv5s (b) and our detector (c), with thecorresponding input images (a) for clear verification.--- Page 18 ---Table 7: Comparison of different detectors.Model Size a Params FLOPs mAP@0.5 AP-sick P F1(M) (M) (B) ( %) ( %) ( %) ( %)SSD-Liteb 4.3 3.41 4.11 75.1 82.4 74.4 74.1YOLOX-Nano 1.2 0.91 1.08 82.3 89.7 81.9 82.1YOLOX-Tiny 5.2 d 5.06 6.45 88.9 95.4 90.3 88.5YOLOv5nc 2.1 1.68 4.5 85.8 92.7 85.1 84.4YOLOv5s 8.0 d 6.69 16.5 91.7 96.4 90.9 90.1Ours 3.3 2.84 1.95 95.1 98.1 94.3 94.2a Sizes of all models are evaluated using TFLite after int8 quantization.b Backbone is MobileNetV2, width \xd7 height of input data size is 300 \xd7 300.c Version of YOLOv5 is 6d Fitting into the edge device is deemed difficult if the TFLite model size exceeds 5 MB.tor, such, Your response: ```SUMMARY\nedge device real-time image classification optimization techniques\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\n~~~~~~~~~~\nCurrent Step #12, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance.\n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2307.04443v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 14 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #10, Phase: literature review, Feedback: 3\n--- Page 1 ---Edge AI-Enabled Chicken Health Detection Based on EnhancedFCOS-Lite and Knowledge DistillationQiang TongaResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAaCorresponding AuthorJinrui WangSchool of Computer ScienceBeijing University ofPosts and TelecommunicationsBeijing, CHINAWenshuang YangSchool of Electrical andElectronic EngineeringNanyang Technological UniversitySINGAPORESongtao WuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAWenqi ZhangResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAChen SunResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAKuanhong XuResearch & DevelopmentCenter ChinaSONY Group CorporationBeijing, CHINAAbstract: Edge-AI based AIoT technology in modern poultry management has shown significant advantages forreal-world scenarios, optimizing farming operations while reducing resource requirements. To address the chal-lenge of developing a highly accurate edge-AI enabled detector that can be deployed within memory-constrainedenvironments, such as a highly resource-constrained edge-AI enabled CMOS sensor, this study innovatively de-velops an improved FCOS-Lite detector as a real-time, compact edge-AI enabled detector designed to identifychickens and assess their health status using an edge-AI enabled CMOS sensor. The proposed FCOS-Lite detectorleverages MobileNet as the backbone to achieve a compact model size. To mitigate the issue of reduced accuracyin compact edge-AI detectors without incurring additional inference costs, we propose a gradient weighting lossfunction for classification and introduce a CIOU loss function for localization. Additionally, a knowledge distilla-tion scheme is employed to transfer critical information from a larger teacher detector to the FCOS-Lite detector,enhancing performance while preserving a compact model size. Experimental results demonstrate the proposeddetector achieves a mean average precision (mAP) of 95.1 % and an F1-score of 94.2 %, outperforming otherstate-of-the-art detectors. The detector operates efficiently at over 20 FPS on the edge-AI enabled CMOS sensor,facilitated by int8 quantization. These results confirm that the proposed innovative approach leveraging edge-AItechnology achieves high performance and efficiency in a memory-constrained environment, meeting the practicaldemands of automated poultry health monitoring, offering low power consumption and minimal bandwidth costs.Key\u2013Words:AIoT, Edge-AI enabled CMOS sensor, Chicken healthy status detection, FCOS-Lite, Knowledge dis-tillation *1 IntroductionTraditional approaches to chicken poultry welfaremanagement are plagued by high labor costs and inef-*The updated version of this manuscript has been publishedin Computers and Electronics in Agriculture (2024), V olume226, Article 109432. DOI: https://doi.org/10.1016/j.compag.2024.109432.ficient resource management such as power consump-tion [1]. Monitoring poultry health is especially chal-lenging, as continuous, efficient, and precise inspec-tion by human workers is unfeasible for the thou-sands to millions of birds typically found on a poul-try ranch. Recently, AIoT (AI and IoT) technologieshave emerged as promising solutions to these chal-lenges [2, 3]. AIoT can facilitate efficient resourcearXiv:2407.09562v3  [cs.CV]  5 Nov 2024--- Page 2 ---control, significantly reduce the workload of humanworkers, and enhance overall farming efficiency byautomating [4] and optimizing poultry health moni-toring [5\u20137]Edge computing, a key component of AIoT, hasrevolutionized practical applications by integratingnetwork, computing, storage, and application capabil-ities into compact devices. Unlike high-performancecomputing equipment or cloud servers, edge comput-ing devices are designed for low power consumptionand minimal bandwidth usage while delivering ser-vices closest to the data source. This makes edgedevices ideal for real-world scenarios that demandportability and efficiency. In this study, we utilizean edge AI-enabled CMOS sensor\u2014IMX500 [8] asour edge device. Unlike other GPU-based edge de-vices used in poultry farming [9], the CMOS sensoroffers end users a highly cost-effective and simpli-fied deployment solution, thanks to its significantlylower power consumption and compact size. How-ever, the limited memory space (8MB) of the CMOSsensor poses significant challenges in developing anedge-AI detector that remains compact yet performswell in practical AIoT applications. Therefore, theobjective of this study is to develop a real-time, com-pact edge-AI model that delivers strong performancewhile operating with minimal computing power on ahighly resource-constrained yet cost-efficient edge-AIenabled CMOS sensor. This approach aims to au-tomate chicken health status detection by leveragingedge-AI technology in a novel way, addressing prac-tical challenges and meeting real-world demands.In the past years, with the advancement of deeplearning-based object detection technologies, signif-icant progress has been made in identifying the sta-tus of poultry. For instance, Yi Shi et al. [10] pro-posed a lightweight YOLOv3-based detection net-work tailored for chicken recognition and monitor-ing. Similarly, Zhuang et al. [11] proposed an im-proved SSD (Single Shot MultiBox Detector) modelto detect and classify healthy and sick chickens in realtime, which is a good example of utilizing object de-tection networks for real-time detecting chickens andrecognizing their healthy statuses. Liu et al. [12] de-signed and implemented a compact removal systemdesigned for detecting and removing deceased chick-ens within poultry houses, leveraging the YOLOv4network. Moreover, the authors in [13, 14] expandedthe system\u2019s application to chicken houses with cagedchickens, utilizing the networks based on YOLOv3and YOLOv5 respectively, to distinguish betweenhealthy and sick chickens. Furthermore, the authors in[15] proposed a defencing algorithm based on U-Netto mitigate the effects of cage fences, thereby enhanc-ing the accuracy of chicken detection using YOLOv5.Additionally, authors in [16, 17] introduced chickendetection methods based on U-Net to address chal-lenges in crowded scenes and to identify chicken be-haviors, respectively. These researches show the capa-bility of object detection techniques in poultry healthmonitoring. However, the methods mentioned abovehave not primarily focused on developing edge-AI en-abled detectors, thereby restricting their applicabilityto large machines with GPUs such as PC, server, orNvidia Jetson Xavier-type machines. This constraintseverely impedes the utilization of lightweight edgedevices with low power consumption and minimalbandwidth usage in practical AIoT scenarios.Several lightweight YOLO-based AI models,nano-level model and frameworks have been devel-oped to address practical usage issues. For instance,in [18], the authors proposed an accurate methodfor chicken flock detection using the lightweightYOLOv7-tiny model. In [19], Knowledge Distilla-tion (KD) techniques were employed to enhance theperformance of the small YOLOv5s model for sheepface recognition, using the larger YOLOv5x model asthe teacher detector. This approach effectively im-proves the performance of the compact model with-out increasing its size and inference costs. Addition-ally, in [20], a compact YOLO-Spot model was in-troduced for weed detection, leveraging edge comput-ing devices. Moreover, in [21], authors presented theRTFD algorithm, based on PicoDet-S, for lightweightdetection of fruits such as tomatoes and strawberrieson edge CPU computing devices. Although the afore-mentioned methods offer lightweight solutions, theystill struggle to achieve a good balance between accu-racy and compact model size due to their reliance onanchor boxes or overly reduced model sizes. In con-trast, FCOS [22] stands out by delivering high accu-racy, particularly in detecting objects of varying sizesand shapes, owing to its elimination of anchor boxes,simplified design, reduced need for extensive hyper-parameter tuning, and the use of decoupled detectionheads. Additionally, the architecture of FCOS allowsfor adjustment of backbone to accommodate variousmodel sizes, making the creation of an edge-AI ver-sion of FCOS a promising endeavor. Furthermore,our preliminary experiments and numerous existingstudies have shown that FCOS with different ResNetbackbones perform well in knowledge distillation, in-dicating that enhancing the performance of an edge-AI version of FCOS through knowledge distillation isalso highly promising. While model pruning is effec-tive in reducing model size for edge deployment, asdemonstrated in [23], overly aggressive pruning of alarge, accurate model to fit edge-AI constraints cansignificantly degrade accuracy if not carefully man-aged. Therefore, we select knowledge distillation as--- Page 3 ---Figure 1: Schematic of the edge-AI enabled detector. During the training phase, the compact FCOS-Lite detector,acting as the student model, is improved through knowledge distillation and tailored detection loss functions, thenfollowing compression for inference, the refined student model is deployed on the edge-AI enabled CMOS sensor.our technical approach to create an edge-AI enableddetector with good performance.The key contributions in this study, regarding ourproposed edge-AI enabled detector, are summarizedas follows:\u2022 We introduce a FCOS-Lite detector that utilizesMobileNet as the backbone and integrates mod-ified neck and head components, resulting in alightweight and compact model size suitable foredge-AI processing.\u2022 We propose a gradient weighting loss functionand introduce CIOU loss function as the clas-sification loss and localization loss respectively,aiming to enhance the accuracy of the proposededge-AI enabled FCOS-Lite detector. Espe-cially, the gradient weighting loss automaticallyassigns lower weights to easy samples and \u201cout-lier\u201d samples, redirecting focus to other samplesand thereby improving classification accuracy.\u2022 We propose a knowledge distillation schemeto transfer valuable information from a largeteacher model, such as the original FCOS de-tector with a ResNet backbone, to the proposedFCOS-Lite model. This approach effectivelymitigates the accuracy reduction inherent in thecompact FCOS-Lite model without additional in-ference costs. As a result, a favorable balance be-tween high accuracy and a compact model size isachieved.The overview schematic of the proposed edge-AIenabled detector is shown in Fig.1. During the train-ing phase, our compact FCOS-Lite detector servesas the student model within the knowledge distilla-tion scheme. The accuracy of the proposed detectoris enhanced through the \u201dknowledge transfer\u201d from alarger teacher model and specifically designed detec-tion loss functions. Then following additional modelcompression techniques, such as int8 quantization,the refined detector is deployable within the memory-constrained edge-AI enabled CMOS sensor for infer-ence. By utilizing the edge-AI enabled CMOS sensorinto a lightweight monitoring camera, our detectionsystem guarantees low power consumption and min-imal bandwidth costs, thereby ensuring cost-efficientpractical applicability in AIoT scenarios.2 Materials and methodsIn this section, we first introduce the details of ourexperimental environment and the specific applicationscenario targeted by our proposed method in Sec.2.1.--- Page 4 ---Figure 2: Example of the whole system featuring light-weighted intelligent cameras and our proposed detector:(a) Overall system placement in a real-world AIoT scenario, (b) Intelligent camera (left) and its internal edge-AIenabled CMOS sensor (right), and (c) Example of a visual result outputted by the proposed detector.Then we introduce the details of our proposed detectorin Sec.2.2.2.1 Materials2.1.1 AIoT Scenario and edge deviceFig.2 (a) shows an example of the experimental sys-tem, positioned on the automatic feeder located withinthe layer house. The automatic feeder autonomouslymoves along the length of the cage shield, dispensingfeed to the enclosed chickens several times through-out the day. Four light-weighted intelligent cameras(inside green circles) are mounted on the automaticfeeder, enabling autonomous and intelligent surveil-lance of the health statuses of chickens within thefour-level cage arrays. An example of the externalconfiguration of the intelligent camera along with itsinternal edge-AI enabled CMOS sensor are shown inthe left and right sides in Fig.2 (b) respectively. Inthis study, we employ \u201dIMX500\u201d with an 8 MB mem-ory capacity and a maximum computational powerof 1 TOPS (Tera Operations Per Second) computa-tional power for int8 data processing, as the edge-AI enabled CMOS sensor. This sensor incorporatesa stacked structure (refer to the right side of (b)), in-tegrating a regular image sensor, a robust DSP (Dig-ital Signal Processor), and dedicated on-chip SRAM(Static Random-Access Memory) to facilitate accel-erated edge-AI processing at impressive speeds. Dur-ing the patrolling activities of the automatic feeder,the proposed edge-AI enabled detector deployed onthe logic chip directly uses the frames captured by thepixel chip, as inputs, then automatically detects the lo-cations of the chickens and identifies their respectivehealth statuses. The outputs of the intelligent cam-era consist of metadata derived from edge-AI process-ing, such as the recognition of chicken health status(healthy or unhealthy) in tensor vector format. Al-ternatively, the outputs can also comprise images di-rectly captured by the camera or can comprise visualresults of ROI (Region Of Interest) on the capturedimages. Fig.2 (c) shows an example of visual outputfrom the proposed detector deployed on the CMOSsensor. However, it\u2019s important to note that, such vi-sual output as shown in Fig.2 (c) for reporting visualrecognition outcomes for all chickens, may not be es-sential in practical AIoT scenarios. Because of theintelligent camera\u2019s capability to execute edge-AI al-gorithms directly on the CMOS sensor, the outcomesof chicken health status monitoring, which are sub-sequently transmitted to higher-level computers suchas the cloud servers, can be optimized to encompassmetadata that solely includes byte-format messages ofthe recognition results for \u201dunhealthy\u201d chickens. Asa result, the transmitted outputs from each intelligentcamera are compact, consisting of just a few bytes.--- Page 5 ---Therefore, during the system\u2019s daily patrol inspec-tions, uploading outputs to the upper-level computerrequires minimal cumulative bandwidth consumptionand a low bit rate. Furthermore, within the intelli-gent camera shown in Fig.2 (b), in conjunction withlightweight and low power consumption micro boardssuch as \u201dRaspberry Pi model 4B\u201d, \u201dRaspberry Pi Zero2W\u201d, etc., the camera\u2019s power ( \u223c5V ,\u223c1.5A) can besupplied through a USB connection, utilizing a mo-bile power supplement or a battery pack (2.5V \u223c 5V)as the energy source. As a conclusion, the edge-AI enabled CMOS sensor based intelligent cameracan effectively minimize bandwidth costs and allowsthe entire patrolling system to leverage benefits oflow power consumption and reduced bandwidth costs,making it well-suited for real-world AIoT scenarios.2.1.2 Image acquisition and annotationSince there is a lack of publicly available datasetsfor chicken detection and healthy status recognition,we created our own dataset comprising a total of30,131 images. This dataset includes 15,470 imagesof healthy chickens and 14,661 images of sick chick-ens. And the \u201dsick chicken\u201d category encompassesvarious statuses of chickens, including frailty, fear-fulness, and sex stunting syndrome, characterized bysmall combs, etc. All images in the dataset also be cat-egorized into 14,660 images of white-feathered chick-ens and 15,471 images of yellow-feathered chickens,representing the two main types of chickens found inpoultry farms. These chickens are exclusively sourcedfrom layer houses in Tianjin city, China, and fallwithin the age range of 20 to 60 weeks. It is note-worthy that these chickens are specifically layers bredfor egg production and are not intended for consump-tion. Specifically, 10,138 images of both healthy andsick chickens were manually captured in a layer houseusing a high-quality SONY \u03b11 camera at a resolutionof 1920 \xd7 1080 to provide more details during modeltraining. The remaining 19,993 images in both cat-egories were captured during the system\u2019s daily au-tonomous patrolling, as shown in Fig.2 (a), using theintelligent camera depicted in Fig.2 (b), with a res-olution of 320 \xd7 320. These images were collectedover a period of five months from more than 2,700randomly chosen chickens, with each chicken beingphotographed multiple times on different days to en-sure sample diversity.And all data in our dataset were manually anno-tated using publicly available labeling tools such as\u201dLabelImg\u201d, under the guidance of experts in layerbreeding affiliated with an academic institution ofagricultural sciences. As an illustrative example,some images used for training purposes are shown inFig.3. High-quality images of healthy and sick chick-ens are shown in Fig.3 (a) and (b), respectively. Im-ages captured from real scenarios using the intelli-gent cameras are shown in Fig.3 (c) (depicting healthychickens) and (d) (depicting sick chickens). Addi-tionally, Fig.3 (d) show labels annotated using \u201dLabe-lImg\u201d, where light green boxes and purple boxes de-note healthy chickens and sick chickens, respectively.It\u2019s worth noting that thanks to the well-tuned ISP ofthe edge-AI enabled CMOS sensor, the images cap-tured in real scenarios (refer to Fig.3 (c) and (d)) main-tain good quality even under the capturing conditionswith movements.2.1.3 Dataset constructionOur dataset is divided into three subsets: training, val-idation, and testing sub-datasets, for the purposes oftraining, evaluation, and implementation test respec-tively. The distribution details of our dataset is shownin Table.1. In the table, \u201dHQ\u201d and \u201dLQ\u201d denote thehigh resolution images captured by high-quality cam-era and low resolution images captured in real sce-nario, respectively. And white feathered and yellowfeathered chickens are represented by \u201dW\u201d and \u201dY\u201drespectively. As shown in Table.1, the testing sub-dataset comprises 500 images captured from real sce-narios, while the remaining images in the training andvalidation sub-datasets are divided approximately in a9:1 ratio. For each sub-dataset, we shuffled and ran-domly selected the images and made efforts to achievea balanced sample distribution for both \u201dhealthy\u201d and\u201dsick\u201d categories, as well as for breeding classes basedon white and yellow feathered chickens, to the bestof our ability. However, as shown in Fig.3 (d), de-spite the nearly equal distribution of image numbersbetween the \u201dhealthy\u201d and \u201dsick\u201d categories, in mostimages of caged chickens in real scenarios, \u201dhealthy\u201dchicken samples outnumber \u201dsick\u201d chicken samples inthe real layer houses. Hence, addressing this sampleimbalance issue will be a focus of our future work.2.2 Methods2.2.1 FCOS-Lite network structureTo adapt the FCOS detector for edge devices, we in-troduce FCOS-Lite, a streamlined version optimizedfor lightweight processing. The schematic and de-tailed network structure of FCOS-Lite are illustratedin the top and bottom sections of Fig.4, respectively.In comparison to the original FCOS detector, theFCOS-Lite detector include the following modifica-tions:--- Page 6 ---Figure 3: An example of the training dataset: (a) and (b) show high-quality images of healthy and sick chickens,respectively, (c) and (d) display healthy and sick chickens captured from real scenarios, respectively, with annota-tion labels included in (d).--- Page 7 ---Table 1: Distribution details of sub-datasets.Train Valid Test TotalClass Breed HQ a LQ HQ LQ HQ LQHealthy Wb 2322 4501 222 470 \u2013 195 7710Y 2327 4481 267 460 \u2013 225 7760Sick W 2156 4080 244 440 \u2013 30 6950Y 2340 4552 260 509 \u2013 50 7711a \u201dHQ\u201d and \u201dLQ\u201d denote the high-quality and low-quality images which are captured by high-quality camera and intelligent cameras,respectively.b \u201dW\u201d and \u201dY\u201d short for white feathered and yellow feathered chickens, respectively.1. Changing the backbone of the network from\u201dResNet\u201d [24] to \u201dMobileNetV2\u201d [25], toachieve a compact and lightweight model.2. Reducing the number of FPN levels in the neckof the network from five to three, to decreasemodel complexity.3. Modifying the components of the shared heads inthe network and eliminating the original center-ness heads, to reduce model complexity.Here, we only focus on introducing the com-ponents of FCOS-Lite that different from the orig-inal FCOS detector. As shown in Fig.4, the di-mensions of the input image are 3 channels \xd7 320height \xd7 320 width. And the selection of a small in-put size is important to accommodate all processingtasks, including image processing, model inference,and post-processing, within the memory constraints ofthe edge-AI CMOS sensor. From the \u201dMobileNetV2\u201dbackbone, three specific feature maps are chosen toproduce three pyramid feature maps within the net-work\u2019s neck. This process is achieved by employing1 \xd7 1 convolutional layers with the top-down connec-tions. And the strides of the pyramid feature maps areset at 8, 16, and 32, corresponding to the range fromlarge to small sizes of maps, respectively. The repet-itive layer sets found in the original FCOS detectionheads are modified into a unified block set (referredto as \u201dDethead\u201d in Fig.4), consisting of a sequence oflayers: a 3 \xd7 3 convolutional layer, batch normaliza-tion, Relu6 activation, a 1\xd7 1 convolutional layer andanother 3 \xd7 3 convolutional layer. These \u201dDethead\u201dblock sets can achieve a more compact head designand good performance based on our experimental re-sults. Furthermore, the structure of sharing heads be-tween different feature levels, as seen in the originalFCOS, is retained in the FCOS-Lite detector for pa-rameter efficiency. However, the center-ness head inoriginal FCOS is omitted, since its marginal perfor-mance improvement (only 0.6 %) was outweighed byits demand for an additional 1.2% of memory space inthe CMOS sensor. The classification channels for var-ious feature levels consist of two sub-channels, corre-sponding to the two classes (\u201dhealthy\u201d and \u201dsick\u201d) ofchickens. Meanwhile, the regression heads maintainfour sub-channels, consistent with the original FCOS,denoting the coordinates of the bounding boxes\u2019 left(l), top (t), right (r), and bottom (b) coordinates foreach instance.Finally, as shown in Table.2, the \u201dPyTorch\u201d ver-sion (Float32) of the FCOS-Lite detector exhibits pa-rameter count of 2.84 MB. Compared to the origi-nal FCOS (ResNet50 backbone) detector which hasparameter size of 28.4 MB, the FCOS-Lite detectorachieves a remarkable model size reduction ratio of90%. Following int8 quantization, the model size ofFCOS-Lite can be compressed to 3.3 MB, making itsufficiently compact to accommodate the 8 MB mem-ory constraints of the edge-AI CMOS sensor. How-ever, FCOS-Lite also exhibits an accuracy loss issue.In this study, the accuracy loss ratio, exemplified bymAP@0.5 due to space constraints, is approximately12%, compared to the original FCOS detector.2.2.2 Improved loss functionsIn order to mitigate the inherent accuracy reductionin light-weighted FCOS-Lite detectors, we proposea gradient weighting loss function for classification,replacing the original Fcoal loss [26]. Additionally,the CIOU loss function [27] is introduced for loca-tion regression, replacing the original IoU loss [28].Through the implementation of these two loss func-tions, enhancements in the accuracy of the FCOS-Litedetector can be achieved without the need for struc-tural modifications or incurring additional inferencecosts.The Fcoal loss, utilized in the original FCOS de-tector, mitigates the contribution of loss from easy--- Page 8 ---Figure 4: FCOS-Lite network structure.--- Page 9 ---Table 2: Size and accuracy comparison between original FCOS and FCOS-Lite.Model Params (M) Ratio/size \u2191a mAP@0.5 (%) Ratio/ \u2206 \u2193bFCOSc 28.4 \u2013 96.1 \u2013FCOS-Lite 2.84 90 % 84.7 11.9 %a \u201dRatio/size\u201d represents the size reduction ratio of FCOS-Lite compared to the original FCOS, \u2191 indicates that a higher value is better.b \u201dRatio/\u2206\u201d represents the accuracy loss ratio of FCOS-Lite compared to the original FCOS, \u2193 indicates that a lower value is better.c Backbone of original FCOS is ResNet50.examples while emphasizing those from hard ex-amples, thereby addressing the class imbalance is-sue. However, its performance heavily relies onhyper-parameter tuning and lacks adaptability to dy-namic changes in data distribution during training.To address these limitations, we propose the gradi-ent weighting loss. This novel approach adjusts lossweights based on the gradient norms of samples, en-abling adaptation to changing data distributions andthe model\u2019s learning state. By utilizing a simplethreshold, the proposed gradient weighting loss as-signs lower weights to easy and \u201coutlier\u201d samples,thereby redirecting attention to other samples.In the proposed gradient weighting loss, let p \u2208[0, 1] denote the probability predicted by the FCOS-Lite model for a candidate sample, and p\u2217 \u2208 {0, 1}represent its ground-truth label for a particular class.Consider the binary cross entropy loss as follow:LBCE (p, p\u2217) =(\u2212log(p) ifp\u2217 = 1\u2212log(1 \u2212 p) ifp\u2217 = 0 (1)Then, the norm of gradient of p is denoted as g:g = |p \u2212 p\u2217| =(1 \u2212 p ifp \u2217 = 1p ifp \u2217 = 0 (2)We then denote the loss weight\u03c9 for each samplebased on its gradient norm g as:\u03c9 =(eg ifg < \xb5|2e\xb5 \u2212 eg| otherwise (3)where e denotes exponential function, and \xb5 repre-sents the simple threshold for distinguishing the \u201cout-lier\u201d samples based on the gradient norm g.And the final weighted classification loss basedon binary cross entropy loss is denoted as follows:LW CE(p, p\u2217, g, \xb5) = \u03c9LBCE (p, p\u2217) (4)=(egLBCE (p, p\u2217) ifg < \xb5|2e\xb5 \u2212 eg|LBCE (p, p\u2217) otherwiseFigure 5: An example of weights based on the gradi-ent norms for classification loss, with thresholds\xb5 areset to 0.4, 0.6, 0.8. respectively.As shown in Fig.5, the weight \u03c9 (vertical axis)significantly increases for samples with larger gradi-ent norms (horizontal axis) owing to the exponentialfunction. Conversely, the weight\u03c9 decreases for \u201dout-lier\u201d samples with gradient norms exceeding the pre-defined threshold \xb5. By tuning the threshold \xb5 (referto \xb5=0.4, 0.6, and 0.8 respectively in Fig.5), we canadjust the range of \u201doutlier\u201d (very hard) samples andtheir contributions to the loss, thereby regulating theamount of attention paid to those outlier samples.As shown in Fig.6, we present a comparison oflosses between traditional binary cross-entropy (BCE)loss, Focal loss (FL) with \u03b3 values set to 1.2 and2.0 in the factor (1 \u2212 p)\u03b3 respectively, and the pro-posed gradient weighting loss with \xb5 set to 0.7. Weclassify samples with probability p > 0.5 as \u201dwell-classified\u201d samples for ground truthp\u2217 = 1, followingthe definition in Focal loss, and normalize the lossesof all methods to \u201d1\u201d when p = 0.5 for fair compari-son. Compared to the Fcoal loss, which assigns exces-sively large loss values for outlier samples (p close tozero), the proposed loss function assigns highly down-weighted loss for those outlier samples. Additionally,the loss values assigned by the proposed loss functionare lower than those of BCE loss for those outlier sam-ples. This ensures that the proposed loss function ef-fectively mitigates the adverse effects from those out-lier samples. Fig.6 (b) provides a \u201dZoom In\u201d perspec-tive on the portion where probability p > 0.5. We--- Page 10 ---(a)(b)Figure 6: An example of comparison between the pro-posed loss function and existing loss functions, (a) alllosses normalized to \u201d1\u201d when probability p = 0 .5,(b) zoom in perspective on the portion where proba-bility p >0.5.can observe that the proposed loss function results ina decreased final classification loss for easier samplescompared to the BCE loss. This encourages the modelto allocate more attention to other samples. Further-more, unlike the FCOS loss, which heavily down-weights the loss for easier samples, the proposed lossfunction still pays attention to these samples, albeitto a lesser extent. Consequently, the accuracy of theFCOS-Lite detector can be enhanced by utilizing theproposed gradient weighting loss.The Intersection over Union (IoU) loss, as ap-plied in the original FCOS detector, may fail to accu-rately represent the proximity between two boundingboxes in cases where they have no intersections. Toaddress this limitation, the Generalized IoU (GIoU)loss [29], Distance-IoU (DIoU) [27] loss and Com-plete IoU (CIoU) loss are proposed by incorporat-ing additional geometric factors. Especially, the ad-ditional factors in CIoU loss include the central pointdistance between two bounding boxes, the diagonallength of the smallest enclosing box covering thesetwo boxes and aspect ratio component. Thereby, theCIoU loss showcases significant improvement in bothconvergence speed during training, and detection ac-curacy compared to previous loss functions. This isthe main reason we employ the CIoU loss into ourmethod for location regression.Given a predicted box B and a target box Bgt,with their central points b and bgt respectively, the In-tersection over Union (IoU) metric and the CIoU lossare defined as follows:IoU = B \u2229 BgtB \u222a Bgt (5)LCIoU = 1 \u2212 IoU + \u03c12(b, bgt)c2 + \u03b1\u03c5 (6)where \u03c1(\xb7) is the Euclidean distance, c is the di-agonal length of the smallest enclosing box coveringtwo boxes B and Bgt, \u03c5 measures the consistency ofaspect ratio defined in Eq. (7) and\u03b1 is a positive trade-off parameter defined in Eq. (8).\u03c5 = 4\u03c02 (arctanwgthgt \u2212 arctanwh )2 (7)where w, h, wgt and hgt are width and height ofboxes B and Bgt respectively.\u03b1 = \u03c5(1 \u2212 IoU ) + \u03c5 (8)The final proposed detection loss function in ourFCOS-Lite detector is:Ldet = LW CE(p, p\u2217, g, \xb5) + LCIoU (9)2.2.3 Proposed knowledge distillation schemeKnowledge distillation (KD) is a technique for modelcompression that doesn\u2019t alter the network structure.In recent years, there has been a growing interest inapplying knowledge distillation techniques to detec-tors. Especially, the method proposed in [30] employsfocal distillation and global distillation to encouragethe student network to learn the critical pixels, chan-nels, and pixel relations from the teacher network.This approach enables our lightweight FCOS-Lite de-tector to enhance its performance by leveraging valu-able insights from a larger teacher detector, withoutdamaging its compactness.As shown in Fig.1, both focal distillation andglobal distillation are achieved through the compu-tation of focal and global distillation losses, whichare calculated from the Feature Pyramid Networks(FPN) of both the neck of teacher and student detec-tors. In focal distillation, we first utilize the groundtruth bounding box to generate a binary mask M,--- Page 11 ---scale mask S for segregating the background and fore-ground within the feature map. Next, spatial and chan-nel attention masks, denoted as As and Ac respec-tively, are calculated from teacher detector based onattention mechanisms. These masks from the teacherdetector are then utilized to guide the student detectorin the focal distill loss:Lfocal = \u03c3CXk=1HXi=1WXj=1Mi,jSi,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b2CXk=1HXi=1WXj=1\u02c6Mi,j \u02c6Si,jAsi,jAck(FTk,i,j \u2212 FSk,i,j)2+ \u03b3(L1(AsT , AsS) + L1(AcT , AcS))(10)where \u03c3, \u03b2 and \u03b3 are hyper-parameters to balance theloss contributions between foreground, backgroundand regularization respectively. C, H and W repre-sent the channel, height and width of feature maps, re-spectively. FT and FS denote the feature maps of theteacher detector and student detector, respectively. \u02c6Mand \u02c6S represent the inverse binary mask and inversescale mask to preserve the background within the fea-ture map, respectively, while L1 denote L1 loss.Figure 7: GcBlock employed for global distill losscalculation, its inputs are the feature maps from thenecks of the teacher detector and student detector, re-spectively.GcBlock as shown in Fig.7 is employed to re-spectively capture the global relation informationfrom the feature maps of the teacher detector and stu-dent detector. Next, the global relations from theteacher detector guide the student detector using theglobal distillation loss:Lglobal = \u03bbX(G(FT ) \u2212 G(FS))2 (11)insideG(F) = F + W2(ReLU(LN( (12)W1(NpXj=1eWkFjPNpm=1 eWkFmFj))))where \u03bb denote a hyper-parameter, Wk(\xb7), W1(\xb7),W2(\xb7), ReLU(\xb7) and LN(\xb7) represent the outputs ofconvolutional layers Wk, W1, W2, ReLU, and layernormalization, respectively. Np denote the number ofpixels in the feature.Finally, based on Eq. (9) to (11), the overall train-ing loss function for our FCOS-Lite detector withinthe knowledge distillation scheme is as follows:L = Lfocal + Lglobal + Ldet (13)2.3 Model trainingWe implemented the proposed detector in PyTorchfor training. The hardware configuration comprisedan Intel Xeon Silver 4214R CPU with 24 cores, op-erating at a frequency of 2.40 GHz per core. Thesystem is equipped with 256 GB of memory and uti-lizes an NVIDIA RTX 3090 Ti GPU with 24 GB ofGDDR6X memory. The operating system version isUbuntu 18.04, while the versions of Python, PyTorch,CUDA, and cuDNN are 3.8, 1.11.0, 11.3, and 8.2, re-spectively.During training, all 26,759 images from the train-ing sub-dataset were used. The input image size andbatch size were configured as 320 \xd7 320 \xd7 3 (height\xd7 width \xd7 channel) and 32, respectively. The modeltraining for the teacher model, student model, andknowledge-distilled model took 40, 40, and 50 epochs(836 iterations per epoch), respectively. The finalmodel was selected based on the best total accuracyin terms of \u201dmAP\u201d and \u201dF1-score on validation sub-dataset. We employed SGD as the optimizer, with ini-tial and final learning rates set to 2e-3 and 2e-5, re-spectively. The learning rates were reduced by a fac-tor at iteration 24,000 and 28,000, respectively. Ad-ditionally, weight decay and momentum were set to1e-4 and 0.9, respectively. The IoU threshold forNon-Maximum Suppression (NMS) was set to 0.6.As for the hyper-parameters of knowledge distillation,--- Page 12 ---they were configured as follows: \u03c3 = 1 .6 \xd7 10\u22123,\u03b2 = 8 \xd7 10\u22124, \u03b3 = 8 \xd7 10\u22124, \u03bb = 8 \xd7 10\u22126 andtemperature t = 0.8.2.4 Model evaluation and deploymentTo coherently and fairly evaluate and compare the per-formance of our proposed detector, we used the Py-Torch platform and assessed the detector based on thefollowing indicators: mAP@0.5 (mean Average Pre-cision with Intersection over Union threshold set to0.5), Precision (P), Recall (R), F1-score and Speci-ficity for class recognition. These metrics were calcu-lated as follows:P = T PT P+ F P (14)R = T PT P+ F N (15)F1 = 2P RP + R (16)mAP =PN1 APN =PN1R10 P(R)dRN (17)Specificity = T NT N+ F P (18)where T P(true positive) represents the count ofsamples accurately classified by the detector into theirrespective status categories (healthy or sick). Con-versely, F P(false positive) denotes the instances in-correctly classified by the detector as belonging toa status category when they do not. Similarly, F N(false negative) refers to the count of samples er-roneously categorized into the opposite status cate-gory. AP corresponds to the area under the precision-recall curve, while mAP signifies the average preci-sion across different categories. N is assigned a valueof 2, representing the total number of categories beingevaluated.Additional, model parameters and GFLOPs (GigaFloating Point Operations Per Second) were used tomeasure the computational efficiency and memoryrequirements of the models. Moreover, to verifythe deployability and performance of the model ona memory-constrained edge-AI enabled CMOS sen-sor (with total memory of 8 MB and actual memoryrequirement for possible running being less than 5MB), the models for comparison were all convertedto TF-Lite versions with int8 quantization for measur-ing their actual model sizes. Finally, we implementedthe TF-Lite version of the proposed edge-AI enableddetector on the CMOS sensor and verified its perfor-mance, including accuracy and inference speed mea-sured in FPS.3 Experimental results3.1 Evaluation of model improvementsThis section examines the influence of the proposedmodifications implemented in our detector using ourown dataset. To ensure a fair comparison, all methodsare implemented in PyTorch.As shown in Table.3, in our FCOS-Lite detector,\u201dreg\u201d and \u201dcls\u201d represent the loss functions for bound-ing box localization and classification, respectively.\u201dFL\u201d, \u201dBCE\u201d and \u201dWCE\u201d refer to Focal loss, binarycross-entropy loss and the proposed gradient weight-ing loss, respectively. It\u2019s important to note that foroptimal performance with each loss function, we fine-tuned the parameters \u03b1t and \u03b3 of Focal loss to 0.4 and1.2 respectively, and the parameter \xb5 of the gradientweighting loss to 0.7. The baseline for this ablationstudy comprises the combination of Focal Loss (FL)and IoU loss, which are the loss functions utilizedin the original FCOS detector. The results demon-strate that the integration of gradient weighting lossand CIoU loss significantly enhances the detector\u2019sperformance. Compared to the baseline method, themAP@0.5 and F1-score show improvements of 5.3%and 5.5%, respectively. Notably, gradient weightingloss proves more effective for our detector than FLand BCE losses, leading to approximately a 4 % im-provement in both mAP@0.5 and F1-score, comparedto the baseline method. Furthermore, the results in-dicate that the performance achieved with GIoU andDIoU losses is comparable, but CIoU loss demon-strates superior performance for bounding box local-ization. Finally, we utilize the proposed FCOS-Litedetector with \u201dWCE\u201d loss and CIoU loss as a studentdetector for further knowledge distillation.Fig.8 shows the comparison of accuracy and lossmetrics across various threshold values \xb5 for theproposed gradient weighting loss. To accommodatespace limitations, we only present mAP@0.5 and F1-score as accuracy metrics. In Fig.8 (a), it shows thatour proposed gradient weighting loss achieves optimalaccuracy when the threshold \xb5 is set to 0.7. Deviatingfrom threshold \xb5 = 0.7 results in decreased accuracyand setting the threshold \xb5 to 0.4 leads to a signifi-cant decrease in final accuracy. That is because at \xb5--- Page 13 ---Table 3: Ablation study results of the proposed FCOS-Lite detector with variant loss functions.Lossa mAP@0.5 AP ( %) P R F1reg cls ( %) (healthy/sick) ( %) ( %) ( %)IoUFLb 84.7 74 / 95.4 83.4 84 83.7BCE 85.6 80.2 / 91 84.6 86 85.3WCE 88.4 (+3.7) 84.2 / 92.6 87.4 88.2 87.8 (+4.1)GIoUFL 85.7 81.5 / 89.3 84.4 87 85.7BCE 87.1 82.5 / 91.7 84.6 88.1 86.3WCE 88.8 84.5 / 93.1 86.2 89 87.6DIoUFL 85.9 81.8 / 90 86.1 83.7 84.9BCE 86.7 82.9 / 90.5 87.4 86.2 86.8WCE 88.9 85.5 / 92.3 89.2 88 88.6CIoUFL 87.1 78.5 / 94.3 86.8 85.6 85.4BCE 87.5 83.4 / 91.6 87.1 87.4 87.1WCE 90 (+5.3) 85.5 / 94.5 88.5 89.9 89.2 (+5.5)a \u201dreg\u201d and \u201dcls\u201d denote loss functions for bounding box localization and classification in the proposed FCOS-Lite detector, respectively.b this is the baseline method.(a)(b)Figure 8: Comparison of accuracy and loss met-rics using different threshold values \xb5 for the pro-posed gradient weighting loss, (a) shows the resultsof mAP@0.5 and F1-score across varying thresholdvalues \xb5, (b) shows the corresponding loss values fordifferent threshold values \xb5.smaller than 0.4, the gradient weighting loss valuesexhibit an irregular pattern (refer to Fig.8 (b)), fail-ing to appropriately emphasize hard samples duringtraining. In this study, employing a strategy of assign-ing lower loss values to those samples with a gradientnorm of predicted class probability greater than 0.7,designated as \u201doutlier\u201d samples, proves to be a moreeffective approach for significantly improving the fi-nal accuracy.Table.4 shows the results of student detector \u201ddis-tilled\u201d by different teacher detectors in our study. Inthis table, \u201dmbv2\u201d backbone refers to the proposedFCOS-Lite detector configured with a MobilenetV2backbone and utilizing both \u201dWCE\u201d and CIoU losses,functioning as the student detector. On the otherhand, the backbones labeled as \u201dRes34\u201d, \u201dRes50\u201d and\u201dRes101\u201d represent the original FCOS detector em-ploying ResNet34, ResNet50 and ResNet101 back-bones, respectively, functioning as teacher detectorsduring the knowledge distillation process. It\u2019s crucialto highlight that we applied \u201dWCE\u201d and CIoU lossfunctions on the teacher detectors and meticulouslyfine-tuned the parameters of knowledge distillation foroptimal performance. Moreover, due to space con-straints, we only present the results for mAP@0.5,AP of the \u201dsick\u201d category, precision (P), and F1-score. The results for the AP of the \u201dhealthy\u201d cate-gory and recall (R) can be derived from the presenteddata. As shown in Table.4, when compared to theoriginal FCOS detectors across various backbone ar-chitectures, ranging from the smallest ResNet34 to--- Page 14 ---Table 4: Ablation study results of knowledge distillation.Ta Back Params FLOPs mAP@0.5 AP-sick b P F1S bone (M) (B) ( %) ( %) ( %) ( %)Bc mbv2d 2.84 1.95 90 94.5 88.5 89.2T Res34 e 25.6 15.2 93 96.7 91.1 91.2S mbv2 2.84 1.95 91.3 95.9 90.7 90T Res50 28.4 16.3 96.1 98.9 95.4 95.2S mbv2 2.84 1.95 95.1 98.1 94.3 94.2T Res101 46.5 23.4 96.3 99.1 95.7 94.8S mbv2 2.84 1.95 95.3 98.7 94.4 94.0a \u201dT\u201d and \u201dS\u201d denote the results of the teacher detector and the student detector, respectively.b \u201dAP-sick\u201d denotes the AP values for the \u201dsick\u201d category.c \u201dB\u201d denotes the baseline method before knowledge distillation.d \u201dmbv2\u201d denotes the proposed FCOS-Lite detector with MobilenetV2 backbone, which serves as the studentdetector.e \u201dRes*\u201d denotes the original FCOS detector with a ResNet* backbone, which is used as the teacher detectorthe largest ResNet101, FCOS-Lite exhibits a reduc-tion in parameter size (approximately 1/9 \u223c 1/16)and computational complexity (approximately 1/7 \u223c1/12 GFLOPs). However, the performance of FCOS-Lite is \u201dcompromised\u201d by its reduced parameter sizeand lower computational complexity. Despite the per-formance enhancements achieved through the utiliza-tion of \u201dWCE\u201d loss and CIoU loss in the FCOS-Litemodel, its overall performance is still \u201dcompromised\u201d.As we can see from Table.4, after knowledge distil-lation (KD), the mAP@0.5 and F1-score of the stu-dent detector show improvements of at least1.3% and0.8%, respectively, when the teacher detector is theFCOS detector with the ResNet34 backbone. Fur-thermore, these metrics experience enhancements of5.3% and 4.8%, respectively, when using the FCOSdetector with ResNet101 backbone. However, basedon the experimental results, we think that FCOS de-tector with ResNet50 backbone serves as the most ef-ficient teacher model in this study. It contributes tonotable improvements in the mAP@0.5 and F1-scoreof the student FCOS-Lite detector, enhancing them byapproximately 5.1% and 5.0%, respectively, while re-quiring much fewer (2/3) parameters compared to theteacher detector with ResNet101 backbone. This re-sults in shorter training time and less resources costs.Finally, we utilize the proposed FCOS-Lite detector,which is knowledge-distilled from the teacher detectorwith a ResNet50 backbone, to compare it with otherclassic detectors with lightweight capabilities.3.2 Evaluation of model classification perfor-manceFig.9 presents the confusion matrices of the models.The dataset comprises 4877 healthy chicken targetsacross 1419 images and 1942 sick chicken targetsacross 1453 images. As shown in Fig.9, the proposedloss functions (c) and knowledge distillation scheme(d) effectively enhance the true positive rates for bothhealthy and sick chicken categories compared to theoriginal FCOS-Lite model (a). Furthermore, the pro-posed methods effectively reduce the number of bothmistaken detections and missed detections that are in-correctly classified as background (false negatives),which should ideally be close to zero. The precision,recall, and specificity percentages for each \u201dhealthy\u201dand \u201dsick\u201d category, derived from the confusion ma-trices, are presented in Table.5. It is evident thatthe proposed methods significantly enhance classifica-tion accuracy, including \u201dspecificity,\u201d which measuresthe ability of the model to correctly identify negativecases.Table.6 shows the average precision for identi-fying sick chickens with various types of sickness,including frailty, fearfulness, and sex stunting syn-drome. Out of a total of 1942 sick chicken targets,there are 697 instances of frailty, 814 instances of fear-fulness, and 431 instances of sex stunting syndrome.For each model, the average precision for each typeof sickness exceeds 94 %. Although the proposedloss function slightly reduces the average precisionfor sick categories due to the increased focus on thehealthy category during training, which leads to a sig---- Page 15 ---(a) (b)(c) (d)Figure 9: Confusion matrices for: (a) FCOS-Lite model, (b) Teacher model with ResNet50 backbone, (c) FCOS-Lite with improved loss function, and (d) Final student model after knowledge distillation.--- Page 16 ---Table 5: Key metrics derived from confusion matrices of models.Model Category Precision (%) Recall (%) Specificity (%)FCOS-Lite healthy 75.6 77.2 59.7sick 91.3 90.8 97.2+ Lossa healthy 83.7 85.7 69.3sick 93.3 94.1 97.7Teacherb healthy 92.0 91.1 83.3sick 98.9 98.9 99.6Finalc healthy 90.3 89.8 80.3sick 98.3 98.4 99.4a FCOS-Lite with improved loss function.b FCOS with ResNet50 backbone as a teacher model.c FCOS-Lite with improved loss function and knowledge distillation.Table 6: Detailed AP of sick chickens.Model Sick Total frailty fear sex stuntingNum.a APb Num. AP Num. AP Num. APFCOS-Lite194295.469794.981494.943197.2+ Lossc 94.5 94.1 94.1 95.9Teacherd 98.9 98.8 98.7 99.5Finale 98.1 97.8 97.7 99.2a number of target objects in dataset.b percentage value of AP.c FCOS-Lite with improved loss function.d FCOS with ResNet50 backbone as a teacher model.e FCOS-Lite with improved loss function and knowledge distillation.nificant improvement in average precision for healthychickens (see Table.3), the proposed knowledge dis-tillation scheme effectively enhances the average pre-cision across all types of sickness.3.3 Comparison with existing detectorsIn this section, we compare the performance of ourproposed FCOS-Lite detector with that of severalclassic and light-weighted detectors, including two ofthe smallest YOLOv5 [31] models (YOLOv5n andYOLOv5s), SSD-Lite (Single Shot Multibox Detec-tor [32]) with a MobileNetV2 backbone, and twoof the smallest models of another anchor-free detec-tor YOLOX [33] (-Nano and -Tiny). It is impor-tant to note that, for a fair comparison, the hyper-parameters of the compared detectors are meticu-lously tuned to ensure optimal performance. Addi-tionally, the input data size for all detectors is stan-dardized to 320(H) \xd7 320(W) \xd7 3(C), with the ex-ception of SSD-Lite, which has an input data size of300(H)\xd7300(W)\xd73(C). The accuracy metrics, suchas mAP@50, AP-sick, Precision (P), and F1-scores,for all detectors are evaluated using PyTorch. How-ever, to determine the effectiveness of deploying thedetector on our edge device (IMX500 CMOS sensor),the model sizes of all detectors are compared usingTF-Lite after converting the model format from Py-Torch to TFLite and performing int8 quantization.Table.7 shows the comparative results betweenour detector and other light-weighted detectors. Dueto space constraints, we focus on displaying the met-rics for mAP@0.5, AP of the \u201dsick\u201d category, pre-cision (P), and F1-score. As shown in Table.7, ourproposed FCOS-Lite detector outperforms other light-weighted detectors. Compared to models with smallersizes, such as YOLOX-Nano and YOLOv5n, our de-tector has achieves approximately 12 % and 10 %higher accuracy, respectively. On the other hand,compared to models that exceed the size of our detec---- Page 17 ---Figure 10: Visual comparison between the results obtained from YOLOv5s (b) and our detector (c), with thecorresponding input images (a) for clear verification.--- Page 18 ---Table 7: Comparison of different detectors.Model Size a Params FLOPs mAP@0.5 AP-sick P F1(M) (M) (B) ( %) ( %) ( %) ( %)SSD-Liteb 4.3 3.41 4.11 75.1 82.4 74.4 74.1YOLOX-Nano 1.2 0.91 1.08 82.3 89.7 81.9 82.1YOLOX-Tiny 5.2 d 5.06 6.45 88.9 95.4 90.3 88.5YOLOv5nc 2.1 1.68 4.5 85.8 92.7 85.1 84.4YOLOv5s 8.0 d 6.69 16.5 91.7 96.4 90.9 90.1Ours 3.3 2.84 1.95 95.1 98.1 94.3 94.2a Sizes of all models are evaluated using TFLite after int8 quantization.b Backbone is MobileNetV2, width \xd7 height of input data size is 300 \xd7 300.c Version of YOLOv5 is 6d Fitting into the edge device is deemed difficult if the TFLite model size exceeds 5 MB.tor, such, Your response: ```SUMMARY\nedge device real-time image classification optimization techniques\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #12, Phase: literature review, Feedback: 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance., Your response: ```ADD_PAPER\n2307.04443v1\nThis paper presents DCA-NAS, a neural architecture search method optimized for edge devices with constraints on model size and computational resources. The key innovation is formulating NAS as a constrained optimization problem that directly incorporates device memory and FLOPs constraints. The method uses weight sharing and channel bottleneck techniques to reduce search time while maintaining accuracy. Experiments on CIFAR-10, TinyImagenet and ImageNet show DCA-NAS can discover models 10-15x smaller than manual architectures with similar accuracy, while reducing search time by 4-17x compared to prior hardware-aware NAS approaches. The approach demonstrates strong transferability across datasets and maintains performance when varying resource constraints.\n```\n~~~~~~~~~~\nCurrent Step #13, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: Successfully added paper 2307.04443v1\nNotes: \nYour previous command was: ```ADD_PAPER\n2307.04443v1\nThis paper presents DCA-NAS, a neural architecture search method optimized for edge devices with constraints on model size and computational resources. The key innovation is formulating NAS as a constrained optimization problem that directly incorporates device memory and FLOPs constraints. The method uses weight sharing and channel bottleneck techniques to reduce search time while maintaining accuracy. Experiments on CIFAR-10, TinyImagenet and ImageNet show DCA-NAS can discover models 10-15x smaller than manual architectures with similar accuracy, while reducing search time by 4-17x compared to prior hardware-aware NAS approaches. The approach demonstrates strong transferability across datasets and maintains performance when varying resource constraints.\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 15 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #12, Phase: literature review, Feedback: 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance., Your response: ```ADD_PAPER\n2307.04443v1\nThis paper presents DCA-NAS, a neural architecture search method optimized for edge devices with constraints on model size and computational resources. The key innovation is formulating NAS as a constrained optimization problem that directly incorporates device memory and FLOPs constraints. The method uses weight sharing and channel bottleneck techniques to reduce search time while maintaining accuracy. Experiments on CIFAR-10, TinyImagenet and ImageNet show DCA-NAS can discover models 10-15x smaller than manual architectures with similar accuracy, while reducing search time by 4-17x compared to prior hardware-aware NAS approaches. The approach demonstrates strong transferability across datasets and maintains performance when varying resource constraints.\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\n~~~~~~~~~~\nCurrent Step #14, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge AI image classification latency optimization techniques\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 16 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #12, Phase: literature review, Feedback: 3\n--- Page 1 ---Search-time Efficient Device Constraints-AwareNeural Architecture SearchOshin Dutta, Tanu Kanvar, and Sumeet AgarwalIndian Institute of Technology{oshin.dutta,sumeet}@ee.iitd.ac.in, kanvar.tanu@gmail.comAbstract. Edge computing aims to enable edge devices, such as IoTdevices, to process data locally instead of relying on the cloud. However,deep learning techniques like computer vision and natural language pro-cessing can be computationally expensive and memory-intensive. Creat-ing manual architectures specialized for each device is infeasible due totheir varying memory and computational constraints. To address theseconcerns, we automate the construction of task-specific deep learning ar-chitectures optimized for device constraints through Neural ArchitectureSearch (NAS). We present DCA-NAS, a principled method of fast neu-ral network architecture search that incorporates edge-device constraintssuch as model size and floating-point operations. It incorporates weightsharing and channel bottleneck techniques to speed up the search time.Based on our experiments, we see that DCA-NAS outperforms manualarchitectures for similar sized models and is comparable to popular mo-bile architectures on various image classification datasets like CIFAR-10,CIFAR-100, and Imagenet-1k. Experiments with search spaces\u2014DARTSand NAS-Bench-201 show the generalization capabilities of DCA-NAS.On further evaluating our approach on Hardware-NAS-Bench, device-specific architectures with low inference latency and state-of-the-art per-formance were discovered.Keywords: Neural Architecture Search \xb7 DARTS \xb7 Meta-Learning \xb7Edge Inference \xb7 Constrained Optimization1 IntroductionIn recent years, there has been significant progress in developing Deep NeuralNetwork (DNN) architectures [33,47,34] for edge and mobile devices.However,designing DNN architectures for specific hardware constraints and tasks is atime-consuming and computationally expensive process [3]. To address this, Neu-ral Architecture Search (NAS) [2,32,49] has become popular as it discovers op-timal architectures given a task and network operations. Despite its success,traditional NAS techniques cannot guarantee optimal architecture for specificdevices with hardware constraints such as storage memory and maximum sup-ported FLOPs. To address this concern, researchers have developed hardware-aware algorithms [36,4] that find optimal device architectures with low resourcearXiv:2307.04443v1  [cs.CV]  10 Jul 2023--- Page 2 ---2 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalFig. 1: DCA-NAS framework:Weight sharing in the search space and Derived cellslowers the search time from other DNAS. Target device constraint is used to querysearch constraint from look-up graph for constrained optimization.training overhead and search time. These methods often use inference latency [4],FLOPs [36] or a combination of hardware metrics [36] as constraints scaled bya tunable factor. However, the time to tune the scaling factor is often not con-sidered within the NAS search time and can be ten times the reported searchtime. To address these issues, we propose the Device Constraints-Aware NAS(DCA-NAS), a principled differentiable NAS method that introduces total al-lowable model size or floating-point operations (FLOPs) as constraints withinthe optimization problem, with minimal hyper-parameter tuning. Unlike infer-ence latency which is task dependent, FLOPs and memory are specified with agiven hardware and thus are appropriate for our generic method. The approachis adaptable to other hardware metrics such as energy consumption or infer-ence latency using additional metric-measuring functions. The paper make thefollowing significant contributions:\u2013 It introduces a fast method that uses weight sharing among operations inthe search space and channel bottleneck, along with a differentiable resourceconstraint, for continuous exploration of the search space.\u2013 A training pipeline that allows a user to input device memory or FLOPs andsearch for optimal architecture with minimal hyper-parameter tuning.\u2013 Our extensive experimentation on vision datasets- CIFAR-10, CIFAR-100,TinyImagenet, Imagenet-1k and inference-latency comparisons of trainedmodels on Hardware-NAS-bench demonstrate the efficiency of our method.The generalization of our method to different search spaces is shown withexperiments on DARTS and NAS-Bench.2 Related WorkNeural Architecture Search Popular approaches [12,22,1] designed architec-tures for high performance on specific tasks or datasets with the traditionaldeep learning perspective that bigger is better, resulting in computationallyand memory-intensive inference on edge devices. Network pruning [13], chan-nels removal [26,34] and weights/activations quantization [8,50] can compress--- Page 3 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 3architectures, but require pre-training, hyperparameter tuning, and often lacktransferability.Neural Architecture Search (NAS) methods such as Reinforce-ment Learning [30,4], Evolutionary Learning [11,21] and Differentiable NeuralArchitecture Search (DNAS) [25,43] can automatically search for architectureswithout user intervention, and can transfer across similar tasks. DNAS withsurrogate metrics [42,48] have also been used to explore the architecture searchspace. However, architectures found by DNAS methods are not optimized fordeployment on edge devices and smaller models obtained by reducing layers orchannels are often sub-optimal.Hardware-aware Neural Architecture search Certain NAS methods opti-mize [4,40,3,19] for constraints such as latency, inference speed [41], FLOPS [36,37],memory usage [24]. Some use a separate DNN to predict constraint metrics andevolutionary search to obtain hardware-aware optimal models [36,3], while oth-ers consider real-time latencies of edge devices or provide specific architecturesfor specific devices [27,7]. However, these methods require significant search timeand tuning of scaling factors controlling the trade-off between the performanceand the constraint, and do not always account for optimal architectures. In con-trast, we use a differentiable hardware-aware objective function with generichardware metrics, and do not require a tunable scaling factor. Certain meth-ods [3,29,9] train a supernet first and then search for a smaller architecture,but this is only efficient when there are more than fifteen different edge deviceswith different limitations or deployment scenarios [3] as training the supernettakes huge resources-32 V100s taking about 1,200 GPU hours. Search stage fol-lowed by evaluation, as done in our approach is more efficient when the differentnumber of possible edge devices is less than fifteen.3 DCA-NAS: Device Constraints Aware Fast NeuralArchitecture SearchWe present the preliminary gradient-based NAS objective function in section 3.1and then formulate the problem of incorporating the hardware-awareness in NASas a constrained optimization problem in section 3.2 followed by techniquesto reduce the search time in section 3.3. The framework of our approach isillustrated in Figure 1.3.1 Gradient-based NAS Objective FunctionPopular DNAS techniques [25,46] have two stages, the search phase and the eval-uation phase. During the search phase, given a task or a dataset the techniquessearch for a network of cells, which are directed acyclic graphs withN nodes. Theedges of the graph are network layers, whose operations are to be selected froma pre-defined set O containing operations such as 3x3 separable convolution andidentity operations with trainable weights wo. The search is made differentiableby making the choice of a particular operation to be a softmax of architectureweights \u03b1 of all operations. Thus, the intermediate output zj at node j is givenby,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owi,jo , zi(1)--- Page 4 ---4 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal3.2 DCA-NAS formulationPrevious DNAS approaches [25,45,46] did not focus on searching architecturesspecifically for inference on resource-constrained devices. In contrast, we for-mulate the DNAS objective function as a constrained optimization problem byincorporating device resource constraints (memory or FLOPs) in the search ob-jective function. The constrained bi-level optimization problem is written as,min\u03b1 Lval (w\u2217(\u03b1), \u03b1)s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1)s.t. ks(\u03b1) \u2264 Kd(2)where training dataset is split into train and val to optimize w and \u03b1 simultane-ously in each iteration subject to the constraint that the architecture\u2019s numberof parameters or FLOPs ks must be less than or equal to the device resourceconstraint Kd. The following equation calculates the architecture\u2019s number ofparameters or FLOPs during search given the number of cells cn . Our methodcan also be adapted to use other metrics such as latency and energy consumptionwith additional metric measuring functions.ks(\u03b1) = cnX(i,j)\u2208NXo\u2208Oexp{\u03b1i,jo } \u2217b (o)Po\u2032\u2208O exp{\u03b1i,jo\u2032 }(3)Tackling the difference in search and evaluation networks The size ofthe architecture in the search phase ks is different from the architecture size inevaluation phase due to the softmax weighting factor in equation 3 (demonstra-tion can be found in the appendix). To address this, we introduce a tighter boundon the search constraint Kd\u2032 , which is less than the device resource constraintKd. A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032within appropriate bounds and running the algorithm until convergence eachtime to obtain the corresponding device resource constraint Kd. The computa-tion time of the LUG can be reduced by running the searches in parallel. Thus,on incorporating the tighter constraint by looking-up the graph for the givendevice resource constraint Kd along with the trainable Lagrange multiplier \u03bb inEquation 2, the objective function is re-written as,eL = Lval (w\u2217(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 LUG(Kd))s.t. w\u2217(\u03b1) = argminw Ltrain (w, \u03b1) (4)3.3 Techniques to reduce search timeChannel Bottleneck We use convolutional layers of 1x1 kernel to reduce thedepth of output channels of operations in the search space to save computationtime and memory overhead.Derived Cell and Weight sharing. During architecture search, only one cellwith trainable \u03b1 is used to optimize architecture parameters. The target networkfor inference is built by stacking cells with architectures derived from highlyweighted operations. This can be done during search by deriving the other cell--- Page 5 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 5Table 1: Performance comparison of architectures evaluated on visual datasets-CIFAR-10 and TinyImagenet. \u2019(CIFAR-10)\u2019 indicates search with CIFAR-10. \u2019X M\u2019 in\u2019DCA-NAS-X M\u2019 denotes the input memory constraint. RCAS- Resource ConstrainedArchitecture SearchDataset Search Method Accuracy Parameters GPUStrategy (%) (Million) HoursCIFAR-10 manual PyramidNet-110 (2017) [12] 95.74 3.8 -manual VGG-16 pruned (2017) [16] 93.4 5.4 -evolution Evolution + Cutout (2019) [39] 96.43 5.8 12random NAO Random-WS (2019) [31] 96.08 3.9 7.2gradient ENAS + micro + Cutout (2018) [30] 96.46 4.6 12gradient DARTS + Cutout (2nd) (2018) [25] 97.24\xb10.09 3.3 24gradient SNAS + Cutout (2018) [43] 97.15 2.8 36gradient PC-DARTS (2019) [45] 97.43\xb10.07 3.6 2.4gradient SGAS (2020) [23] 97.34 3.7 6gradient DrNAS (2020) [6] 97.46 \xb10.03 4.0 9.6gradient DARTS+PT (2021) [38] 97.39\xb10.08 3.0 19.2gradient Shapley-NAS (2022) [42] 97.53\xb10.04 3.4 7.2RCAS DCA-NAS- 3.5 M (CIFAR-10)97.2\xb10.09 3.4 1.37Tiny ImageNet manual SqueezeNet (2016) [18] 54.40 - -manual PreActResNet18 (2020) [22] 63.48 - -manual ResNet18 (2016) [15] 58.4 6.4 -manual DenseNet (2020) [1] 62.73 11.8 -gradient DARTS+ Cutout (2018) [25] 62.15\xb10.15 7.3 219RCAS DCA-NAS- 3.5 M 61.34\xb10.09 3.5 12.5RCAS DCA-NAS- 3.5 M (CIFAR-10)61.4\xb10.15 3.4 1.37Fig. 2: Plots show that DCA-NAS method discovers models with fewer parametersthan other NAS methods and manual architectures without sacrificing prediction per-formance to a large extent.architectures from the first at each iteration [46]. The arrangement of the cellsfor search is given in the appendix. This derived cell saves computation andmemory overhead. A weight sharing strategy [46] among same operations withthe same originating node i to all nodes i < j < Nhas been applied within a cell.This is motivated by the observation that non-parametric operations operatingon the representation of a node produce the same feature map irrespective of theoutput node and thereby extended to parametric operations. Thus, Equation 1may be re-written to the following,zj =Xo\u2208Oexp\u03b1i,joPo\u2032\u2208O exp\u03b1i,jo\u2032 \xb7 owio, zi(5)4 Experimental ResultsOur approach is evaluated on two search spaces- DARTS and NAS-Bench withvision datasets- CIFAR10, TinyImagenet, Imagenet-16-20 and Imagenet-1k. Thedetails of the search space and implementation is given in the appendix--- Page 6 ---6 Oshin Dutta, Tanu Kanvar, and Sumeet AgarwalTable 2: Performance and comparison of architectures evaluated on Imagenet-1k. Thelabel \u201d(Imagenet)\u201d indicates that the architecture has been searched and evaluated onImagenet-1k.; else it is searched on CIFAR-10. \u2019X M\u2019 in \u2019DCA-NAS-X M\u2019 denotes theinput memory constraintMethod Test Error (%) Parameters FLOPS Search Cost Searchtop-1 top-5 (Mil) (Mil) (GPU days) StrategyInception-v1 (2015) [35] 30.2 10.1 6.6 1448 - manualMobileNetV1 (2017) [17] 29.4 10.5 4.2 569 - manualMobileNetV2 (2018) [33] 72.0 91.0 3.4 300 - manualShuffleNet 2\xd7(v2) (2018) [28] 25.1 - 5 591 - manualMnasNet-92 (2020) [14] 25.2 8.0 4.4 388 - RLAmoebaNet-C (2019) [31] 24.3 7.6 6.4 570 3150 evolutionDARTS+Cutout (2018) [25] 26.7 8.7 4.7 574 1.0 gradientSNAS (2018) [43] 27.3 9.2 4.3 522 1.5 gradientGDAS (2019) [10] 26.0 8.5 5.3 545 0.3 gradientBayesNAS (2019) [49] 26.5 8.9 3.9 - 0.2 gradientP-DARTS (2018) [30] 24.4 7.4 4.9 557 0.3 gradientSGAS (Cri 1. best) (2020) [23]24.2 7.2 5.3 585 0.25 gradientSDARTS-ADV (2020) [5] 25.2 7.8 6.1 - 0.4 gradientShapley-NAS (2022) [42] 24.3 - 5.1 566 0.3 gradientRC-DARTS (2019) [20] 25.1 7.8 4.9 590 1 RCASDCA-NAS 25.1 8.1 5.1 578 0.06 RCASProxylessNAS (GPU) (2019) [4](Imagenet) 24.9 7.5 7.1 465 8.3 gradientPC-DARTS (2019) [45] (Imagenet) 24.2 7.3 5.3 597 3.8 gradientDrNAS (2020) [6] (Imagenet) 24.2 7.3 5.2 644 3.9 gradientDARTS+PT (2021) [38] (Imagenet) 25.5 - 4.7 538 3.4 gradientShapley-NAS (2022) [42] (Imagenet) 23.9 - 5.4 582 4.2 gradientRCNet-B (2019) [44] (ImageNet) 25.3 8.0 4.7 471 9 RCASDCA-NAS- 5.5 M(Imagenet) 24.4 7.2 5.3 597 1.9 RCAS4.1 Results on DARTS search spaceTransferability- learning of coarse features during search. We transferthe architecture searched on CIFAR-10 to train and evaluate the model weightson TinyImagenet in Table 1 and ImageNet-1k in Table 2. This transferred modelyields higher performance than manually designed architectures [33,28] for thetarget dataset. It is observed that performance of the transferred model is com-parable to the architecture searched on the target dataset itself which can beattributed to the architecture learning coarse features than objects during search.Performance versus Device-Constraints trade-off DCA-NAS discovers2 to 4% better-performing architectures than manual designs with a memoryconstraint of 3.5 million parameters on CIFAR-10 and similar performance onTinyImagenet as in Table 1. On Imagenet-1k, DCA-NAS yields models with sim-ilar performance to other NAS methods [42,6,45] with a constraint of 5.5 millionparameters (taken to yield similar sized models as other NAS methods) as in Ta-ble 2. We vary the input device resource constraint and plot the performance ofthe searched models against the number of parameters in Figure 2. As observed,DCA-NAS searched models can yield 15x lower sized models than manual ar-chitectures like PyramidNet-272 [12] with at most 1% reduction in accuracy onCIFAR-10. On TinyImagenet, DCA-NAS yields models similar in performancebut 6x smaller in size than the manual Resnet variant. In comparison to Prox-ylessNAS [4] for Imagenet-1k, DCA-NAS yields 32% smaller model in terms ofmodel parameters for similar accuracy. In comparison to DNAS methods [25,45]for each of the three datasets, we observe that the performance of the DCA-NASsearched models is retained to a certain extent as resources are further limited--- Page 7 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 7Fig. 3: Plots show DCA-NAS searched models with similar performance but lowerinference latency (on two devices- Pixel 3 and Raspberry Pi 4) to previous SOTA NASmethod- PC-DARTS when evaluated on NAS-Bench dataset.after which the model performance degrades. DCA-NAS model of similar size hasthe advantage of better performance (by 1%) and being automatically searchedover MobileNet-v2 [33], a manually designed network on Imagenet-1k.Search time comparison For evaluation on TinyImagenet in Table 1, thearchitecture searched on CIFAR-10 with DCA-NAS yields model in the low-est search time which indicates the search-time efficiency of the transferabilityproperty. Our method requires about 4x lower search cost than SGAS [23] whichperforms the best among the other transferred architectures and 16x lower searchtime than the other resource-constrained approach [20] for similar performanceas seen in Table 2. Moreover, ProxylessNAS [4] takes about 4x more search timethan DCA-NAS whereas PC-DARTS takes about 2x more search time with nocapability to constraint model size.4.2 Results on NAS-Bench-201 search spacePerformance and Latency comparisons on different devicesOur methodreports the mean by averaging over five runs with different random seed. Figure3 compares the performance of models searched with DCA-NAS and PC-DARTSby varying the latency constraints. It shows that unlike PC-DARTS, DCA-NAScan search for more efficient models which have lower inference latency for similartest accuracy. Moreover, we observe that models with similar performance havelower latency when tested on Pixel 3 than on Raspberry Pi 4 due to a fasterRAM in Pixel 3. DCA-NAS takes the lowest search time among all the NASmethods due to the addition of search-time-efficient techniques while being at-par in terms of performance across all datasets.5 Ablation StudyEffectiveness of various algorithmic augmentations for faster search:We analyze the effectiveness of algorithmic augmentations mentioned preciously 3.3to reduce search cost in our study. We sequentially add weight sharing, channelbottleneck, and derived cells to the baseline DARTS [25] method and measuresearch time and accuracy. Weight sharing, channel bottleneck, and derived cellswas observed to significantly reduce search memory overhead, enabling us to uselarger batch sizes and reducing overall search cost as seen in Figure 4a. Addingthe resource-constraint in the final DCA-NAS method negligibly increases search--- Page 8 ---8 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal(a) (b)Fig. 4: (a) Ablation study with CIFAR-10 dataset- Each component added to DARTSleads to the reduction in the search cost of DCA-NAS while performance is retained.WS- Weight Sharing, CB- Channel Bottleneck, DC- Derived Cell, RC- Resource Con-straint, BS- Batch Size (b) Shows stability of performance of DCA-NAS searched mod-els for runs with varying seeds on CIFAR-10 dataset.cost while maintaining performance.Stability of the approach: We test stability by running the search algorithmindependently five times with different initial seeds and the same constraints andhyperparameters. The architectures found during each run have similar perfor-mance when re-trained and evaluated as shown in Fig. 4b. Smaller models havelower performance due to restrictions in model complexity compared to largermodels.6 ConclusionWe present DCA-NAS, a device constraints-aware neural architecture searchframework which discovers architectures optimized to the memory and compu-tational constraints of an edge device in a time-efficient manner. It does so byincorporating a constraint in terms of the number of parameters or floating pointoperations (FLOPs) in the objective function with the help of a Lagrange multi-plier. DCA-NAS in essence searches for a Pareto optimal solution given the edgedevice memory or FLOPs constraint. Moreover, it enables architecture searchwith search cost 4 to 17 times lower than the previous state-of-the-art Hardware-aware NAS approaches. DCA-NAS can discover models with size about 10 to15 times lower than manually designed architectures for similar performance.In comparison to DARTS and its other NAS variants, DCA-NAS can discovermodels upto 3x smaller in size with similar performance. This hardware-awareapproach can be generalized to any future updates to differential neural architec-ture search and possibly to training-free methods of NAS with some adaptation.AcknowledgementWe thank the anonymous reviewers; Profs. Surendra Prasad and Brejesh Lall ofIIT Delhi; and colleagues at Cadence India for their valuable feedback and inputs.This research is supported by funding from Cadence India; the first author isalso supported by a fellowship from the Ministry of Education, India.--- Page 9 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 9References1. Abai, Z., Rajmalwar, N.: Densenet models for tiny imagenet classification (2020)2. Baker, B., Gupta, O., Raskar, R., Naik, N.: Accelerating neural architecture searchusing performance prediction (2017)3. Cai, H., Gan, C., Wang, T., Zhang, Z., Han, S.: Once-for-All: Train One Networkand Specialize it for Efficient Deployment (Apr 2020), http://arxiv.org/abs/1908.09791, arXiv:1908.09791 [cs, stat]4. Cai, H., Zhu, L., Han, S.: Proxylessnas: Direct neural architecture search on targettask and hardware (2019)5. Chen, X., Hsieh, C.J.: Stabilizing differentiable architecture search viaperturbation-based regularization. In: International conference on machine learn-ing. pp. 1554\u20131565. PMLR (2020)6. Chen, X., Wang, R., Cheng, M., Tang, X., Hsieh, C.J.: Drnas: Dirichlet neuralarchitecture search. arXiv preprint arXiv:2006.10355 (2020)7. Chu, G., Arikan, O., Bender, G., Wang, W., Brighton, A., Kindermans, P.J., Liu,H., Akin, B., Gupta, S., Howard, A.: Discovering multi-hardware mobile models viaarchitecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 3022\u20133031 (2021)8. Courbariaux, M., Bengio, Y., David, J.P.: Binaryconnect: Training deep neuralnetworks with binary weights during propagations (2016)9. Ding, Y., Wu, Y., Huang, C., Tang, S., Wu, F., Yang, Y., Zhu, W., Zhuang, Y.:Nap: Neural architecture search with pruning. Neurocomputing 477, 85\u201395 (2022)10. Dong, X., Yang, Y.: Searching for a robust neural architecture in four gpu hours.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 1761\u20131770 (2019)11. Elsken, T., Metzen, J.H., Hutter, F.: Efficient multi-objective neural architecturesearch via lamarckian evolution. arXiv: Machine Learning (2019)12. Han, D., Kim, J., Kim, J.: Deep pyramidal residual networks. In: Proceedings ofthe IEEE conference on computer vision and pattern recognition. pp. 5927\u20135935(2017)13. Han, S., Mao, H., Dally, W.J.: Deep compression: Compressing deep neural net-works with pruning, trained quantization and huffman coding (2016)14. He, C., Ye, H., Shen, L., Zhang, T.: Milenas: Efficient neural architecture searchvia mixed-level reformulation. In: Proceedings of the IEEE/CVF Conference onComputer Vision and Pattern Recognition. pp. 11993\u201312002 (2020)15. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In:Proceedings of the IEEE conference on computer vision and pattern recognition.pp. 770\u2013778 (2016)16. He, Y., Zhang, X., Sun, J.: Channel pruning for accelerating very deep neural net-works. In: Proceedings of the IEEE International Conference on Computer Vision.pp. 1389\u20131397 (2017)17. Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., An-dreetto, M., Adam, H.: Mobilenets: Efficient convolutional neural networks formobile vision applications (2017)18. Iandola, F.N., Han, S., Moskewicz, M.W., Ashraf, K., Dally, W.J., Keutzer, K.:Squeezenet: Alexnet-level accuracy with 50x fewer parameters and \xa10.5mb modelsize (2016)19. Jiang, Q., Zhang, X., Chen, D., Do, M.N., Yeh, R.A.: EH-DNAS: End-to-EndHardware-aware Differentiable Neural Architecture Search. arXiv:2111.12299 [cs](Nov 2021), http://arxiv.org/abs/2111.12299, arXiv: 2111.12299--- Page 10 ---10 Oshin Dutta, Tanu Kanvar, and Sumeet Agarwal20. Jin, X., Wang, J., Slocum, J., Yang, M.H., Dai, S., Yan, S., Feng, J.: Rc-darts: Resource constrained differentiable architecture search. arXiv preprintarXiv:1912.12814 (2019)21. Jozefowicz, R., Zaremba, W., Sutskever, I.: An empirical exploration of recurrentnetwork architectures. In: Proceedings of the 32nd International Conference on In-ternational Conference on Machine Learning - Volume 37. p. 2342\u20132350. ICML\u201915,JMLR.org (2015)22. Kim, J.H., Choo, W., Song, H.O.: Puzzle mix: Exploiting saliency and local statis-tics for optimal mixup (2020)23. Li, G., Qian, G., Delgadillo, I.C., M\xa8 uller, M., Thabet, A., Ghanem, B.: Sgas: Se-quential greedy architecture search (2020)24. Lin, J., Chen, W.M., Lin, Y., Gan, C., Han, S., et al.: Mcunet: Tiny deep learningon iot devices. Advances in Neural Information Processing Systems 33, 11711\u201311722 (2020)25. Liu, H., Simonyan, K., Yang, Y.: Darts: Differentiable architecture search. arXivpreprint arXiv:1806.09055 (2018)26. Liu, Z., Li, J., Shen, Z., Huang, G., Yan, S., Zhang, C.: Learning efficient convolu-tional networks through network slimming (2017)27. Lyu, B., Yuan, H., Lu, L., Zhang, Y.: Resource-Constrained Neural ArchitectureSearch on Edge Devices. IEEE Transactions on Network Science and Engineer-ing 9(1), 134\u2013142 (Jan 2022). https://doi.org/10.1109/TNSE.2021.3054583, con-ference Name: IEEE Transactions on Network Science and Engineering28. Ma, N., Zhang, X., Zheng, H.T., Sun, J.: Shufflenet v2: Practical guidelines forefficient cnn architecture design. In: Proceedings of the European conference oncomputer vision (ECCV). pp. 116\u2013131 (2018)29. Mu\u02dc noz, J.P., Lyalyushkin, N., Akhauri, Y., Senina, A., Kozlov, A., Jain, N.:Enabling NAS with Automated Super-Network Generation (Dec 2021), http://arxiv.org/abs/2112.10878, arXiv:2112.10878 [cs]30. Pham, H., Guan, M.Y., Zoph, B., Le, Q.V., Dean, J.: Efficient neural architecturesearch via parameter sharing. In: ICML (2018)31. Real, E., Aggarwal, A., Huang, Y., Le, Q.V.: Regularized evolution for image clas-sifier architecture search (2019)32. Real, E., Moore, S., Selle, A., Saxena, S., Suematsu, Y.L., Tan, J., Le, Q.V., Ku-rakin, A.: Large-scale evolution of image classifiers. In: Proceedings of the 34th In-ternational Conference on Machine Learning - Volume 70. p. 2902\u20132911. ICML\u201917,JMLR.org (2017)33. Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., Chen, L.C.: Mobilenetv2: In-verted residuals and linear bottlenecks. In: Proceedings of the IEEE conference oncomputer vision and pattern recognition. pp. 4510\u20134520 (2018)34. Srivastava, A., Dutta, O., Gupta, J., Agarwal, S., AP, P.: A variational informa-tion bottleneck based method to compress sequential networks for human actionrecognition. In: Proceedings of the IEEE/CVF Winter Conference on Applicationsof Computer Vision. pp. 2745\u20132754 (2021)35. Szegedy, C., Liu, W., Jia, Y., Sermanet, P., Reed, S., Anguelov, D., Erhan, D.,Vanhoucke, V., Rabinovich, A.: Going deeper with convolutions. In: Proceedingsof the IEEE conference on computer vision and pattern recognition. pp. 1\u20139 (2015)36. Tan, M., Chen, B., Pang, R., Vasudevan, V., Sandler, M., Howard, A., Le QV, M.:platform-aware neural architecture search for mobile. 2019 ieee. In: CVF Confer-ence on Computer Vision and Pattern Recognition (CVPR). pp. 2815\u20132823 (2019)--- Page 11 ---Search-time Efficient Device Constraints-Aware Neural Architecture Search 1137. Tan, M., Le, Q.: Efficientnet: Rethinking model scaling for convolutional neuralnetworks. In: International conference on machine learning. pp. 6105\u20136114. PMLR(2019)38. Wang, R., Cheng, M., Chen, X., Tang, X., Hsieh, C.J.: Rethinking architectureselection in differentiable nas. arXiv preprint arXiv:2108.04392 (2021)39. Wistuba, M.: Deep learning architecture search by neuro-cell-based evolution withfunction-preserving mutations. In: Berlingerio, M., Bonchi, F., G\xa8 artner, T., Hurley,N., Ifrim, G. (eds.) Machine Learning and Knowledge Discovery in Databases. pp.243\u2013258. Springer International Publishing, Cham (2019)40. Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian, Y., Vajda, P., Jia, Y.,Keutzer, K.: Fbnet: Hardware-aware efficient convnet design via differentiable neu-ral architecture search. In: Proceedings of the IEEE/CVF Conference on ComputerVision and Pattern Recognition. pp. 10734\u201310742 (2019)41. Wu, Y., Gong, Y., Zhao, P., Li, Y., Zhan, Z., Niu, W., Tang, H., Qin, M., Ren, B.,Wang, Y.: Compiler-Aware Neural Architecture Search for On-Mobile Real-timeSuper-Resolution (Jul 2022), http://arxiv.org/abs/2207.12577, arXiv:2207.12577[cs, eess]42. Xiao, H., Wang, Z., Zhu, Z., Zhou, J., Lu, J.: Shapley-NAS: Discovering OperationContribution for Neural Architecture Search (Jun 2022), http://arxiv.org/abs/2206.09811, arXiv:2206.09811 [cs]43. Xie, S., Zheng, H., Liu, C., Lin, L.: Snas: stochastic neural architecture search. In:International Conference on Learning Representations (2018)44. Xiong, Y., Mehta, R., Singh, V.: Resource constrained neural network architecturesearch: Will a submodularity assumption help? In: Proceedings of the IEEE/CVFInternational Conference on Computer Vision. pp. 1901\u20131910 (2019)45. Xu, Y., Xie, L., Zhang, X., Chen, X., Qi, G.J., Tian, Q., Xiong, H.: Pc-darts: Par-tial channel connections for memory-efficient architecture search. arXiv preprintarXiv:1907.05737 (2019)46. Yang, Y., You, S., Li, H., Wang, F., Qian, C., Lin, Z.: Towards improving theconsistency, efficiency, and flexibility of differentiable neural architecture search.In: Proceedings of the IEEE/CVF Conference on Computer Vision and PatternRecognition. pp. 6667\u20136676 (2021)47. Zhang, X., Zhou, X., Lin, M., Sun, J.: Shufflenet: An extremely efficient convolu-tional neural network for mobile devices. In: Proceedings of the IEEE conferenceon computer vision and pattern recognition. pp. 6848\u20136856 (2018)48. Zheng, X., Fei, X., Zhang, L., Wu, C., Chao, F., Liu, J., Zeng, W., Tian,Y., Ji, R.: Neural Architecture Search with Representation Mutual Infor-mation. In: 2022 IEEE/CVF Conference on Computer Vision and PatternRecognition (CVPR). pp. 11902\u201311911. IEEE, New Orleans, LA, USA (Jun2022). https://doi.org/10.1109/CVPR52688.2022.01161, https://ieeexplore.ieee.org/document/9878903/49. Zhou, H., Yang, M., Wang, J., Pan, W.: Bayesnas: A bayesian approach for neuralarchitecture search (2019)50. Zhu, C., Han, S., Mao, H., Dally, W.J.: Trained ternary quantization (2017)--- Page 12 ---AppendixA Deriving cell architecturesThe searched cells are stacked to form the network whose weights are trained andevaluated. The layers of this network during the evaluation phase is varied from4 to 20. It can be seen that the models searched with DARTS with only 2-cellsperform equally well as those of 8-cell search for target model with layers morethan 10. Hence, in our experiments, instead of training architecture parametersfor all 8 cells, we train only 2 cells- one normal and the other reduction cell. Thearchitecture of the other 6 cells stacked to form the network during search arederived from either the normal or the reduction cell as shown in Figure 1.B Calculation of search-stage architecture sizeThe size of the architecture in the search phase ks is different from the architec-ture size in evaluation phase due to the softmax weighting factor in equation 3(demonstrated in Figure 2). To address this, we introduce a tighter bound onthe search constraint Kd\u2032 , which is less than the device resource constraint Kd.A lookup graph (LUG) needs to be made for each dataset by varying Kd\u2032 withinappropriate bounds and running the algorithm until convergence each time toobtain the corresponding device resource constraint Kd. The computation timeof the LUG can be reduced by running the searches in parallel.C AlgorithmThe practical implementation of our resource-constrained gradient descent-basedapproach is illustrated in Algrorithm 1.D Implementation DetailsThe experiments with the smaller vision datasets-MNIST, FashionMNIST, CIFAR-10, Imagenet-16-120 and TinyImagenet were run on a single Tesla V100 GPU.Training and evaluation on Imagenet-1k was performed on a cluster containingeight V100 GPUs.The super-net used for search with smaller vision datasets except Imagenet-1kconsists of 8 cells, with 6 normal cells and 2 reduction cells, and an initial num-ber of channels set to 16. Each cell has 6 nodes, with the first 2 nodes in cell kserving as input nodes. The super-net is trained for 50 epochs with a batchsizeof 512, and optimized using SGD with a momentum of 0.9 and weight decay of3e \u2212 4. The learning rate is initially set to 0.2 and gradually reduced to zero--- Page 13 ---Appendix 13Fig. 1: Top: shows the regular DARTS cell with nodes connected by weighted opera-tions and the derived cell made of top-weighted operations. Bottom: Shows the networkcomprising the normal cell (bold border) and reduction cells (dotted border) with train-able architecture parameters (red border) and the derived cells (green border) withoutany architecture parameters.Fig. 2: Demonstrates the calculation of memory size of a single cell in the architectureduring - Left: search phase. Right: evaluation phaseusing a cosine scheduler. Architecture parameters \u03b1 are optimized using Adamoptimizer, with a learning rate of 6 e \u2212 4, a momentum of (0 .5, 0.999), and aweight decay of 1e \u2212 3. The search is run 5 times, and the architecture with thehighest validation accuracy is chosen. For evaluation, the target-net has 20 cells,with 18 normal cells and 2 reduction cells, and an initial number of channels setto 36. The target-net is trained for 600 epochs with a batchsize of 96, optimizedusing SGD with a momentum of 0.9, weight decay of 3e-4, and gradient clippingof 5. The initial learning rate is set to 0.025 and gradually reduced to zero usinga cosine scheduler. Additional settings include a cutout length of 16, dropoutrate of 0.2, and use of an auxiliary head. For Imagenet-1k, We reduce the inputsize from 224 \xd7 224 to 28 \xd7 28 using three convolution layers with a stride of 2.The super-net for search has 8 cells starting with 16 channels, and the target-netfor evaluation has 14 cells starting with 48 channels. Both search and evaluationuse a batch size of 1,024. In search, we train for 50 epochs with a learning rateof 0.5 (annealed down to zero using a cosine scheduler), and a learning rate of6e \u2212 3 for architecture parameters. In evaluation, we train for 250 epochs using--- Page 14 ---14Algorithm 1 DCA-NAS - gradient descent based search methodAssign random weights to \u03b1i,j on edges i, jdenoting weights of operations in themixed setInput look-up graph G and device memory constraint KdLook-up corresponding search memory constraint Kd\u2032 from GCalculate total search time memory size ks(\u03b1)while not convergeddoCalculate eL(w, \u03b1, \u03bb) = Lval (w(\u03b1), \u03b1) + \u03bb(ks(\u03b1) \u2212 Kd\u2032 )Update weights w by descending \u25bdw eLtrain(w, \u03b1, \u03bb)Update \u03b1 by descending \u25bd\u03b1 eLval(w\u2217, \u03b1, \u03bb)Calculate total search time memory size ks(\u03b1)Calculate loss as in equation 4Update \u03bbend whileDerive the final architecture based on the learned \u03b1 by connecting the top weightedoperations among the mixed setthe SGD optimizer with a momentum of 0.9 and a weight decay of 3 e \u2212 5, andadopt an auxiliary head and the label smoothing technique.E Model performance by varying FLOPs constraint onCIFAR10, TinyImagenet and Imagenet-1kInstead of model parameters, we also experiment with FLOPs as the constraintin our objective function. As shown in Figure 3, our method DCA-NAS retainsperformance till a certain FLOPs constraint, after which it degrades. In com-parison to manual architectures, our NAS approach yields models which requiremuch smaller FLOPs and hence would have lower latency.Fig. 3: Plots show that DCA-NAS method discovers models with fewer FLOPsthan other NAS methods and manual architectures without sacrificing predictionperformance., Your response: ```ADD_PAPER\n2307.04443v1\nThis paper presents DCA-NAS, a neural architecture search method optimized for edge devices with constraints on model size and computational resources. The key innovation is formulating NAS as a constrained optimization problem that directly incorporates device memory and FLOPs constraints. The method uses weight sharing and channel bottleneck techniques to reduce search time while maintaining accuracy. Experiments on CIFAR-10, TinyImagenet and ImageNet show DCA-NAS can discover models 10-15x smaller than manual architectures with similar accuracy, while reducing search time by 4-17x compared to prior hardware-aware NAS approaches. The approach demonstrates strong transferability across datasets and maintains performance when varying resource constraints.\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\n~~~~~~~~~~\nCurrent Step #15, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---Preprint Version. Final version to appear in IEEE International Conference on Cloud Computing, 2021AI Multi-Tenancy on Edge: Concurrent Deep Learning ModelExecutions and Dynamic Model Placements on Edge DevicesPiyush Subedi, Jianwei Hao, In Kee Kim, Lakshmish RamaswamyDepartment of Computer Science, University of Georgia, {piyush.subedi, jhao, inkee.kim, laksmr }@uga.eduAbstract\u2014Many real-world applications are widely adoptingthe edge computing paradigm due to its low latency and betterprivacy protection. With notable success in AI and deep learning(DL), edge devices and AI accelerators play a crucial role indeploying DL inference services at the edge of the Internet.While prior works quanti\ufb01ed various edge devices\u2019 ef\ufb01ciency,most studies focused on the performance of edge devices withsingle DL tasks. Therefore, there is an urgent need to investigateAI multi-tenancy on edge devices, required by many advancedDL applications for edge computing.This work investigates two techniques \u2013 concurrent modelexecutions and dynamic model placements\u2013 for AI multi-tenancyon edge devices. With image classi\ufb01cation as an example scenario,we empirically evaluate AI multi-tenancy on various edge devices,AI accelerators, and DL frameworks to identify its bene\ufb01ts andlimitations. Our results show that multi-tenancy signi\ufb01cantlyimproves DL inference throughput by up to 3.3 \xd7 \u2013 3.8 \xd7 onJetson TX2. These AI multi-tenancy techniques also open up newopportunities for \ufb02exible deployment of multiple DL services onedge devices and AI accelerators.Index Terms\u2014Edge Computing; AI Multi-Tenancy; DeepLearning at the Edge; Concurrent Model Executions; DynamicModel Placements; Performance Evaluation.I. I NTRODUCTIONThere have been massive strides in Arti\ufb01cial Intelligence(AI) and Deep Learning (DL) technologies in recent years.Newer DL algorithms coupled with highly cost-effectiveand scalable mechanisms to gather, store, and process largeamounts of data have led to what some researchers believe tobe the golden age of AI/DL [1]. It is widely expected that inthe near future, AI will drive applications in many massivelydistributed domains, such as autonomous vehicles, disaster re-sponse, precision agriculture, and drone-based surveillance [2],[3]. These domains are often distinguished by two fundamentalcharacteristics, namely, stringent response time requirements(i.e., real-time or near real-time), data sources that are dis-tributed at the edge of the Internet and highly resource-constrained operational environments [4].The predominant paradigm for building AI systems is tocentralize all AI tasks at the cloud [5]\u2013[9]. In other words,in this cloud-based AI paradigm , pre-trained (often large-scale) DL models are deployed exclusively at the cloud [10]\u2013[15]. While cloud-based AI offers distinct advantages, par-ticularly to domains, e.g., social networks, e-commerce, and\ufb01nance, where the data is naturally available on the cloud, thisparadigm is not well suited for the aforementioned domains.This is because transferring large amounts of data from thenetwork edge to the cloud over low-bandwidth connections isprohibitively expensive, often resulting in AI service disrup-tions caused by network disconnections, which are not welltolerated by these applications.Towards addressing the above limitations, researchers haverecently been exploring the AI at the edge paradigm [2],[16]\u2013[19], where DL applications are hosted at the edge ofthe Internet (e.g., closer to the data sources). Advent andproliferation of miniaturized yet powerful computing boards,e.g., Raspberry Pi [20], Nvidia Jetson Nano [21], and Google\u2019sEdgeTPU [22], have served as key enablers for moving DLtasks to the edge of the Internet. Several studies have beenconducted to quantify the ef\ufb01ciency of various edge devicesfor DL inference tasks [23]\u2013[28]. Most existing studies havefocused on characterizing the performance (e.g., latency andthroughput) of edge devices and AI accelerators with singleDL tasks. However, many advanced applications often requireAI multi-tenancy where multiple DL tasks are co-running onedge devices. For instance, drone-based surveillance requiressimultaneous executions of inference tasks on video and audiostreams [29]. Unfortunately, very few researchers have tried toquantify and optimize the AI multi-tenancy on edge devicesto the best of our knowledge.Leveraging AI multi-tenancy on edge devices has the po-tential to provide distinct bene\ufb01ts in offering DL services.AI multi-tenancy can be achieved via leveraging concurrentmodel executions (CMEs) and dynamic model placements(DMPs). CME allows the deployment of multiple DL modelson either GPU or EdgeTPU resources and runs them inparallel. Thus, CME can potentially improve the overall DLinference throughput and enable the execution of different DLapplications/models simultaneously. DMP enables AI multi-tenancy by deploying and executing DL models on differentresources on edge devices at the same time. e.g., DL modelson both GPU and EdgeTPU. DMP is particularly useful whenAI accelerators (e.g., EdgeTPU) enhance edge devices, and itcan signi\ufb01cantly increase the resource utilization and the DLinference throughput by utilizing multiple resources on thedevices and the accelerators.While there are expected advantages of AI multi-tenancy onedge devices, it is also important to identify the limitations ofAI multi-tenancy to maximize the bene\ufb01ts of AI at the edge.Speci\ufb01cally, in this work, we seek answers to the followingresearch questions. What are the performance bene\ufb01ts ofenabling AI multi-tenancy in the device level? What are thelimitations of the edge devices and accelerators to support AImulti-tenancy, such as the limit of model concurrency, resource1arXiv:2107.12486v1  [cs.DC]  26 Jul 2021--- Page 2 ---contention, and resource bottleneck?To answer the above research questions, this study performscomprehensive evaluations of CME and DMP for AI multi-tenancy and discovers the opportunities and limitations of suchapproaches. Both CME and DMP are thoroughly evaluatedwith widely used edge devices and EdgeTPU accelerators. Weuse image classi\ufb01cation as an example application scenario ofAI at the edge and assess nine pre-trained DL models 1 withfour DL frameworks.We \ufb01rst characterize the behavior and performance (e.g.,inference throughput) of both edge devices and EdgeTPUaccelerators and identify critical resource factors affecting theDL inference throughput on the edge devices and accelerators.Then we apply two AI multi-tenancy approaches to DL infer-ence tasks on the devices and accelerators, and then we dis-cover the empirical upper bound of DL inference throughput aswell as the impact from resource contention. Our evaluationresults show that modern edge devices and EdgeTPUs canachieve 1.9\xd7\u2013 3.3\xd7higher inference throughput with CME.Moreover, the DMP approach can increase throughput by upto 3.8\xd7. These two approaches for AI multi-tenancy open upnew opportunities for maximizing the resource utilization ofdevices and \ufb02exible deployment of multiple DL applicationson edge devices.The research contributions of this work are as follows:1. We thoroughly characterize and quantify the perfor-mances (DL inference throughput) and behaviors of variousedge devices and AI accelerators when enabling AI multi-tenancy. Such characterizations are performed by employing aset of DL frameworks and DL models widely used for imageclassi\ufb01cations.2. We discover the empirical upper bound of the per-formance and the model concurrency on edge devices andEdgeTPUs when AI multi-tenancy is enabled by CME.3. We identify the performance bene\ufb01ts and limitationswhen adopting DMP to utilize heterogeneous resources onedge resources and EdgeTPUs. This work is the \ufb01rst studyto characterize and evaluate DMP for AI multi-tenancy to thebest of our knowledge.We structure the rest of the paper as follows. Section IIdescribes edge devices, EdgeTPUs, DL models, and DLframeworks used in this work. Section III characterizes theperformance and the behavior of the devices with single-tenancy cases. Section IV conducts evaluations of two AI-multi-tenancy techniques on edge devices and AI acceleratorsand describes their bene\ufb01ts and limitations. Section V sum-marizes and discusses our \ufb01ndings from this work. Section VIdescribes related work, and Section VII concludes this paper.II. E DGE DEVICES , EDGE TPU A CCELERATORS , DEEPLEARNING MODELS , AND DEEP LEARNING FRAMEWORKSThis section describes edge devices and AI accelerators, DLmodels, and DL frameworks used in this study.1These DL models are pre-trained models of CNN (Convolutional NeuralNetwork) models for image classi\ufb01cations.A. Edge Devices and EdgeTPU AcceleratorsIn this work, we employed the following four widely-usededge devices and two EdgeTPU AI accelerators.Jetson TX2 (J.TX2) [30] is a high-performance edge devicewith six CPU cores (a dual-core Denver 2 CPU and a quad-core ARM Cortex-A57 at 2 GHz) and a 256-core NvidiaPascal GPU for DL processing. J.TX2 has a 8 GB LPDDR4RAM, which is shared by CPUs and GPUs. Among \ufb01vedifferent power modes in J.TX2 [31], we use mode-0 (MaxN)to enable all six CPU cores and provide the highest frequencyof both CPUs (2.0 GHz) and GPUs (1.3 GHz).Jetson Nano (J.Nano) [21] is a small yet powerful singleboard computer specialized in DL processing. It has a quad-core ARM Cortex-A57 (1.5 GHz), a 128-core Nvidia MaxwellGPU, and 4 GB LPDDR4 RAM (shared by both CPUs andGPUs). For J.Nano, we use a power mode of mode-0, whichis default mode for maximizing the device performance.Odroid-N2 (ODN2) [32] is a computing board with 4GBLPDDR4 RAM and six CPU cores (a quad-core Cortex-A73 at1.8 GHz and dual-core Cortex-A53 at 1.9 GHz). While ODN2has a GPU (Mali-G52 GPU), we cannot use this GPU for DLinference tasks due to a software compatibility issue.Raspberry Pi 4 (RPi4) [20] is a small, low-cost, representa-tive computing board for edge/IoT devices. RPi4 is based onBroadcom BCM2711 SoC and has a quad-core ARM Cortex-A72 (1.5 GHz) and 4 GB LPDDR4 RAM. RPi4 neither has aGPU nor specialized HW accelerators for DL processing.Coral Dev Board (DevBoard) [33] is a single-board computerequipped with a quad-core Cortex-A53 CPU (1.5GHz) and1GB LPDDR4 RAM 2, as well as onboard TPU (TensorProcessor Unit) co-processor, performing 4 trillion operationsper second (TOPS) at 2W of power consumption.Coral USB Accelerator (USB-Accelerator) [34] is a USB-type TPU accelerator for machine learning (ML) and DL. Theperformance of its onboard EdgeTPU accelerator is equivalent(4 TOPS at 2W) to that in DevBoard. USB-Accelerator canbe connected with diverse host edge devices (e.g., RPi4 andJ.Nano) and enhance DL processing. Since it only has anEdgeTPU co-processor, USB-Accelerator relies on the hostdevice\u2019s memory system to store and load the DL models andtheir parameters.B. DL Models, Frameworks, and ApplicationDL Models. This study used a set of DL models to evaluateAI multi-tenancy on edge devices and AI accelerators. Theaccuracy and the size of DL models keep increasing alongwith the rising complexity of model dimensions and the addingnumber of neural network layers. However, such large-sizemodels do not \ufb01t into resource-constrained, low-capacity edgedevices. Therefore, among many available DL models, weselected nine pre-trained DL models because these models2The newer version of DevBoard can have 2G or 4G of LPDDR4 RAM,but we use DevBoard with 1GB RAM.2--- Page 3 ---TABLE I: The overview of 9 DL modelsYear InputSizeNum.LayersBillionFLOPS# Params(Million)Approx.File Size (MB)DL Framework (FW) SupportPyTorch MXNet TF TFLiteAlexNet [35] 2012 224\xd7224 8 0.7 61 244    DenseNet-161 [36] 2016 224\xd7224 161 7.9 28.7 115    ResNet-18 [37] 2015 224\xd7224 18 1.8 11.7 46    ResNet-50 [37] 2015 224\xd7224 50 4.1 25.6 102    SqueezeNet-V1 [38] 2016 224\xd7224 15 0.4 1.2 5    VGG-16 [39] 2014 224\xd7224 16 15.4 138.36 553    Inception-V3 [40] 2015 299\xd7299 48 2.9 27.2 101, 25*    MobileNet-V1 [41] 2017 224\xd7224 28 1.1 4.3 17, 4.5*    MobileNet-V2 [42] 2018 224\xd7224 20 0.3 3.5 14, 4*     denotes that the model runs on the DL FW,  denotes that the model does not support the DL FW, * means information for TFLite.have the suitable model sizes to be deployed on the resource-constrained edge devices to perform DL inference tasks (e.g.,image classi\ufb01cations). Moreover, all these models have uniquecharacteristics and behaviors, such as different network archi-tectures, number of layers, number of parameters, and modelsizes. Such differences and the overview of the nine selectedmodels are described in Table I.DL Frameworks. We also used four widely-used open-source DL frameworks; PyTorch [43], MXNet [44], Tensor-Flow (TF) [45], and TensorFlow Lite (TFLite) [46]. PyTorch,MXNet, and TF were used for performing CPU- and GPU-based DL inference tasks on edge devices (e.g., J.TX2, J.Nano,ODN2, and RPi4). TFLite was used to run DL models onEdgeTPU (e.g., DevBoard and USB-Accelerator).Table I also shows DL frameworks\u2019 support for DL models.All DL models are available for PyTorch, TF, and MXNet.However, Inception-V3, MobileNet-V1, and MobileNet-V2are the only DL models whose pre-trained quantized versionsare available for TFLite.DL Applications and Dataset. For the DL inference task,we used image classi\ufb01cation, which is a common use case ofcomputer vision and can be used as a key component in variousAI applications (e.g., drone-based surveillance, hazard zonedetection in autonomous driving) in edge computing [2], [16].In an image classi\ufb01cation task on edge, a pre-trained DL modeldetermines text labels (e.g., dog or cat) from input imagestreams based on the contents. The DL models often generatemultiple text labels for input images with the probabilities forimages associated with a speci\ufb01c image class.We used the validation dataset from ImageNet ILSVRC-2012 [47] for input images to DL inference tasks. The vali-dation dataset contains 50K labeled images for 1K differentobject categories.III. E VALUATION OF AI S INGLE -TENANCY ON EDGEDEVICES AND ACCELERATORSWe \ufb01rst evaluated and characterized the performance of theedge devices and the accelerators with single-tenancy cases.The results measured in this section will be used as baselinesfor comparison with AI multi-tenancy cases.A. Measurement MethodologyTo quantify the performance of single tenancy cases onthe edge devices and the AI accelerators, we focused on theinference throughput of DL models as the main performancemetric. The DL inference throughput results with AI single-tenancy were measured with a set of different con\ufb01gurations,which were the combinations of devices, DL models, batchsizes, DL frameworks. Please note that we tested various batchsizes ranging from 1 to 256, but we only report the batch sizeresulting in the highest inference throughput. Moreover, themaximum executable batch size could vary across differentedge devices and DL models due to the limitation of devices\u2019HW capacity (e.g., memory size) and the size of DL models.The DL inference throughput is calculated by equation-(1). Forthe single-tenancy case, the number of inferences in equation-(1) is calculated by \u201cbatch size\u201d \xd7\u201cthe number of batches.\u201dDL Throughput= Number of InferencesTotal Execution Time (1)  Step #1. Start Bechmarker  (Input: FW, DL Model, Batch Size, etc)  Step.#2. Start Data-Loader  Step #3. Load and Configure DL Model  Step #4. Warm-up Run  Step #5. Start Data Collector  Step #6. Perform DL Inference Tasks  (Image Classification)  Step #7. Store Measurement Data    & Stop BenchmarkerFig. 1: Measurement stepsMeasurement Procedure.We developed a bench-marker to measure the DLinference throughput andcollect necessary systemstatistics. We deployed thebenchmarker along withan image classi\ufb01cation ap-plication on the devicesand EdgeTPUs acceler-ators. The measurementprocedure of the bench-marker is shown in Fig. 1.The benchmarker be-gins by taking speci\ufb01c pa-rameters for the measure-ment (step #1), includingthe DL model, DL frame-work, batch size, and oth-ers. Then, the benchmarkerstarts a DL framework-3--- Page 4 --- 0 10 20 30 40 50 60AlexNet DenseNet ResNet-18 ResNet-50 SqueezeNet VGG16Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)Fig. 2: Inference throughput of 6 DL models on edge devicesusing CPU and GPU resources. Note that throughput results ofCPU- and GPU-based inference results are the average of themaximum throughput results from PyTorch, TF, and MXNet.speci\ufb01c data-loader (step #2) that prepares input images (asper the batch size) from the dataset (ImageNet ILSVRC-2012)and sends them to the DL model. In step #3, the benchmarkerloads the DL model into the main memory and con\ufb01gures itbased on the parameters (e.g., use of CPU, GPU, or EdgeTPU).The next step (step #4) is the warm-up run phase, whichensures all the necessary components are loaded, and the DLframework con\ufb01gures suitable optimization strategies beforeperforming the actual measurement. After the warm-up run,the benchmarker starts a data collector (step #5) that containstools for measuring system statistics (e.g., sysstat) andpower consumption (e.g., INA-219). Then, in step #6, thebenchmarker performs DL inference tasks (image classi\ufb01ca-tion) for input images received from the data-loader. Theinference tasks are performed at least 30 times to increase thestatistical con\ufb01dence of the measured data. While the inferencetasks are performed, the data collector continuously measuresresource usage and power consumption. After completing allthe inference tasks, the benchmarker saves the measured data,and it will be terminated (step #7).System Statistics and Power Measurement. In theabove measurement step, diverse system statistics were col-lected while the inference tasks were being performed.sysstat [48] was used to collect the usage of CPU, memory,and Disk/USB IO.For measuring the power consumption of edge devices, weused INA-219 [49], a voltage, current and power measure-ment chip. With a default resistance of 0.1 \u2126, the chip allowsmeasuring the power consumption with a current sensing rangeof \xb13.2 A and a voltage range of 0 V to 26 V. We usedpi-ina219 [50], a python library to communicate with theINA-219 chip. We also used jetson-stats [51], a pythonlibrary that provides power consumption statistics leveragingNvidia\u2019s tegrastats utility [52] to measure the powerconsumption of J.TX2 and J.Nano. For EdgeTPUs, we used aUSB power meter.B. Measurement Results with Single-TenancyDL Inference Throughput with Single-Tenancy. Fig. 2reports the maximum DL inference throughput with single-tenancy when the DL models were executed on either CPUor GPU resources in edge devices. The results show that 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(a) Jetson Nano (GPU)PyTorchTFMXNet 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(b) Jetson TX2 (GPU)PyTorchTFMXNetFig. 3: GPU-based inference throughput variations across threedifferent DL frameworks. While the results report GPU-basedinference throughput with three models, the other 6 DL modelsshowed similar patterns.the inference throughput results varied signi\ufb01cantly acrossdifferent DL models as they had different model sizes, networkarchitectures, and a set of parameters. The results also con\ufb01rmthat the GPU-based DL inference results showed signi\ufb01cantlyimproved throughput over the CPU-based inference as GPUis more specialized in processing AI and ML workloads. Theedge devices with GPUs (e.g., J.Nano and J.TX2) processed4\xd7\u2013 96 \xd7more inference requests compared to the deviceswithout GPUs (RPi4 and ODN2). On average, J.Nano showed23\xd7 and 13 \xd7 higher throughputs over RPi4 and ODN2.J.TX2 had 50 \xd7and 28\xd7higher throughput results than RPi4and ODN2. Moreover, J.TX2 showed 2.28 \xd7higher inferencethroughput than J.Nano because J.TX2\u2019s GPU is equipped witha larger capacity GPU module (128 GPU cores in J.Nano vs.256 GPU cores in J.TX2).Moreover, we observed that the inference throughput resultswith GPU (e.g., J.Nano and J.TX2) could vary signi\ufb01cantlyacross three DL frameworks, as shown in Fig. 3. In particular,MXNet on J.Nano showed exceptionally (55%) lower perfor-mance than the other two frameworks. (But GPU with MXNeton J.TX2 did not show low inference throughput.) The lowerperformance with MXNet on J.Nano was due to MXNet\u2019soptimization mechanism to \ufb01nd the best convolution algorithmfor inference tasks with DL models. Unfortunately, this is amemory-intensive operation, and J.Nano\u2019s 4GB memory is notlarge enough to complete this optimization step so that MXNeton J.Nano showed poor inference throughput. We found thesame issue in our evaluation of AI multi-tenancy when usingMXNet with the CME technique. We will provide a detailedanalysis of this problem in Section IV-A.Fig. 4 shows the comparison of maximum throughput ofthree DL models when they were executed on CPU, GPU,and EdgeTPU resources. To compute the throughput (redbar in the \ufb01gure) of USB-Accelerator, we used four com-binations3 of edge devices and USB-Accelerator, and wereport the average of the maximum throughput of all fourcombinations. As expected, both GPU and EdgeTPU-basedinferences showed 10 \xd7\u2013 63 \xd7higher throughput than CPU-based inferences. Between the GPU and EdgeTPU resources,3The four combinations are RPi4 with USB-Accelerator, ODN2 with USB-Accelerator, J.Nano with USB-Accelerator, and J.TX2 with USB-Accelerator.4--- Page 5 --- 0 10 20 30 40 50 60 70Inception-V3 MobileNet-V1 MobileNet-V2Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)USB-TPU (EdgeTPU)DevBoard (EdgeTPU)Fig. 4: Inference throughput of Inception-V3, MobileNet-V1,and MobileNet-V2 using CPU, GPU, and EdgeTPU. Thethroughput results of CPU- and GPU-based inferences areaverages of maximum throughput results from PyTorch, TF,and MXNet. USB-Accelerator\u2019s throughput is the average ofthroughput results obtained from USB-Accelerator connectedwith four edge devices.TABLE II: EdgeTPU throughput variation across different hostedge devices.Model Host Device + EdgeTPU Avg. Through. Std. Dev.Inception-V3RPi4 + USB-Accelerator 12.35 0.35ODN2 + USB-Accelerator 15.59 0.47J.Nano + USB-Accelerator 16.42 0.34J.TX2 + USB-Accelerator 18.54 0.48DevBoard Only 13.26 0.19MobileNet-V1RPi4 + USB-Accelerator 54.65 4.03ODN2 + USB-Accelerator 58.84 6.73J.Nano + USB-Accelerator 63.60 5.58J.TX2 + USB-Accelerator 64.65 5.45DevBoard Only 59.02 2.48MobileNet-V2RPi4 + USB-Accelerator 55.79 4.15ODN2 + USB-Accelerator 59.70 5.78J.Nano + USB-Accelerator 66.61 4.23J.TX2 + USB-Accelerator 64.01 6.57DevBoard Only 60.67 5.23while J.TX2\u2019s 256-core Pascal GPU showed the maximumthroughput (even higher than EdgeTPU\u2019s throughput) withInception-V3, both DevBoard and USB-Accelerator showed25% \u2013 41% higher throughput than J.TX2 for performinginferences with MobileNet-V1/V2.Table II reports EdgeTPU throughput \ufb02uctuations acrossdifferent host edge devices. In particular, when performing DLinference tasks using Inception-V3, USB-Accelerator showedup to a 33% difference in the inference throughput on thedifferent host devices. Several factors can result in suchthroughput \ufb02uctuations. Memory bandwidth on the (host) edgedevices can be a factor for such \ufb02uctuations. For example,the latency when swapping in/out of a DL model and itsparameters between the host devices and USB-Accelerator relyon the memory bandwidth. Furthermore, both storage IO andUSB IO can also be factors for changing the DL inferencethroughput. Regarding these factors, we will further analyzethem in the following paragraph.Factors for Impacting DL Inference Throughput Changes.To identify factors that change the DL inference throughputon edge devices and EdgeTPUs, we performed correlationanalysis by calculating the Pearson correlation coef\ufb01cient(in equation-(2)) [53] of measured throughput results and 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate StrongCorrelation Coe\ufb03cient (\u03c1)(a) CPU-based Infer. 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(b) GPU-based Infer. 0 0.2 0.4 0.6 0.8 1USBIO CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(c) EdgeTPU-based Infer.Fig. 5: Correlated factors that change the inference throughput.(BS: Batch Size, CPU: CPU usage, MEM: memory usage, PW:Power consumption, USBIO: USB IO bandwidth usage) 0 0.5 1 1.5 2 2.5 31 32 64Norm. ThroughputBatch Size(a) RPi 4+ (CPU)AlexNet (PT)SqueezeNet (PT)Inception V3 (PT)AlexNet (MX) 0 0.5 1 1.5 2 2.5 31 32 64 128 256Norm. ThroughputBatch Size(b) Jetson TX2 (GPU)ResNet50 (PT)Shu\ufb04eNet (TF)Inception V3 (TF)ResNet (MX)Fig. 6: Throughput changes with different batch sizes.resource usage statistics. This coef\ufb01cient represents the linearrelationship between two variables, ranging from \u22121 to 1.Please note that the coef\ufb01cient of 1 indicates an ideal positivecorrelation, negative values mean reverse correlation, and 0means there is no correlation between two variables.\u03c1= cov(x,y)\u03c3x\u03c3y=\u2211ni (xi \u2212x)(yi \u2212y)\u221a\u2211ni (xi \u2212x)2(yi \u2212y)2 (2)Fig. 5 shows the correlated factors for the DL inferencethroughput when using CPU, GPU, and EdgeTPU. For theCPU-based inferences (e.g., RPi4, ODN2), the CPU, batchsize, and memory were strongly correlated with the inferencethroughput results. CPU resources were mainly used to per-form the DL tasks, and memory resources were used to loadand store the DL models. The inference tasks with larger batchsizes naturally increased the input data for processing so thatan increase in the batch sizes could improve the throughputuntil the limit of device resources.For the GPU-based inference tasks (e.g., J.Nano and J.TX2),memory, power, and batch sizes were positively correlatedwith the DL inference throughput. Speci\ufb01cally, the powerconsumption showed a strong correlation with the throughputas the GPU module in edge devices consumed more powerthan typical CPUs in edge devices. And, CPU showed arelatively weaker correlation with the throughput as CPU wasonly used for managing the device and processes co-running(non-DL) applications rather than performing the DL tasks.Because the batch size showed a strong correlation for boththe CPU and GPU-based inference tasks, we report the impactof batch size changes in Fig. 6. As shown in the results, thebatch sizes changed the DL inference throughput signi\ufb01cantly.In general, a larger batch size appeared to result in increased5--- Page 6 --- 0 5 10 15 20 25 30USB2(0.5G)USB3(10G)(a) Inception-V3ThroughputRPi+TPU Nano+TPU05K10K15K20KUSB2(0.5G)USB3(10G)DT (Bytes/Sec) 0 10 20 30 40 50 60 70 80USB2(0.5G)USB3(10G)(b) MobileNet-V2Throughput02K4K6K8K10KUSB2(0.5G)USB3(10G)DT (Bytes/Sec)RPi+TPUNano+TPUFig. 7: Difference in DL inference throughput and data transferwith USB 2.0 and 3.0 interfaces. (DT: Data Transfer Amount)throughput; however, an interesting observation is that usinglarger batch sizes did not always increase the DL inferencethroughput. This suggests that employing the right (or optimal)size of the input batch will be critical for improving the DLinference throughput on edge devices.In the EdgeTPU-based inferences cases, the USB bandwidth(between a host edge device and the USB-Accelerator) andmemory usage on host edge devices strongly correlated withthe inference throughput. Both memory and USB IO wereclosely related to each other for executing DL models onthe USB-Accelerator. Because USB-Accelerator does not havemain memory (RAM) 4, it relies on the host device\u2019s memorysystem to store models and uses context switching to swapmodels/parameters between the host device\u2019s RAM and Ed-geTPU to perform DL inference tasks. Therefore, low USBIO bandwidth between the host device and USB-Acceleratorlimits data rates for switching models and parameters so thatthe throughput can decrease.To further investigate the impact of the USB IO bandwidth,we measured the DL inference throughput changes from USB-Accelerator by connecting it with two edge devices (RPi4and J.Nano). Also, to observe the throughput changes withdifferent bandwidth, we used two USB interface types. i.e.,USB 2.0 with up to 0.5GB of bandwidth, USB 3.0 with up to10GB of bandwidth. As shown in Fig. 7, the results con\ufb01rmthat USB\u2019s IO bandwidth could considerably change the DLinference throughput of EdgeTPUs. With larger IO bandwidthsupported by USB 3.0, RPi4 achieved 1.3 \xd7(MobileNet-V2)and 7 \xd7(Inception-V3) higher throughput than the inferencewith USB 2.0. J.Nano also showed 1.4 \xd7(MobileNet-V2) and8.7\xd7(Inception-V3) higher throughput than USB-Acceleratorwith USB 2.0. Larger USB IO bandwidth facilitated theswitching of model parameters and input data between the hostdevice and USB-Accelerator so that it signi\ufb01cantly improvedthe overall DL inference throughput.Summary. This section characterized the performance andbehaviors of edge devices and EdgeTPU accelerators withAI single-tenancy, focused on the inference throughput. Wefound several factors that changed the DL inference throughoutas well as identi\ufb01ed correlated resources for the throughputchanges. In the next section, these results will be used as4USB-Accelerator has only 8MB of cache memory (SRAM).baselines for evaluating and characterizing the AI multi-tenancy on edge devices and EdgeTPUs.IV. E VALUATION OF AI M ULTI -TENANCY ON EDGEDEVICES AND ACCELERATORSThis section evaluates and characterizes two techniques forenabling AI multi-tenancy on edge devices and EdgeTPUs.A. AI Multi-Tenancy with Concurrent Model ExecutionsConcurrent model executions (CMEs) leverage the idea ofparallel processing and enable AI multi-tenancy by simultane-ously executing multiple DL inference tasks on edge devices\u2019resources. e.g., deploying and executing multiple DL modelson either GPU or EdgeTPUs. CME can provide two potentialbene\ufb01ts to edge devices and EdgeTPUs; 1) improving DLinference throughput and 2) allowing to run multiple (oftendifferent) DL services (e.g., inference tasks). Therefore, it isimportant to correctly identify the upper bound of throughputimprovement and the concurrency level (the number of co-running DL models) on the devices\u2019 resources by CME.Moreover, the maximum concurrency level may not providethe highest throughput, so it is also important to determinethe concurrency level that results in the highest throughput.Therefore, we performed an empirical evaluation of CME withDL models to answer the following questions;1) What is the maximum DL inference throughput of theedge devices and EdgeTPUs with CME?2) What is the maximum concurrency level on the edgedevices and EdgeTPUs with CME?3) What is the concurrency level on edge devices andEdgeTPUs to maximize DL inference throughput?In this evaluation, we used three DL models (e.g., Inception-V3, MobileNet-V1, MobileNet-V2) for evaluating CME be-cause all these models could be executed on three resourcetypes in edge devices and EdgeTPU accelerators. Among allDL frameworks, we excluded TF from this CME evaluationsince TF is not thread-safe. Speci\ufb01cally, kerascv [54] andtf.Graph [55] libraries did not fully support concurrentexecutions. Regarding the throughput calculation with CME,we changed equation-(1), and the number of inferences in theequation was calculated by \u201cconcurrency level\u201d\xd7\u201cbatch size\u201d\xd7\u201cthe number of batches.\u201dEvaluation Steps for CME. We began the CME evalu-ation by deploying and executing a single DL model onedge devices and EdgeTPU. We then gradually increased thenumber of co-running DL models (\u201c concurrency level \u201d) onthe devices and EdgeTPUs to measure the changes in theDL inference throughput and resource usage patterns. Thisexperiment was continued to increase the concurrency leveluntil the benchmarker failed to run. The concurrency levelobtained from the last successful execution was consideredas the maximum concurrency level supported by the edgedevices and EdgeTPUs. In this measurement, we only reportthe results with leveraging CME on GPUs (J.Nano and J.TX2)and EdgeTPUs (DevBoard and USB-Accelerator), and weomit the measurement results from CPU resources. This is6--- Page 7 ---0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1 0 10 20 30 40 50 5  10  15  20  25ThroughputConcurrency Level(b) Inception-V3 (J. TX2)0204060100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 8: CME measurement results of throughput and concur-rency level on GPUs with PyTorch (BS: Batch Size)0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1010203050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(b) Inception-V3 (J. TX2)01020100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 9: CME measurement results of throughput and concur-rency level on GPUs with MXNet (BS: Batch Size)because, while we could \ufb01nd some bene\ufb01ts of CME on CPUs,e.g., six concurrent models could be executed on CPUs ofRPi4 and ODN2, the throughput bene\ufb01ts were marginal, andthe measured throughput results were exceptionally lower thanthe results with CME on either GPUs or EdgeTPUs.CME Evaluation Results on GPUs. Fig. 8 and 9 show DLinference throughput changes with different concurrency levelson GPUs in J.Nano and J.TX2. Please note that, in both graphs,we omit the results from MobileNet-V2 due to the page limit,and the results were similar to the results with MobileNet-V1.When enabling CME on GPU using PyTorch (shown inFig. 8), the maximum concurrency level and throughput variedwith different batch sizes. DL inference with a batch sizeof 1 provided the maximum concurrency level. We observedthat J.Nano could run 8 (Inception-V3) to 25 (MobileNet-V1)models concurrently on GPU, and J.TX2 was able to deploy 25(Inception-V3) to 80 (MobileNet-V1) models on its GPU si-multaneously. Using larger batch sizes (e.g., batch size of 4 forJ.Nano, batch size of 8 for J.TX2), the multi-tenancy enabledby CME signi\ufb01cantly improved the DL throughput against thesingle-tenancy cases. In particular, with CME, J.Nano showed1.3\xd7to 1.9\xd7improved throughput, and J.TX2 showed 1.7\xd7to2.7\xd7higher throughput against the single-tenancy cases. Ourfurther analysis revealed that memory resource was the criticalfactor to determine the maximum throughput when enablingCME. As Fig. 10 shows, the maximum throughput was highlycorrelated with memory utilization. Both J.Nano and J.TX2showed that the maximum throughput was reached when thememory resource was saturated. After reaching the maximumthroughput, the throughput was either decreased or stabilizedwith high memory utilization. It is worth noting that thehigh correlation between memory utilization and throughputincrease was consistent with our observation reported in Fig. 5in the previous section.However, the CME evaluation with MXNet showed dif-ferent results from the previous measurements with PyTorch.Both J.Nano and J.TX2 had lower throughput improvement.In particular, J.Nano showed considerably low performance, 0 20 40 60 80 1001 2 3 4 5 6 7 8 9 0 20 40 60 80 100X X X X X X X X XCPU (%)\u25a0 \u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0 \u25a0MEM (%)ThroughputResource Utils (%)Concurrency Level(a) MobileNet-V1 (J.Nano)Throughput 0 20 40 60 80 1001 2 4 6 8 10 12 0 20 40 60 80 100X XX X X X XCPU (%)MEM (%)\u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0ThroughputResource Utils (%)Concurrency Level(b) MobileNet-V2 (J.TX2)ThroughputFig. 10: Resource utilization and throughput changes withCME (PyTorch). J.Nano uses a batch size of 4, and J.TX2employs a batch size of 8.and on average, J.Nano with MXNet had even 13% lowerthroughput than single-tenancy cases. This low throughput wasbecause J.Nano\u2019s experiments were performed by disablingMXNet\u2019s cuDNN auto-tune [56] parameter so that theframework used sub-optimal convolution layers for cuDNN.Enabling or disabling auto-tune option can signi\ufb01cantlyimpact DL inference throughput because, if this option isenabled, MXNet \ufb01rst runs a performance test to seek the bestconvolutional algorithm, and the selected algorithm is usedfor further inference tasks. However, this performance testrequires signi\ufb01cant consumption of resources on edge devices.Unfortunately, due to the smaller memory size (4GB), J.Nanocould not complete this performance test due to the frequentout-of-memory errors.For J.TX2, while the throughput bene\ufb01ts using CME weresmaller than the throughput with PyTorch, it showed 1.12 \xd7to 1.5 \xd7 higher throughput compared to the single-tenancycases. Regarding the concurrency level supported by CMEwith MXNet, J.Nano successfully ran 6 (Inception-V3), 39(MobileNet-V1), and 45 (MobileNet-V2) concurrent models,and J.TX2 could run 12 (Inception-V3) and 70 (MobileNet-V1and MobileNet-V2) models with a batch size of 1.CME Evaluation Results on EdgeTPUs. Fig. 11 reportsDL inference throughput variations with different concurrency7--- Page 8 --- 0 10 20 3030 60 110 270////ThroughputConcurrency Level(a) Inception-V3 CME (EdgeTPU)DevBoardJ. TX2 + USB-TPUJ. Nano + USB-TPUODN2 + USB-TPURPi4 + USB-TPU//// 0 40 80 120 160 200 240100 200 400 1000////////Peak ThroughputThroughputConcurrency Level(b) MobileNet-V2 CME (EdgeTPU)Fig. 11: DL inference throughput variations by enabling CMEon EdgeTPUslevels on EdgeTPUs (both DevBoard and USB-Accelerator).USB-Accelerator\u2019s throughput and concurrency level resultswere measured using four edge devices. Similar to the previousresults on GPUs, CME on EdgeTPUs could also increasethroughput over the single-tenancy cases. For Inception-V3(Fig. 11(a)), DevBoard had 1.3 \xd7 higher throughput, andUSB-Accelerators showed 1.25 \xd7improved throughput oversingle-tenancy cases. For both MobileNet-V1 and MobileNet-V2 (Fig. 11(b)), EdgeTPUs showed 3.3 \xd7higher throughputover the single-tenancy cases. Please note that we omit thethroughput results with MobileNet-V1 because the results aresimilar to MobileNet-V2.In this evaluation, we found two interesting observa-tions about the throughput improvement. One is that CME\u2019sthroughput increase with Inception-V3 (1.3 \xd7) was muchsmaller than MobileNet-V1/V2 (3.3 \xd7). The other is thatMobileNet-V1/V2 reached the maximum throughput withlower concurrency levels, and the throughput is decreasedand stabilized with higher concurrency levels. Our furtheranalysis revealed that the above two issues were related tothe model size and EdgeTPU\u2019s 8MB of SRAM used to cachethe DL model\u2019s parameters. In particular, a smaller throughputincrease with Inception-V3 was because 25MB of Inception-V3 size could not be fully loaded in the EdgeTPUs\u2019 cache(SRAM), and thus, model parameter swapping operationsbetween the EdgeTPU\u2019s cache and the edge devices\u2019 memorywere continuously being performed. Therefore, the increasedconcurrency level did not increase the inference throughputdue to the high overhead in the model parameter swaps. Onthe other hand, if the model size was small, e.g., 4MB ofMobileNet-V2, the model could be fully loaded in EdgeT-PUs\u2019 cache and did not require frequent operations of modelparameter swapping, hence low USB IO overhead and possiblysigni\ufb01cant throughput increases.Regarding the second observation found in Fig. 11(b), theEdgeTPU cache could load even multiple smaller modelssimultaneously. While EdgeTPU could leverage only onemodel at a time, other loaded models were able to obtain datafrom the host device\u2019s memory, hence minimizing the delaywhen switching models in EdgeTPUs. On the other hand, if theconcurrency level was high, frequent model swaps needed tobe frequently performed in EdgeTPU\u2019s cache, resulting in in-creased data transfer between EdgeTPU and the host edge de-vice\u2019s memory. Therefore, USB IO was quickly saturated, and 0 20 40 60 80 100 0  40  80  120  160  200  240  280Resource UtilizationConcurrency Level(a) Incept.-V3 (J. TX2 + USB-TPU)CPU (%)MEM (%) 0 20 40 60 80 100 0  10  20  30  40  50  60  70  80  90Resource UtilizationConcurrency Level(b) MobileNet-V2 (TPU Dev Board)CPU (%)MEM (%)Fig. 12: Resource utilization changes with increased concur-rency level (EdgeTPUs)throughput could be degraded. This is why both MobileNet-V1 and MobileNet-V2 reached the maximum throughput witha low concurrency level, and throughput could be decreasedand stabilized with higher concurrency levels. This analysissuggests that, when using CME on EdgeTPU, model size andconcurrency level should be carefully determined to increasethe throughput. Moreover, model compression techniques [16],e.g., quantization and parameter pruning, should be consideredfor optimizing model size for EdgeTPUs.The three models reported much higher concurrency levelson EdgeTPUs than the concurrency level on GPUs. DevBoardsupported the concurrency level of 20 for Inception-V3 and theconcurrency level of 80 \u2013 85 for both MobileNet-V1/V2 mod-els. Furthermore, USB-Accelerators reached various maximumconcurrency levels. Speci\ufb01cally, USB-Accelerators\u2019 concur-rency levels varied considerably across different host edgedevices. For example, for Inception-V3, the maximum con-currency level from USB-Accelerator with RPi4 was 48, butwhen it used J.TX2 as the host device, the maximum con-currency level reached 270. For MobileNet-V2, the maximumconcurrency level from USB-Accelerator with RPi4 was 160,but it could be 1100 when leveraging J.TX2 as the hostedge device. Regarding the varying concurrency levels, ourfurther analysis revealed that the maximum concurrency levelssupported by USB-Accelerators had a high correlation withthe size and utilization of memory resources in the hostedge devices. Fig. 12 shows resource utilization changes withdifferent concurrency levels measured from USB-Acceleratorwith J.TX2 and DevBoard. The results show that memoryutilization increased as the concurrency level went up. Themaximum concurrency level was determined when the mem-ory utilization reached close to 100%, indicating that memorysize and bandwidth often limit the supported concurrency levelDL models when enabling CME on USB-Accelerator.B. AI Multi-Tenancy with Dynamic Model PlacementsThis section characterizes and evaluates the dynamic modelplacement (DMP) technique for AI multi-tenancy on edgedevices and EdgeTPUs. DMP allows running multiple DLmodels simultaneously by placing DL models on an edgedevice\u2019s resource (CPU and/or GPU) and other DL modelson EdgeTPUs. Because USB-Accelerator can be connected toedge devices via USB interfaces, the potential bene\ufb01ts fromDMP can be improved DL inference throughput using hetero-8--- Page 9 --- 0 40 80 120 160 200GPUOnlyTPUOnlyDMPGPU PortionTPU PortionThroughput(a) J.TX2 (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(b) J.Nano (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(c) J.TX2 (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(d) J.Nano (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(e) J.TX2 (TF) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(f) J.Nano (TF) + TPUFig. 13: Comparison of DL inference throughput between DMP and single-tenancy. 0 50 100 150 200 250 300 350 400(Ideal)-13%(Ideal)-18%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: Inception-V3(Ideal)-49%(Ideal)-43%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-50%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-11%(Ideal)-15%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V1(Ideal)-42%(Ideal)-44%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-16%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V2(Ideal)-38%(Ideal)-47%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-38%(Ideal)-46%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 14: J.Nano\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of CME throughput on GPU and CME throughput on EdgeTPU, which were measuredseparately. 0 50 100 150 200 250 300 350 400(Ideal)-0.5%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: Inception-V3(Ideal)-35%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-34%(Ideal)-38%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-4%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V1(Ideal)-42%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-36%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-5%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V2(Ideal)-38%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-37%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 15: J.TX2\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of separately measured CME throughput on GPU and EdgeTPU.geneous resources in both edge devices and USB-Acceleratoras well as high resource utilization of both resources. However,DL inference tasks from both on-board edge resources andUSB-Accelerator are managed by the host edge devices so thatthere can be a performance penalty from resource contention.Therefore, in this evaluation, we focus on seeking answers tothe following research questions;1) What are the performance bene\ufb01ts (e.g., DL inferencethroughput) from DMP on heterogeneous resources?2) What are the actual performance penalties of using DMP,compared explicitly to CME for AI multi-tenancy?Similar to the CME evaluations, we used three DL models(Inception-V3, MobileNet-V1, and MobileNet-V2) becausethese models could perform inference tasks on all resourcetypes in edge devices and EdgeTPUs. We also changedthe equation-(1) to correctly calculate the throughput withDMP. Speci\ufb01cally, the number of inferences for DMP wascalculated by the sum of the inference numbers from edgeresources (CPU or GPU) and the inference numbers fromUSB-Accelerator.We initially used four edge devices (RPi4, ODN2, J.Nano,J.TX2) connected with a USB-Accelerator and deployed DLmodels on both edge resources and the USB-Accelerator.However, we omit the evaluation results of RPi4 and ODN2because we could not observe the bene\ufb01ts of using DMP onsuch devices. Speci\ufb01cally, CPUs on RPi4 and ODN2 werequickly saturated by both CPU-based and EdgeTPU-based DLinference tasks, and the overall inference throughput resultswith DMP on RPi4 and ODN2 could be even lower (about10%) than EdgeTPU-only inference throughput.We evaluated DMP with three DL frameworks for GPUsand TFLite for EdgeTPU. We enabled CME when the modelsare running on PyTorch (GPU), MXNet (GPU), and TFLite(EdgeTPU), and we used single-tenancy with TF on GPU.DMP Evaluation Results. Fig. 13 shows DMP\u2019s DL in-ference throughput improvement against the single-tenancycases. Both J.Nano and J.TX2 showed signi\ufb01cantly increasedthroughput compared to the single-tenancy GPU or EdgeTPU-based inferences. In particular, J.Nano had 6.2 \xd7 improvedthroughput over the single-tenancy on GPU and 2 \xd7increased9--- Page 10 ---020406080100120J.Nano J.TX2HW LimitUtilization (%)(a) CPU Usage020406080100120140160J. Nano J. TX2HW Limit(b) Memory Usage020406080100120J. Nano J. TX2(Ideal) CME (GPU + TPU)DMPEmp. Upperbound(c) USB-IO UsageFig. 16: Resource usage comparison between (ideal) sum ofCME on GPU/EdgeTPU and DMP.throughput over the single-tenancy on EdgeTPU. J.TX2 alsoshowed throughput improvement by 3.8\xd7(for GPU) and 3.1\xd7(for EdgeTPU). However, this improved throughput can be inpart due to leveraging both CME and DMP. We also comparethe DL inference throughput between ideal throughput upperbound based on CME results (reported in Section IV-A) andDMP. Please note that the ideal throughput upper bound iscalculated by accumulating GPU throughput with CME andEdgeTPU throughput with CME measured separately.Fig. 14 and 15 report the throughput comparison between(ideal) CME results and DMP. The results contain the resultsmeasured from J.Nano and J.TX2 when using PyTorch/MXNet(for GPU) and TFLite (for EdgeTPU). As shown in the \ufb01gures,while the differences between the ideal throughput and DMP\u2019sthroughput varied with DL models and DL frameworks,J.Nano with DMP (Fig. 14) and J.TX2 with DMP (Fig. 15)showed 34.6% and 25.3% lower DL inference throughput thanthe ideal throughput with CME (on both GPU and\n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2107.12486v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 17 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #15, Phase: literature review, Feedback: 3\n--- Page 1 ---Preprint Version. Final version to appear in IEEE International Conference on Cloud Computing, 2021AI Multi-Tenancy on Edge: Concurrent Deep Learning ModelExecutions and Dynamic Model Placements on Edge DevicesPiyush Subedi, Jianwei Hao, In Kee Kim, Lakshmish RamaswamyDepartment of Computer Science, University of Georgia, {piyush.subedi, jhao, inkee.kim, laksmr }@uga.eduAbstract\u2014Many real-world applications are widely adoptingthe edge computing paradigm due to its low latency and betterprivacy protection. With notable success in AI and deep learning(DL), edge devices and AI accelerators play a crucial role indeploying DL inference services at the edge of the Internet.While prior works quanti\ufb01ed various edge devices\u2019 ef\ufb01ciency,most studies focused on the performance of edge devices withsingle DL tasks. Therefore, there is an urgent need to investigateAI multi-tenancy on edge devices, required by many advancedDL applications for edge computing.This work investigates two techniques \u2013 concurrent modelexecutions and dynamic model placements\u2013 for AI multi-tenancyon edge devices. With image classi\ufb01cation as an example scenario,we empirically evaluate AI multi-tenancy on various edge devices,AI accelerators, and DL frameworks to identify its bene\ufb01ts andlimitations. Our results show that multi-tenancy signi\ufb01cantlyimproves DL inference throughput by up to 3.3 \xd7 \u2013 3.8 \xd7 onJetson TX2. These AI multi-tenancy techniques also open up newopportunities for \ufb02exible deployment of multiple DL services onedge devices and AI accelerators.Index Terms\u2014Edge Computing; AI Multi-Tenancy; DeepLearning at the Edge; Concurrent Model Executions; DynamicModel Placements; Performance Evaluation.I. I NTRODUCTIONThere have been massive strides in Arti\ufb01cial Intelligence(AI) and Deep Learning (DL) technologies in recent years.Newer DL algorithms coupled with highly cost-effectiveand scalable mechanisms to gather, store, and process largeamounts of data have led to what some researchers believe tobe the golden age of AI/DL [1]. It is widely expected that inthe near future, AI will drive applications in many massivelydistributed domains, such as autonomous vehicles, disaster re-sponse, precision agriculture, and drone-based surveillance [2],[3]. These domains are often distinguished by two fundamentalcharacteristics, namely, stringent response time requirements(i.e., real-time or near real-time), data sources that are dis-tributed at the edge of the Internet and highly resource-constrained operational environments [4].The predominant paradigm for building AI systems is tocentralize all AI tasks at the cloud [5]\u2013[9]. In other words,in this cloud-based AI paradigm , pre-trained (often large-scale) DL models are deployed exclusively at the cloud [10]\u2013[15]. While cloud-based AI offers distinct advantages, par-ticularly to domains, e.g., social networks, e-commerce, and\ufb01nance, where the data is naturally available on the cloud, thisparadigm is not well suited for the aforementioned domains.This is because transferring large amounts of data from thenetwork edge to the cloud over low-bandwidth connections isprohibitively expensive, often resulting in AI service disrup-tions caused by network disconnections, which are not welltolerated by these applications.Towards addressing the above limitations, researchers haverecently been exploring the AI at the edge paradigm [2],[16]\u2013[19], where DL applications are hosted at the edge ofthe Internet (e.g., closer to the data sources). Advent andproliferation of miniaturized yet powerful computing boards,e.g., Raspberry Pi [20], Nvidia Jetson Nano [21], and Google\u2019sEdgeTPU [22], have served as key enablers for moving DLtasks to the edge of the Internet. Several studies have beenconducted to quantify the ef\ufb01ciency of various edge devicesfor DL inference tasks [23]\u2013[28]. Most existing studies havefocused on characterizing the performance (e.g., latency andthroughput) of edge devices and AI accelerators with singleDL tasks. However, many advanced applications often requireAI multi-tenancy where multiple DL tasks are co-running onedge devices. For instance, drone-based surveillance requiressimultaneous executions of inference tasks on video and audiostreams [29]. Unfortunately, very few researchers have tried toquantify and optimize the AI multi-tenancy on edge devicesto the best of our knowledge.Leveraging AI multi-tenancy on edge devices has the po-tential to provide distinct bene\ufb01ts in offering DL services.AI multi-tenancy can be achieved via leveraging concurrentmodel executions (CMEs) and dynamic model placements(DMPs). CME allows the deployment of multiple DL modelson either GPU or EdgeTPU resources and runs them inparallel. Thus, CME can potentially improve the overall DLinference throughput and enable the execution of different DLapplications/models simultaneously. DMP enables AI multi-tenancy by deploying and executing DL models on differentresources on edge devices at the same time. e.g., DL modelson both GPU and EdgeTPU. DMP is particularly useful whenAI accelerators (e.g., EdgeTPU) enhance edge devices, and itcan signi\ufb01cantly increase the resource utilization and the DLinference throughput by utilizing multiple resources on thedevices and the accelerators.While there are expected advantages of AI multi-tenancy onedge devices, it is also important to identify the limitations ofAI multi-tenancy to maximize the bene\ufb01ts of AI at the edge.Speci\ufb01cally, in this work, we seek answers to the followingresearch questions. What are the performance bene\ufb01ts ofenabling AI multi-tenancy in the device level? What are thelimitations of the edge devices and accelerators to support AImulti-tenancy, such as the limit of model concurrency, resource1arXiv:2107.12486v1  [cs.DC]  26 Jul 2021--- Page 2 ---contention, and resource bottleneck?To answer the above research questions, this study performscomprehensive evaluations of CME and DMP for AI multi-tenancy and discovers the opportunities and limitations of suchapproaches. Both CME and DMP are thoroughly evaluatedwith widely used edge devices and EdgeTPU accelerators. Weuse image classi\ufb01cation as an example application scenario ofAI at the edge and assess nine pre-trained DL models 1 withfour DL frameworks.We \ufb01rst characterize the behavior and performance (e.g.,inference throughput) of both edge devices and EdgeTPUaccelerators and identify critical resource factors affecting theDL inference throughput on the edge devices and accelerators.Then we apply two AI multi-tenancy approaches to DL infer-ence tasks on the devices and accelerators, and then we dis-cover the empirical upper bound of DL inference throughput aswell as the impact from resource contention. Our evaluationresults show that modern edge devices and EdgeTPUs canachieve 1.9\xd7\u2013 3.3\xd7higher inference throughput with CME.Moreover, the DMP approach can increase throughput by upto 3.8\xd7. These two approaches for AI multi-tenancy open upnew opportunities for maximizing the resource utilization ofdevices and \ufb02exible deployment of multiple DL applicationson edge devices.The research contributions of this work are as follows:1. We thoroughly characterize and quantify the perfor-mances (DL inference throughput) and behaviors of variousedge devices and AI accelerators when enabling AI multi-tenancy. Such characterizations are performed by employing aset of DL frameworks and DL models widely used for imageclassi\ufb01cations.2. We discover the empirical upper bound of the per-formance and the model concurrency on edge devices andEdgeTPUs when AI multi-tenancy is enabled by CME.3. We identify the performance bene\ufb01ts and limitationswhen adopting DMP to utilize heterogeneous resources onedge resources and EdgeTPUs. This work is the \ufb01rst studyto characterize and evaluate DMP for AI multi-tenancy to thebest of our knowledge.We structure the rest of the paper as follows. Section IIdescribes edge devices, EdgeTPUs, DL models, and DLframeworks used in this work. Section III characterizes theperformance and the behavior of the devices with single-tenancy cases. Section IV conducts evaluations of two AI-multi-tenancy techniques on edge devices and AI acceleratorsand describes their bene\ufb01ts and limitations. Section V sum-marizes and discusses our \ufb01ndings from this work. Section VIdescribes related work, and Section VII concludes this paper.II. E DGE DEVICES , EDGE TPU A CCELERATORS , DEEPLEARNING MODELS , AND DEEP LEARNING FRAMEWORKSThis section describes edge devices and AI accelerators, DLmodels, and DL frameworks used in this study.1These DL models are pre-trained models of CNN (Convolutional NeuralNetwork) models for image classi\ufb01cations.A. Edge Devices and EdgeTPU AcceleratorsIn this work, we employed the following four widely-usededge devices and two EdgeTPU AI accelerators.Jetson TX2 (J.TX2) [30] is a high-performance edge devicewith six CPU cores (a dual-core Denver 2 CPU and a quad-core ARM Cortex-A57 at 2 GHz) and a 256-core NvidiaPascal GPU for DL processing. J.TX2 has a 8 GB LPDDR4RAM, which is shared by CPUs and GPUs. Among \ufb01vedifferent power modes in J.TX2 [31], we use mode-0 (MaxN)to enable all six CPU cores and provide the highest frequencyof both CPUs (2.0 GHz) and GPUs (1.3 GHz).Jetson Nano (J.Nano) [21] is a small yet powerful singleboard computer specialized in DL processing. It has a quad-core ARM Cortex-A57 (1.5 GHz), a 128-core Nvidia MaxwellGPU, and 4 GB LPDDR4 RAM (shared by both CPUs andGPUs). For J.Nano, we use a power mode of mode-0, whichis default mode for maximizing the device performance.Odroid-N2 (ODN2) [32] is a computing board with 4GBLPDDR4 RAM and six CPU cores (a quad-core Cortex-A73 at1.8 GHz and dual-core Cortex-A53 at 1.9 GHz). While ODN2has a GPU (Mali-G52 GPU), we cannot use this GPU for DLinference tasks due to a software compatibility issue.Raspberry Pi 4 (RPi4) [20] is a small, low-cost, representa-tive computing board for edge/IoT devices. RPi4 is based onBroadcom BCM2711 SoC and has a quad-core ARM Cortex-A72 (1.5 GHz) and 4 GB LPDDR4 RAM. RPi4 neither has aGPU nor specialized HW accelerators for DL processing.Coral Dev Board (DevBoard) [33] is a single-board computerequipped with a quad-core Cortex-A53 CPU (1.5GHz) and1GB LPDDR4 RAM 2, as well as onboard TPU (TensorProcessor Unit) co-processor, performing 4 trillion operationsper second (TOPS) at 2W of power consumption.Coral USB Accelerator (USB-Accelerator) [34] is a USB-type TPU accelerator for machine learning (ML) and DL. Theperformance of its onboard EdgeTPU accelerator is equivalent(4 TOPS at 2W) to that in DevBoard. USB-Accelerator canbe connected with diverse host edge devices (e.g., RPi4 andJ.Nano) and enhance DL processing. Since it only has anEdgeTPU co-processor, USB-Accelerator relies on the hostdevice\u2019s memory system to store and load the DL models andtheir parameters.B. DL Models, Frameworks, and ApplicationDL Models. This study used a set of DL models to evaluateAI multi-tenancy on edge devices and AI accelerators. Theaccuracy and the size of DL models keep increasing alongwith the rising complexity of model dimensions and the addingnumber of neural network layers. However, such large-sizemodels do not \ufb01t into resource-constrained, low-capacity edgedevices. Therefore, among many available DL models, weselected nine pre-trained DL models because these models2The newer version of DevBoard can have 2G or 4G of LPDDR4 RAM,but we use DevBoard with 1GB RAM.2--- Page 3 ---TABLE I: The overview of 9 DL modelsYear InputSizeNum.LayersBillionFLOPS# Params(Million)Approx.File Size (MB)DL Framework (FW) SupportPyTorch MXNet TF TFLiteAlexNet [35] 2012 224\xd7224 8 0.7 61 244    DenseNet-161 [36] 2016 224\xd7224 161 7.9 28.7 115    ResNet-18 [37] 2015 224\xd7224 18 1.8 11.7 46    ResNet-50 [37] 2015 224\xd7224 50 4.1 25.6 102    SqueezeNet-V1 [38] 2016 224\xd7224 15 0.4 1.2 5    VGG-16 [39] 2014 224\xd7224 16 15.4 138.36 553    Inception-V3 [40] 2015 299\xd7299 48 2.9 27.2 101, 25*    MobileNet-V1 [41] 2017 224\xd7224 28 1.1 4.3 17, 4.5*    MobileNet-V2 [42] 2018 224\xd7224 20 0.3 3.5 14, 4*     denotes that the model runs on the DL FW,  denotes that the model does not support the DL FW, * means information for TFLite.have the suitable model sizes to be deployed on the resource-constrained edge devices to perform DL inference tasks (e.g.,image classi\ufb01cations). Moreover, all these models have uniquecharacteristics and behaviors, such as different network archi-tectures, number of layers, number of parameters, and modelsizes. Such differences and the overview of the nine selectedmodels are described in Table I.DL Frameworks. We also used four widely-used open-source DL frameworks; PyTorch [43], MXNet [44], Tensor-Flow (TF) [45], and TensorFlow Lite (TFLite) [46]. PyTorch,MXNet, and TF were used for performing CPU- and GPU-based DL inference tasks on edge devices (e.g., J.TX2, J.Nano,ODN2, and RPi4). TFLite was used to run DL models onEdgeTPU (e.g., DevBoard and USB-Accelerator).Table I also shows DL frameworks\u2019 support for DL models.All DL models are available for PyTorch, TF, and MXNet.However, Inception-V3, MobileNet-V1, and MobileNet-V2are the only DL models whose pre-trained quantized versionsare available for TFLite.DL Applications and Dataset. For the DL inference task,we used image classi\ufb01cation, which is a common use case ofcomputer vision and can be used as a key component in variousAI applications (e.g., drone-based surveillance, hazard zonedetection in autonomous driving) in edge computing [2], [16].In an image classi\ufb01cation task on edge, a pre-trained DL modeldetermines text labels (e.g., dog or cat) from input imagestreams based on the contents. The DL models often generatemultiple text labels for input images with the probabilities forimages associated with a speci\ufb01c image class.We used the validation dataset from ImageNet ILSVRC-2012 [47] for input images to DL inference tasks. The vali-dation dataset contains 50K labeled images for 1K differentobject categories.III. E VALUATION OF AI S INGLE -TENANCY ON EDGEDEVICES AND ACCELERATORSWe \ufb01rst evaluated and characterized the performance of theedge devices and the accelerators with single-tenancy cases.The results measured in this section will be used as baselinesfor comparison with AI multi-tenancy cases.A. Measurement MethodologyTo quantify the performance of single tenancy cases onthe edge devices and the AI accelerators, we focused on theinference throughput of DL models as the main performancemetric. The DL inference throughput results with AI single-tenancy were measured with a set of different con\ufb01gurations,which were the combinations of devices, DL models, batchsizes, DL frameworks. Please note that we tested various batchsizes ranging from 1 to 256, but we only report the batch sizeresulting in the highest inference throughput. Moreover, themaximum executable batch size could vary across differentedge devices and DL models due to the limitation of devices\u2019HW capacity (e.g., memory size) and the size of DL models.The DL inference throughput is calculated by equation-(1). Forthe single-tenancy case, the number of inferences in equation-(1) is calculated by \u201cbatch size\u201d \xd7\u201cthe number of batches.\u201dDL Throughput= Number of InferencesTotal Execution Time (1)  Step #1. Start Bechmarker  (Input: FW, DL Model, Batch Size, etc)  Step.#2. Start Data-Loader  Step #3. Load and Configure DL Model  Step #4. Warm-up Run  Step #5. Start Data Collector  Step #6. Perform DL Inference Tasks  (Image Classification)  Step #7. Store Measurement Data    & Stop BenchmarkerFig. 1: Measurement stepsMeasurement Procedure.We developed a bench-marker to measure the DLinference throughput andcollect necessary systemstatistics. We deployed thebenchmarker along withan image classi\ufb01cation ap-plication on the devicesand EdgeTPUs acceler-ators. The measurementprocedure of the bench-marker is shown in Fig. 1.The benchmarker be-gins by taking speci\ufb01c pa-rameters for the measure-ment (step #1), includingthe DL model, DL frame-work, batch size, and oth-ers. Then, the benchmarkerstarts a DL framework-3--- Page 4 --- 0 10 20 30 40 50 60AlexNet DenseNet ResNet-18 ResNet-50 SqueezeNet VGG16Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)Fig. 2: Inference throughput of 6 DL models on edge devicesusing CPU and GPU resources. Note that throughput results ofCPU- and GPU-based inference results are the average of themaximum throughput results from PyTorch, TF, and MXNet.speci\ufb01c data-loader (step #2) that prepares input images (asper the batch size) from the dataset (ImageNet ILSVRC-2012)and sends them to the DL model. In step #3, the benchmarkerloads the DL model into the main memory and con\ufb01gures itbased on the parameters (e.g., use of CPU, GPU, or EdgeTPU).The next step (step #4) is the warm-up run phase, whichensures all the necessary components are loaded, and the DLframework con\ufb01gures suitable optimization strategies beforeperforming the actual measurement. After the warm-up run,the benchmarker starts a data collector (step #5) that containstools for measuring system statistics (e.g., sysstat) andpower consumption (e.g., INA-219). Then, in step #6, thebenchmarker performs DL inference tasks (image classi\ufb01ca-tion) for input images received from the data-loader. Theinference tasks are performed at least 30 times to increase thestatistical con\ufb01dence of the measured data. While the inferencetasks are performed, the data collector continuously measuresresource usage and power consumption. After completing allthe inference tasks, the benchmarker saves the measured data,and it will be terminated (step #7).System Statistics and Power Measurement. In theabove measurement step, diverse system statistics were col-lected while the inference tasks were being performed.sysstat [48] was used to collect the usage of CPU, memory,and Disk/USB IO.For measuring the power consumption of edge devices, weused INA-219 [49], a voltage, current and power measure-ment chip. With a default resistance of 0.1 \u2126, the chip allowsmeasuring the power consumption with a current sensing rangeof \xb13.2 A and a voltage range of 0 V to 26 V. We usedpi-ina219 [50], a python library to communicate with theINA-219 chip. We also used jetson-stats [51], a pythonlibrary that provides power consumption statistics leveragingNvidia\u2019s tegrastats utility [52] to measure the powerconsumption of J.TX2 and J.Nano. For EdgeTPUs, we used aUSB power meter.B. Measurement Results with Single-TenancyDL Inference Throughput with Single-Tenancy. Fig. 2reports the maximum DL inference throughput with single-tenancy when the DL models were executed on either CPUor GPU resources in edge devices. The results show that 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(a) Jetson Nano (GPU)PyTorchTFMXNet 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(b) Jetson TX2 (GPU)PyTorchTFMXNetFig. 3: GPU-based inference throughput variations across threedifferent DL frameworks. While the results report GPU-basedinference throughput with three models, the other 6 DL modelsshowed similar patterns.the inference throughput results varied signi\ufb01cantly acrossdifferent DL models as they had different model sizes, networkarchitectures, and a set of parameters. The results also con\ufb01rmthat the GPU-based DL inference results showed signi\ufb01cantlyimproved throughput over the CPU-based inference as GPUis more specialized in processing AI and ML workloads. Theedge devices with GPUs (e.g., J.Nano and J.TX2) processed4\xd7\u2013 96 \xd7more inference requests compared to the deviceswithout GPUs (RPi4 and ODN2). On average, J.Nano showed23\xd7 and 13 \xd7 higher throughputs over RPi4 and ODN2.J.TX2 had 50 \xd7and 28\xd7higher throughput results than RPi4and ODN2. Moreover, J.TX2 showed 2.28 \xd7higher inferencethroughput than J.Nano because J.TX2\u2019s GPU is equipped witha larger capacity GPU module (128 GPU cores in J.Nano vs.256 GPU cores in J.TX2).Moreover, we observed that the inference throughput resultswith GPU (e.g., J.Nano and J.TX2) could vary signi\ufb01cantlyacross three DL frameworks, as shown in Fig. 3. In particular,MXNet on J.Nano showed exceptionally (55%) lower perfor-mance than the other two frameworks. (But GPU with MXNeton J.TX2 did not show low inference throughput.) The lowerperformance with MXNet on J.Nano was due to MXNet\u2019soptimization mechanism to \ufb01nd the best convolution algorithmfor inference tasks with DL models. Unfortunately, this is amemory-intensive operation, and J.Nano\u2019s 4GB memory is notlarge enough to complete this optimization step so that MXNeton J.Nano showed poor inference throughput. We found thesame issue in our evaluation of AI multi-tenancy when usingMXNet with the CME technique. We will provide a detailedanalysis of this problem in Section IV-A.Fig. 4 shows the comparison of maximum throughput ofthree DL models when they were executed on CPU, GPU,and EdgeTPU resources. To compute the throughput (redbar in the \ufb01gure) of USB-Accelerator, we used four com-binations3 of edge devices and USB-Accelerator, and wereport the average of the maximum throughput of all fourcombinations. As expected, both GPU and EdgeTPU-basedinferences showed 10 \xd7\u2013 63 \xd7higher throughput than CPU-based inferences. Between the GPU and EdgeTPU resources,3The four combinations are RPi4 with USB-Accelerator, ODN2 with USB-Accelerator, J.Nano with USB-Accelerator, and J.TX2 with USB-Accelerator.4--- Page 5 --- 0 10 20 30 40 50 60 70Inception-V3 MobileNet-V1 MobileNet-V2Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)USB-TPU (EdgeTPU)DevBoard (EdgeTPU)Fig. 4: Inference throughput of Inception-V3, MobileNet-V1,and MobileNet-V2 using CPU, GPU, and EdgeTPU. Thethroughput results of CPU- and GPU-based inferences areaverages of maximum throughput results from PyTorch, TF,and MXNet. USB-Accelerator\u2019s throughput is the average ofthroughput results obtained from USB-Accelerator connectedwith four edge devices.TABLE II: EdgeTPU throughput variation across different hostedge devices.Model Host Device + EdgeTPU Avg. Through. Std. Dev.Inception-V3RPi4 + USB-Accelerator 12.35 0.35ODN2 + USB-Accelerator 15.59 0.47J.Nano + USB-Accelerator 16.42 0.34J.TX2 + USB-Accelerator 18.54 0.48DevBoard Only 13.26 0.19MobileNet-V1RPi4 + USB-Accelerator 54.65 4.03ODN2 + USB-Accelerator 58.84 6.73J.Nano + USB-Accelerator 63.60 5.58J.TX2 + USB-Accelerator 64.65 5.45DevBoard Only 59.02 2.48MobileNet-V2RPi4 + USB-Accelerator 55.79 4.15ODN2 + USB-Accelerator 59.70 5.78J.Nano + USB-Accelerator 66.61 4.23J.TX2 + USB-Accelerator 64.01 6.57DevBoard Only 60.67 5.23while J.TX2\u2019s 256-core Pascal GPU showed the maximumthroughput (even higher than EdgeTPU\u2019s throughput) withInception-V3, both DevBoard and USB-Accelerator showed25% \u2013 41% higher throughput than J.TX2 for performinginferences with MobileNet-V1/V2.Table II reports EdgeTPU throughput \ufb02uctuations acrossdifferent host edge devices. In particular, when performing DLinference tasks using Inception-V3, USB-Accelerator showedup to a 33% difference in the inference throughput on thedifferent host devices. Several factors can result in suchthroughput \ufb02uctuations. Memory bandwidth on the (host) edgedevices can be a factor for such \ufb02uctuations. For example,the latency when swapping in/out of a DL model and itsparameters between the host devices and USB-Accelerator relyon the memory bandwidth. Furthermore, both storage IO andUSB IO can also be factors for changing the DL inferencethroughput. Regarding these factors, we will further analyzethem in the following paragraph.Factors for Impacting DL Inference Throughput Changes.To identify factors that change the DL inference throughputon edge devices and EdgeTPUs, we performed correlationanalysis by calculating the Pearson correlation coef\ufb01cient(in equation-(2)) [53] of measured throughput results and 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate StrongCorrelation Coe\ufb03cient (\u03c1)(a) CPU-based Infer. 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(b) GPU-based Infer. 0 0.2 0.4 0.6 0.8 1USBIO CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(c) EdgeTPU-based Infer.Fig. 5: Correlated factors that change the inference throughput.(BS: Batch Size, CPU: CPU usage, MEM: memory usage, PW:Power consumption, USBIO: USB IO bandwidth usage) 0 0.5 1 1.5 2 2.5 31 32 64Norm. ThroughputBatch Size(a) RPi 4+ (CPU)AlexNet (PT)SqueezeNet (PT)Inception V3 (PT)AlexNet (MX) 0 0.5 1 1.5 2 2.5 31 32 64 128 256Norm. ThroughputBatch Size(b) Jetson TX2 (GPU)ResNet50 (PT)Shu\ufb04eNet (TF)Inception V3 (TF)ResNet (MX)Fig. 6: Throughput changes with different batch sizes.resource usage statistics. This coef\ufb01cient represents the linearrelationship between two variables, ranging from \u22121 to 1.Please note that the coef\ufb01cient of 1 indicates an ideal positivecorrelation, negative values mean reverse correlation, and 0means there is no correlation between two variables.\u03c1= cov(x,y)\u03c3x\u03c3y=\u2211ni (xi \u2212x)(yi \u2212y)\u221a\u2211ni (xi \u2212x)2(yi \u2212y)2 (2)Fig. 5 shows the correlated factors for the DL inferencethroughput when using CPU, GPU, and EdgeTPU. For theCPU-based inferences (e.g., RPi4, ODN2), the CPU, batchsize, and memory were strongly correlated with the inferencethroughput results. CPU resources were mainly used to per-form the DL tasks, and memory resources were used to loadand store the DL models. The inference tasks with larger batchsizes naturally increased the input data for processing so thatan increase in the batch sizes could improve the throughputuntil the limit of device resources.For the GPU-based inference tasks (e.g., J.Nano and J.TX2),memory, power, and batch sizes were positively correlatedwith the DL inference throughput. Speci\ufb01cally, the powerconsumption showed a strong correlation with the throughputas the GPU module in edge devices consumed more powerthan typical CPUs in edge devices. And, CPU showed arelatively weaker correlation with the throughput as CPU wasonly used for managing the device and processes co-running(non-DL) applications rather than performing the DL tasks.Because the batch size showed a strong correlation for boththe CPU and GPU-based inference tasks, we report the impactof batch size changes in Fig. 6. As shown in the results, thebatch sizes changed the DL inference throughput signi\ufb01cantly.In general, a larger batch size appeared to result in increased5--- Page 6 --- 0 5 10 15 20 25 30USB2(0.5G)USB3(10G)(a) Inception-V3ThroughputRPi+TPU Nano+TPU05K10K15K20KUSB2(0.5G)USB3(10G)DT (Bytes/Sec) 0 10 20 30 40 50 60 70 80USB2(0.5G)USB3(10G)(b) MobileNet-V2Throughput02K4K6K8K10KUSB2(0.5G)USB3(10G)DT (Bytes/Sec)RPi+TPUNano+TPUFig. 7: Difference in DL inference throughput and data transferwith USB 2.0 and 3.0 interfaces. (DT: Data Transfer Amount)throughput; however, an interesting observation is that usinglarger batch sizes did not always increase the DL inferencethroughput. This suggests that employing the right (or optimal)size of the input batch will be critical for improving the DLinference throughput on edge devices.In the EdgeTPU-based inferences cases, the USB bandwidth(between a host edge device and the USB-Accelerator) andmemory usage on host edge devices strongly correlated withthe inference throughput. Both memory and USB IO wereclosely related to each other for executing DL models onthe USB-Accelerator. Because USB-Accelerator does not havemain memory (RAM) 4, it relies on the host device\u2019s memorysystem to store models and uses context switching to swapmodels/parameters between the host device\u2019s RAM and Ed-geTPU to perform DL inference tasks. Therefore, low USBIO bandwidth between the host device and USB-Acceleratorlimits data rates for switching models and parameters so thatthe throughput can decrease.To further investigate the impact of the USB IO bandwidth,we measured the DL inference throughput changes from USB-Accelerator by connecting it with two edge devices (RPi4and J.Nano). Also, to observe the throughput changes withdifferent bandwidth, we used two USB interface types. i.e.,USB 2.0 with up to 0.5GB of bandwidth, USB 3.0 with up to10GB of bandwidth. As shown in Fig. 7, the results con\ufb01rmthat USB\u2019s IO bandwidth could considerably change the DLinference throughput of EdgeTPUs. With larger IO bandwidthsupported by USB 3.0, RPi4 achieved 1.3 \xd7(MobileNet-V2)and 7 \xd7(Inception-V3) higher throughput than the inferencewith USB 2.0. J.Nano also showed 1.4 \xd7(MobileNet-V2) and8.7\xd7(Inception-V3) higher throughput than USB-Acceleratorwith USB 2.0. Larger USB IO bandwidth facilitated theswitching of model parameters and input data between the hostdevice and USB-Accelerator so that it signi\ufb01cantly improvedthe overall DL inference throughput.Summary. This section characterized the performance andbehaviors of edge devices and EdgeTPU accelerators withAI single-tenancy, focused on the inference throughput. Wefound several factors that changed the DL inference throughoutas well as identi\ufb01ed correlated resources for the throughputchanges. In the next section, these results will be used as4USB-Accelerator has only 8MB of cache memory (SRAM).baselines for evaluating and characterizing the AI multi-tenancy on edge devices and EdgeTPUs.IV. E VALUATION OF AI M ULTI -TENANCY ON EDGEDEVICES AND ACCELERATORSThis section evaluates and characterizes two techniques forenabling AI multi-tenancy on edge devices and EdgeTPUs.A. AI Multi-Tenancy with Concurrent Model ExecutionsConcurrent model executions (CMEs) leverage the idea ofparallel processing and enable AI multi-tenancy by simultane-ously executing multiple DL inference tasks on edge devices\u2019resources. e.g., deploying and executing multiple DL modelson either GPU or EdgeTPUs. CME can provide two potentialbene\ufb01ts to edge devices and EdgeTPUs; 1) improving DLinference throughput and 2) allowing to run multiple (oftendifferent) DL services (e.g., inference tasks). Therefore, it isimportant to correctly identify the upper bound of throughputimprovement and the concurrency level (the number of co-running DL models) on the devices\u2019 resources by CME.Moreover, the maximum concurrency level may not providethe highest throughput, so it is also important to determinethe concurrency level that results in the highest throughput.Therefore, we performed an empirical evaluation of CME withDL models to answer the following questions;1) What is the maximum DL inference throughput of theedge devices and EdgeTPUs with CME?2) What is the maximum concurrency level on the edgedevices and EdgeTPUs with CME?3) What is the concurrency level on edge devices andEdgeTPUs to maximize DL inference throughput?In this evaluation, we used three DL models (e.g., Inception-V3, MobileNet-V1, MobileNet-V2) for evaluating CME be-cause all these models could be executed on three resourcetypes in edge devices and EdgeTPU accelerators. Among allDL frameworks, we excluded TF from this CME evaluationsince TF is not thread-safe. Speci\ufb01cally, kerascv [54] andtf.Graph [55] libraries did not fully support concurrentexecutions. Regarding the throughput calculation with CME,we changed equation-(1), and the number of inferences in theequation was calculated by \u201cconcurrency level\u201d\xd7\u201cbatch size\u201d\xd7\u201cthe number of batches.\u201dEvaluation Steps for CME. We began the CME evalu-ation by deploying and executing a single DL model onedge devices and EdgeTPU. We then gradually increased thenumber of co-running DL models (\u201c concurrency level \u201d) onthe devices and EdgeTPUs to measure the changes in theDL inference throughput and resource usage patterns. Thisexperiment was continued to increase the concurrency leveluntil the benchmarker failed to run. The concurrency levelobtained from the last successful execution was consideredas the maximum concurrency level supported by the edgedevices and EdgeTPUs. In this measurement, we only reportthe results with leveraging CME on GPUs (J.Nano and J.TX2)and EdgeTPUs (DevBoard and USB-Accelerator), and weomit the measurement results from CPU resources. This is6--- Page 7 ---0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1 0 10 20 30 40 50 5  10  15  20  25ThroughputConcurrency Level(b) Inception-V3 (J. TX2)0204060100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 8: CME measurement results of throughput and concur-rency level on GPUs with PyTorch (BS: Batch Size)0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1010203050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(b) Inception-V3 (J. TX2)01020100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 9: CME measurement results of throughput and concur-rency level on GPUs with MXNet (BS: Batch Size)because, while we could \ufb01nd some bene\ufb01ts of CME on CPUs,e.g., six concurrent models could be executed on CPUs ofRPi4 and ODN2, the throughput bene\ufb01ts were marginal, andthe measured throughput results were exceptionally lower thanthe results with CME on either GPUs or EdgeTPUs.CME Evaluation Results on GPUs. Fig. 8 and 9 show DLinference throughput changes with different concurrency levelson GPUs in J.Nano and J.TX2. Please note that, in both graphs,we omit the results from MobileNet-V2 due to the page limit,and the results were similar to the results with MobileNet-V1.When enabling CME on GPU using PyTorch (shown inFig. 8), the maximum concurrency level and throughput variedwith different batch sizes. DL inference with a batch sizeof 1 provided the maximum concurrency level. We observedthat J.Nano could run 8 (Inception-V3) to 25 (MobileNet-V1)models concurrently on GPU, and J.TX2 was able to deploy 25(Inception-V3) to 80 (MobileNet-V1) models on its GPU si-multaneously. Using larger batch sizes (e.g., batch size of 4 forJ.Nano, batch size of 8 for J.TX2), the multi-tenancy enabledby CME signi\ufb01cantly improved the DL throughput against thesingle-tenancy cases. In particular, with CME, J.Nano showed1.3\xd7to 1.9\xd7improved throughput, and J.TX2 showed 1.7\xd7to2.7\xd7higher throughput against the single-tenancy cases. Ourfurther analysis revealed that memory resource was the criticalfactor to determine the maximum throughput when enablingCME. As Fig. 10 shows, the maximum throughput was highlycorrelated with memory utilization. Both J.Nano and J.TX2showed that the maximum throughput was reached when thememory resource was saturated. After reaching the maximumthroughput, the throughput was either decreased or stabilizedwith high memory utilization. It is worth noting that thehigh correlation between memory utilization and throughputincrease was consistent with our observation reported in Fig. 5in the previous section.However, the CME evaluation with MXNet showed dif-ferent results from the previous measurements with PyTorch.Both J.Nano and J.TX2 had lower throughput improvement.In particular, J.Nano showed considerably low performance, 0 20 40 60 80 1001 2 3 4 5 6 7 8 9 0 20 40 60 80 100X X X X X X X X XCPU (%)\u25a0 \u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0 \u25a0MEM (%)ThroughputResource Utils (%)Concurrency Level(a) MobileNet-V1 (J.Nano)Throughput 0 20 40 60 80 1001 2 4 6 8 10 12 0 20 40 60 80 100X XX X X X XCPU (%)MEM (%)\u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0ThroughputResource Utils (%)Concurrency Level(b) MobileNet-V2 (J.TX2)ThroughputFig. 10: Resource utilization and throughput changes withCME (PyTorch). J.Nano uses a batch size of 4, and J.TX2employs a batch size of 8.and on average, J.Nano with MXNet had even 13% lowerthroughput than single-tenancy cases. This low throughput wasbecause J.Nano\u2019s experiments were performed by disablingMXNet\u2019s cuDNN auto-tune [56] parameter so that theframework used sub-optimal convolution layers for cuDNN.Enabling or disabling auto-tune option can signi\ufb01cantlyimpact DL inference throughput because, if this option isenabled, MXNet \ufb01rst runs a performance test to seek the bestconvolutional algorithm, and the selected algorithm is usedfor further inference tasks. However, this performance testrequires signi\ufb01cant consumption of resources on edge devices.Unfortunately, due to the smaller memory size (4GB), J.Nanocould not complete this performance test due to the frequentout-of-memory errors.For J.TX2, while the throughput bene\ufb01ts using CME weresmaller than the throughput with PyTorch, it showed 1.12 \xd7to 1.5 \xd7 higher throughput compared to the single-tenancycases. Regarding the concurrency level supported by CMEwith MXNet, J.Nano successfully ran 6 (Inception-V3), 39(MobileNet-V1), and 45 (MobileNet-V2) concurrent models,and J.TX2 could run 12 (Inception-V3) and 70 (MobileNet-V1and MobileNet-V2) models with a batch size of 1.CME Evaluation Results on EdgeTPUs. Fig. 11 reportsDL inference throughput variations with different concurrency7--- Page 8 --- 0 10 20 3030 60 110 270////ThroughputConcurrency Level(a) Inception-V3 CME (EdgeTPU)DevBoardJ. TX2 + USB-TPUJ. Nano + USB-TPUODN2 + USB-TPURPi4 + USB-TPU//// 0 40 80 120 160 200 240100 200 400 1000////////Peak ThroughputThroughputConcurrency Level(b) MobileNet-V2 CME (EdgeTPU)Fig. 11: DL inference throughput variations by enabling CMEon EdgeTPUslevels on EdgeTPUs (both DevBoard and USB-Accelerator).USB-Accelerator\u2019s throughput and concurrency level resultswere measured using four edge devices. Similar to the previousresults on GPUs, CME on EdgeTPUs could also increasethroughput over the single-tenancy cases. For Inception-V3(Fig. 11(a)), DevBoard had 1.3 \xd7 higher throughput, andUSB-Accelerators showed 1.25 \xd7improved throughput oversingle-tenancy cases. For both MobileNet-V1 and MobileNet-V2 (Fig. 11(b)), EdgeTPUs showed 3.3 \xd7higher throughputover the single-tenancy cases. Please note that we omit thethroughput results with MobileNet-V1 because the results aresimilar to MobileNet-V2.In this evaluation, we found two interesting observa-tions about the throughput improvement. One is that CME\u2019sthroughput increase with Inception-V3 (1.3 \xd7) was muchsmaller than MobileNet-V1/V2 (3.3 \xd7). The other is thatMobileNet-V1/V2 reached the maximum throughput withlower concurrency levels, and the throughput is decreasedand stabilized with higher concurrency levels. Our furtheranalysis revealed that the above two issues were related tothe model size and EdgeTPU\u2019s 8MB of SRAM used to cachethe DL model\u2019s parameters. In particular, a smaller throughputincrease with Inception-V3 was because 25MB of Inception-V3 size could not be fully loaded in the EdgeTPUs\u2019 cache(SRAM), and thus, model parameter swapping operationsbetween the EdgeTPU\u2019s cache and the edge devices\u2019 memorywere continuously being performed. Therefore, the increasedconcurrency level did not increase the inference throughputdue to the high overhead in the model parameter swaps. Onthe other hand, if the model size was small, e.g., 4MB ofMobileNet-V2, the model could be fully loaded in EdgeT-PUs\u2019 cache and did not require frequent operations of modelparameter swapping, hence low USB IO overhead and possiblysigni\ufb01cant throughput increases.Regarding the second observation found in Fig. 11(b), theEdgeTPU cache could load even multiple smaller modelssimultaneously. While EdgeTPU could leverage only onemodel at a time, other loaded models were able to obtain datafrom the host device\u2019s memory, hence minimizing the delaywhen switching models in EdgeTPUs. On the other hand, if theconcurrency level was high, frequent model swaps needed tobe frequently performed in EdgeTPU\u2019s cache, resulting in in-creased data transfer between EdgeTPU and the host edge de-vice\u2019s memory. Therefore, USB IO was quickly saturated, and 0 20 40 60 80 100 0  40  80  120  160  200  240  280Resource UtilizationConcurrency Level(a) Incept.-V3 (J. TX2 + USB-TPU)CPU (%)MEM (%) 0 20 40 60 80 100 0  10  20  30  40  50  60  70  80  90Resource UtilizationConcurrency Level(b) MobileNet-V2 (TPU Dev Board)CPU (%)MEM (%)Fig. 12: Resource utilization changes with increased concur-rency level (EdgeTPUs)throughput could be degraded. This is why both MobileNet-V1 and MobileNet-V2 reached the maximum throughput witha low concurrency level, and throughput could be decreasedand stabilized with higher concurrency levels. This analysissuggests that, when using CME on EdgeTPU, model size andconcurrency level should be carefully determined to increasethe throughput. Moreover, model compression techniques [16],e.g., quantization and parameter pruning, should be consideredfor optimizing model size for EdgeTPUs.The three models reported much higher concurrency levelson EdgeTPUs than the concurrency level on GPUs. DevBoardsupported the concurrency level of 20 for Inception-V3 and theconcurrency level of 80 \u2013 85 for both MobileNet-V1/V2 mod-els. Furthermore, USB-Accelerators reached various maximumconcurrency levels. Speci\ufb01cally, USB-Accelerators\u2019 concur-rency levels varied considerably across different host edgedevices. For example, for Inception-V3, the maximum con-currency level from USB-Accelerator with RPi4 was 48, butwhen it used J.TX2 as the host device, the maximum con-currency level reached 270. For MobileNet-V2, the maximumconcurrency level from USB-Accelerator with RPi4 was 160,but it could be 1100 when leveraging J.TX2 as the hostedge device. Regarding the varying concurrency levels, ourfurther analysis revealed that the maximum concurrency levelssupported by USB-Accelerators had a high correlation withthe size and utilization of memory resources in the hostedge devices. Fig. 12 shows resource utilization changes withdifferent concurrency levels measured from USB-Acceleratorwith J.TX2 and DevBoard. The results show that memoryutilization increased as the concurrency level went up. Themaximum concurrency level was determined when the mem-ory utilization reached close to 100%, indicating that memorysize and bandwidth often limit the supported concurrency levelDL models when enabling CME on USB-Accelerator.B. AI Multi-Tenancy with Dynamic Model PlacementsThis section characterizes and evaluates the dynamic modelplacement (DMP) technique for AI multi-tenancy on edgedevices and EdgeTPUs. DMP allows running multiple DLmodels simultaneously by placing DL models on an edgedevice\u2019s resource (CPU and/or GPU) and other DL modelson EdgeTPUs. Because USB-Accelerator can be connected toedge devices via USB interfaces, the potential bene\ufb01ts fromDMP can be improved DL inference throughput using hetero-8--- Page 9 --- 0 40 80 120 160 200GPUOnlyTPUOnlyDMPGPU PortionTPU PortionThroughput(a) J.TX2 (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(b) J.Nano (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(c) J.TX2 (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(d) J.Nano (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(e) J.TX2 (TF) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(f) J.Nano (TF) + TPUFig. 13: Comparison of DL inference throughput between DMP and single-tenancy. 0 50 100 150 200 250 300 350 400(Ideal)-13%(Ideal)-18%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: Inception-V3(Ideal)-49%(Ideal)-43%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-50%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-11%(Ideal)-15%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V1(Ideal)-42%(Ideal)-44%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-16%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V2(Ideal)-38%(Ideal)-47%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-38%(Ideal)-46%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 14: J.Nano\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of CME throughput on GPU and CME throughput on EdgeTPU, which were measuredseparately. 0 50 100 150 200 250 300 350 400(Ideal)-0.5%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: Inception-V3(Ideal)-35%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-34%(Ideal)-38%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-4%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V1(Ideal)-42%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-36%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-5%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V2(Ideal)-38%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-37%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 15: J.TX2\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of separately measured CME throughput on GPU and EdgeTPU.geneous resources in both edge devices and USB-Acceleratoras well as high resource utilization of both resources. However,DL inference tasks from both on-board edge resources andUSB-Accelerator are managed by the host edge devices so thatthere can be a performance penalty from resource contention.Therefore, in this evaluation, we focus on seeking answers tothe following research questions;1) What are the performance bene\ufb01ts (e.g., DL inferencethroughput) from DMP on heterogeneous resources?2) What are the actual performance penalties of using DMP,compared explicitly to CME for AI multi-tenancy?Similar to the CME evaluations, we used three DL models(Inception-V3, MobileNet-V1, and MobileNet-V2) becausethese models could perform inference tasks on all resourcetypes in edge devices and EdgeTPUs. We also changedthe equation-(1) to correctly calculate the throughput withDMP. Speci\ufb01cally, the number of inferences for DMP wascalculated by the sum of the inference numbers from edgeresources (CPU or GPU) and the inference numbers fromUSB-Accelerator.We initially used four edge devices (RPi4, ODN2, J.Nano,J.TX2) connected with a USB-Accelerator and deployed DLmodels on both edge resources and the USB-Accelerator.However, we omit the evaluation results of RPi4 and ODN2because we could not observe the bene\ufb01ts of using DMP onsuch devices. Speci\ufb01cally, CPUs on RPi4 and ODN2 werequickly saturated by both CPU-based and EdgeTPU-based DLinference tasks, and the overall inference throughput resultswith DMP on RPi4 and ODN2 could be even lower (about10%) than EdgeTPU-only inference throughput.We evaluated DMP with three DL frameworks for GPUsand TFLite for EdgeTPU. We enabled CME when the modelsare running on PyTorch (GPU), MXNet (GPU), and TFLite(EdgeTPU), and we used single-tenancy with TF on GPU.DMP Evaluation Results. Fig. 13 shows DMP\u2019s DL in-ference throughput improvement against the single-tenancycases. Both J.Nano and J.TX2 showed signi\ufb01cantly increasedthroughput compared to the single-tenancy GPU or EdgeTPU-based inferences. In particular, J.Nano had 6.2 \xd7 improvedthroughput over the single-tenancy on GPU and 2 \xd7increased9--- Page 10 ---020406080100120J.Nano J.TX2HW LimitUtilization (%)(a) CPU Usage020406080100120140160J. Nano J. TX2HW Limit(b) Memory Usage020406080100120J. Nano J. TX2(Ideal) CME (GPU + TPU)DMPEmp. Upperbound(c) USB-IO UsageFig. 16: Resource usage comparison between (ideal) sum ofCME on GPU/EdgeTPU and DMP.throughput over the single-tenancy on EdgeTPU. J.TX2 alsoshowed throughput improvement by 3.8\xd7(for GPU) and 3.1\xd7(for EdgeTPU). However, this improved throughput can be inpart due to leveraging both CME and DMP. We also comparethe DL inference throughput between ideal throughput upperbound based on CME results (reported in Section IV-A) andDMP. Please note that the ideal throughput upper bound iscalculated by accumulating GPU throughput with CME andEdgeTPU throughput with CME measured separately.Fig. 14 and 15 report the throughput comparison between(ideal) CME results and DMP. The results contain the resultsmeasured from J.Nano and J.TX2 when using PyTorch/MXNet(for GPU) and TFLite (for EdgeTPU). As shown in the \ufb01gures,while the differences between the ideal throughput and DMP\u2019sthroughput varied with DL models and DL frameworks,J.Nano with DMP (Fig. 14) and J.TX2 with DMP (Fig. 15)showed 34.6% and 25.3% lower DL inference throughput thanthe ideal throughput with CME (on both GPU and, Your response: ```ADD_PAPER\n2107.12486v1\nThis paper investigates AI multi-tenancy techniques for edge devices, focusing on concurrent model executions (CME) and dynamic model placements (DMP) to optimize deep learning inference performance. The authors conduct extensive experiments on various edge devices (Jetson TX2/Nano, Raspberry Pi 4) and EdgeTPU accelerators using image classification models. Key findings show that CME can achieve 1.9-3.3\xd7 higher throughput by parallel execution, while DMP leveraging heterogeneous resources (GPU+EdgeTPU) achieves up to 3.8\xd7 throughput improvement. The paper provides valuable insights into resource contention, optimal concurrency levels, and tradeoffs between throughput and latency for real-time edge AI applications.\n```\n~~~~~~~~~~\nCurrent Step #16, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: Successfully added paper 2107.12486v1\nNotes: \nYour previous command was: ```ADD_PAPER\n2107.12486v1\nThis paper investigates AI multi-tenancy techniques for edge devices, focusing on concurrent model executions (CME) and dynamic model placements (DMP) to optimize deep learning inference performance. The authors conduct extensive experiments on various edge devices (Jetson TX2/Nano, Raspberry Pi 4) and EdgeTPU accelerators using image classification models. Key findings show that CME can achieve 1.9-3.3\xd7 higher throughput by parallel execution, while DMP leveraging heterogeneous resources (GPU+EdgeTPU) achieves up to 3.8\xd7 throughput improvement. The paper provides valuable insights into resource contention, optimal concurrency levels, and tradeoffs between throughput and latency for real-time edge AI applications.\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 18 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #15, Phase: literature review, Feedback: 3\n--- Page 1 ---Preprint Version. Final version to appear in IEEE International Conference on Cloud Computing, 2021AI Multi-Tenancy on Edge: Concurrent Deep Learning ModelExecutions and Dynamic Model Placements on Edge DevicesPiyush Subedi, Jianwei Hao, In Kee Kim, Lakshmish RamaswamyDepartment of Computer Science, University of Georgia, {piyush.subedi, jhao, inkee.kim, laksmr }@uga.eduAbstract\u2014Many real-world applications are widely adoptingthe edge computing paradigm due to its low latency and betterprivacy protection. With notable success in AI and deep learning(DL), edge devices and AI accelerators play a crucial role indeploying DL inference services at the edge of the Internet.While prior works quanti\ufb01ed various edge devices\u2019 ef\ufb01ciency,most studies focused on the performance of edge devices withsingle DL tasks. Therefore, there is an urgent need to investigateAI multi-tenancy on edge devices, required by many advancedDL applications for edge computing.This work investigates two techniques \u2013 concurrent modelexecutions and dynamic model placements\u2013 for AI multi-tenancyon edge devices. With image classi\ufb01cation as an example scenario,we empirically evaluate AI multi-tenancy on various edge devices,AI accelerators, and DL frameworks to identify its bene\ufb01ts andlimitations. Our results show that multi-tenancy signi\ufb01cantlyimproves DL inference throughput by up to 3.3 \xd7 \u2013 3.8 \xd7 onJetson TX2. These AI multi-tenancy techniques also open up newopportunities for \ufb02exible deployment of multiple DL services onedge devices and AI accelerators.Index Terms\u2014Edge Computing; AI Multi-Tenancy; DeepLearning at the Edge; Concurrent Model Executions; DynamicModel Placements; Performance Evaluation.I. I NTRODUCTIONThere have been massive strides in Arti\ufb01cial Intelligence(AI) and Deep Learning (DL) technologies in recent years.Newer DL algorithms coupled with highly cost-effectiveand scalable mechanisms to gather, store, and process largeamounts of data have led to what some researchers believe tobe the golden age of AI/DL [1]. It is widely expected that inthe near future, AI will drive applications in many massivelydistributed domains, such as autonomous vehicles, disaster re-sponse, precision agriculture, and drone-based surveillance [2],[3]. These domains are often distinguished by two fundamentalcharacteristics, namely, stringent response time requirements(i.e., real-time or near real-time), data sources that are dis-tributed at the edge of the Internet and highly resource-constrained operational environments [4].The predominant paradigm for building AI systems is tocentralize all AI tasks at the cloud [5]\u2013[9]. In other words,in this cloud-based AI paradigm , pre-trained (often large-scale) DL models are deployed exclusively at the cloud [10]\u2013[15]. While cloud-based AI offers distinct advantages, par-ticularly to domains, e.g., social networks, e-commerce, and\ufb01nance, where the data is naturally available on the cloud, thisparadigm is not well suited for the aforementioned domains.This is because transferring large amounts of data from thenetwork edge to the cloud over low-bandwidth connections isprohibitively expensive, often resulting in AI service disrup-tions caused by network disconnections, which are not welltolerated by these applications.Towards addressing the above limitations, researchers haverecently been exploring the AI at the edge paradigm [2],[16]\u2013[19], where DL applications are hosted at the edge ofthe Internet (e.g., closer to the data sources). Advent andproliferation of miniaturized yet powerful computing boards,e.g., Raspberry Pi [20], Nvidia Jetson Nano [21], and Google\u2019sEdgeTPU [22], have served as key enablers for moving DLtasks to the edge of the Internet. Several studies have beenconducted to quantify the ef\ufb01ciency of various edge devicesfor DL inference tasks [23]\u2013[28]. Most existing studies havefocused on characterizing the performance (e.g., latency andthroughput) of edge devices and AI accelerators with singleDL tasks. However, many advanced applications often requireAI multi-tenancy where multiple DL tasks are co-running onedge devices. For instance, drone-based surveillance requiressimultaneous executions of inference tasks on video and audiostreams [29]. Unfortunately, very few researchers have tried toquantify and optimize the AI multi-tenancy on edge devicesto the best of our knowledge.Leveraging AI multi-tenancy on edge devices has the po-tential to provide distinct bene\ufb01ts in offering DL services.AI multi-tenancy can be achieved via leveraging concurrentmodel executions (CMEs) and dynamic model placements(DMPs). CME allows the deployment of multiple DL modelson either GPU or EdgeTPU resources and runs them inparallel. Thus, CME can potentially improve the overall DLinference throughput and enable the execution of different DLapplications/models simultaneously. DMP enables AI multi-tenancy by deploying and executing DL models on differentresources on edge devices at the same time. e.g., DL modelson both GPU and EdgeTPU. DMP is particularly useful whenAI accelerators (e.g., EdgeTPU) enhance edge devices, and itcan signi\ufb01cantly increase the resource utilization and the DLinference throughput by utilizing multiple resources on thedevices and the accelerators.While there are expected advantages of AI multi-tenancy onedge devices, it is also important to identify the limitations ofAI multi-tenancy to maximize the bene\ufb01ts of AI at the edge.Speci\ufb01cally, in this work, we seek answers to the followingresearch questions. What are the performance bene\ufb01ts ofenabling AI multi-tenancy in the device level? What are thelimitations of the edge devices and accelerators to support AImulti-tenancy, such as the limit of model concurrency, resource1arXiv:2107.12486v1  [cs.DC]  26 Jul 2021--- Page 2 ---contention, and resource bottleneck?To answer the above research questions, this study performscomprehensive evaluations of CME and DMP for AI multi-tenancy and discovers the opportunities and limitations of suchapproaches. Both CME and DMP are thoroughly evaluatedwith widely used edge devices and EdgeTPU accelerators. Weuse image classi\ufb01cation as an example application scenario ofAI at the edge and assess nine pre-trained DL models 1 withfour DL frameworks.We \ufb01rst characterize the behavior and performance (e.g.,inference throughput) of both edge devices and EdgeTPUaccelerators and identify critical resource factors affecting theDL inference throughput on the edge devices and accelerators.Then we apply two AI multi-tenancy approaches to DL infer-ence tasks on the devices and accelerators, and then we dis-cover the empirical upper bound of DL inference throughput aswell as the impact from resource contention. Our evaluationresults show that modern edge devices and EdgeTPUs canachieve 1.9\xd7\u2013 3.3\xd7higher inference throughput with CME.Moreover, the DMP approach can increase throughput by upto 3.8\xd7. These two approaches for AI multi-tenancy open upnew opportunities for maximizing the resource utilization ofdevices and \ufb02exible deployment of multiple DL applicationson edge devices.The research contributions of this work are as follows:1. We thoroughly characterize and quantify the perfor-mances (DL inference throughput) and behaviors of variousedge devices and AI accelerators when enabling AI multi-tenancy. Such characterizations are performed by employing aset of DL frameworks and DL models widely used for imageclassi\ufb01cations.2. We discover the empirical upper bound of the per-formance and the model concurrency on edge devices andEdgeTPUs when AI multi-tenancy is enabled by CME.3. We identify the performance bene\ufb01ts and limitationswhen adopting DMP to utilize heterogeneous resources onedge resources and EdgeTPUs. This work is the \ufb01rst studyto characterize and evaluate DMP for AI multi-tenancy to thebest of our knowledge.We structure the rest of the paper as follows. Section IIdescribes edge devices, EdgeTPUs, DL models, and DLframeworks used in this work. Section III characterizes theperformance and the behavior of the devices with single-tenancy cases. Section IV conducts evaluations of two AI-multi-tenancy techniques on edge devices and AI acceleratorsand describes their bene\ufb01ts and limitations. Section V sum-marizes and discusses our \ufb01ndings from this work. Section VIdescribes related work, and Section VII concludes this paper.II. E DGE DEVICES , EDGE TPU A CCELERATORS , DEEPLEARNING MODELS , AND DEEP LEARNING FRAMEWORKSThis section describes edge devices and AI accelerators, DLmodels, and DL frameworks used in this study.1These DL models are pre-trained models of CNN (Convolutional NeuralNetwork) models for image classi\ufb01cations.A. Edge Devices and EdgeTPU AcceleratorsIn this work, we employed the following four widely-usededge devices and two EdgeTPU AI accelerators.Jetson TX2 (J.TX2) [30] is a high-performance edge devicewith six CPU cores (a dual-core Denver 2 CPU and a quad-core ARM Cortex-A57 at 2 GHz) and a 256-core NvidiaPascal GPU for DL processing. J.TX2 has a 8 GB LPDDR4RAM, which is shared by CPUs and GPUs. Among \ufb01vedifferent power modes in J.TX2 [31], we use mode-0 (MaxN)to enable all six CPU cores and provide the highest frequencyof both CPUs (2.0 GHz) and GPUs (1.3 GHz).Jetson Nano (J.Nano) [21] is a small yet powerful singleboard computer specialized in DL processing. It has a quad-core ARM Cortex-A57 (1.5 GHz), a 128-core Nvidia MaxwellGPU, and 4 GB LPDDR4 RAM (shared by both CPUs andGPUs). For J.Nano, we use a power mode of mode-0, whichis default mode for maximizing the device performance.Odroid-N2 (ODN2) [32] is a computing board with 4GBLPDDR4 RAM and six CPU cores (a quad-core Cortex-A73 at1.8 GHz and dual-core Cortex-A53 at 1.9 GHz). While ODN2has a GPU (Mali-G52 GPU), we cannot use this GPU for DLinference tasks due to a software compatibility issue.Raspberry Pi 4 (RPi4) [20] is a small, low-cost, representa-tive computing board for edge/IoT devices. RPi4 is based onBroadcom BCM2711 SoC and has a quad-core ARM Cortex-A72 (1.5 GHz) and 4 GB LPDDR4 RAM. RPi4 neither has aGPU nor specialized HW accelerators for DL processing.Coral Dev Board (DevBoard) [33] is a single-board computerequipped with a quad-core Cortex-A53 CPU (1.5GHz) and1GB LPDDR4 RAM 2, as well as onboard TPU (TensorProcessor Unit) co-processor, performing 4 trillion operationsper second (TOPS) at 2W of power consumption.Coral USB Accelerator (USB-Accelerator) [34] is a USB-type TPU accelerator for machine learning (ML) and DL. Theperformance of its onboard EdgeTPU accelerator is equivalent(4 TOPS at 2W) to that in DevBoard. USB-Accelerator canbe connected with diverse host edge devices (e.g., RPi4 andJ.Nano) and enhance DL processing. Since it only has anEdgeTPU co-processor, USB-Accelerator relies on the hostdevice\u2019s memory system to store and load the DL models andtheir parameters.B. DL Models, Frameworks, and ApplicationDL Models. This study used a set of DL models to evaluateAI multi-tenancy on edge devices and AI accelerators. Theaccuracy and the size of DL models keep increasing alongwith the rising complexity of model dimensions and the addingnumber of neural network layers. However, such large-sizemodels do not \ufb01t into resource-constrained, low-capacity edgedevices. Therefore, among many available DL models, weselected nine pre-trained DL models because these models2The newer version of DevBoard can have 2G or 4G of LPDDR4 RAM,but we use DevBoard with 1GB RAM.2--- Page 3 ---TABLE I: The overview of 9 DL modelsYear InputSizeNum.LayersBillionFLOPS# Params(Million)Approx.File Size (MB)DL Framework (FW) SupportPyTorch MXNet TF TFLiteAlexNet [35] 2012 224\xd7224 8 0.7 61 244    DenseNet-161 [36] 2016 224\xd7224 161 7.9 28.7 115    ResNet-18 [37] 2015 224\xd7224 18 1.8 11.7 46    ResNet-50 [37] 2015 224\xd7224 50 4.1 25.6 102    SqueezeNet-V1 [38] 2016 224\xd7224 15 0.4 1.2 5    VGG-16 [39] 2014 224\xd7224 16 15.4 138.36 553    Inception-V3 [40] 2015 299\xd7299 48 2.9 27.2 101, 25*    MobileNet-V1 [41] 2017 224\xd7224 28 1.1 4.3 17, 4.5*    MobileNet-V2 [42] 2018 224\xd7224 20 0.3 3.5 14, 4*     denotes that the model runs on the DL FW,  denotes that the model does not support the DL FW, * means information for TFLite.have the suitable model sizes to be deployed on the resource-constrained edge devices to perform DL inference tasks (e.g.,image classi\ufb01cations). Moreover, all these models have uniquecharacteristics and behaviors, such as different network archi-tectures, number of layers, number of parameters, and modelsizes. Such differences and the overview of the nine selectedmodels are described in Table I.DL Frameworks. We also used four widely-used open-source DL frameworks; PyTorch [43], MXNet [44], Tensor-Flow (TF) [45], and TensorFlow Lite (TFLite) [46]. PyTorch,MXNet, and TF were used for performing CPU- and GPU-based DL inference tasks on edge devices (e.g., J.TX2, J.Nano,ODN2, and RPi4). TFLite was used to run DL models onEdgeTPU (e.g., DevBoard and USB-Accelerator).Table I also shows DL frameworks\u2019 support for DL models.All DL models are available for PyTorch, TF, and MXNet.However, Inception-V3, MobileNet-V1, and MobileNet-V2are the only DL models whose pre-trained quantized versionsare available for TFLite.DL Applications and Dataset. For the DL inference task,we used image classi\ufb01cation, which is a common use case ofcomputer vision and can be used as a key component in variousAI applications (e.g., drone-based surveillance, hazard zonedetection in autonomous driving) in edge computing [2], [16].In an image classi\ufb01cation task on edge, a pre-trained DL modeldetermines text labels (e.g., dog or cat) from input imagestreams based on the contents. The DL models often generatemultiple text labels for input images with the probabilities forimages associated with a speci\ufb01c image class.We used the validation dataset from ImageNet ILSVRC-2012 [47] for input images to DL inference tasks. The vali-dation dataset contains 50K labeled images for 1K differentobject categories.III. E VALUATION OF AI S INGLE -TENANCY ON EDGEDEVICES AND ACCELERATORSWe \ufb01rst evaluated and characterized the performance of theedge devices and the accelerators with single-tenancy cases.The results measured in this section will be used as baselinesfor comparison with AI multi-tenancy cases.A. Measurement MethodologyTo quantify the performance of single tenancy cases onthe edge devices and the AI accelerators, we focused on theinference throughput of DL models as the main performancemetric. The DL inference throughput results with AI single-tenancy were measured with a set of different con\ufb01gurations,which were the combinations of devices, DL models, batchsizes, DL frameworks. Please note that we tested various batchsizes ranging from 1 to 256, but we only report the batch sizeresulting in the highest inference throughput. Moreover, themaximum executable batch size could vary across differentedge devices and DL models due to the limitation of devices\u2019HW capacity (e.g., memory size) and the size of DL models.The DL inference throughput is calculated by equation-(1). Forthe single-tenancy case, the number of inferences in equation-(1) is calculated by \u201cbatch size\u201d \xd7\u201cthe number of batches.\u201dDL Throughput= Number of InferencesTotal Execution Time (1)  Step #1. Start Bechmarker  (Input: FW, DL Model, Batch Size, etc)  Step.#2. Start Data-Loader  Step #3. Load and Configure DL Model  Step #4. Warm-up Run  Step #5. Start Data Collector  Step #6. Perform DL Inference Tasks  (Image Classification)  Step #7. Store Measurement Data    & Stop BenchmarkerFig. 1: Measurement stepsMeasurement Procedure.We developed a bench-marker to measure the DLinference throughput andcollect necessary systemstatistics. We deployed thebenchmarker along withan image classi\ufb01cation ap-plication on the devicesand EdgeTPUs acceler-ators. The measurementprocedure of the bench-marker is shown in Fig. 1.The benchmarker be-gins by taking speci\ufb01c pa-rameters for the measure-ment (step #1), includingthe DL model, DL frame-work, batch size, and oth-ers. Then, the benchmarkerstarts a DL framework-3--- Page 4 --- 0 10 20 30 40 50 60AlexNet DenseNet ResNet-18 ResNet-50 SqueezeNet VGG16Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)Fig. 2: Inference throughput of 6 DL models on edge devicesusing CPU and GPU resources. Note that throughput results ofCPU- and GPU-based inference results are the average of themaximum throughput results from PyTorch, TF, and MXNet.speci\ufb01c data-loader (step #2) that prepares input images (asper the batch size) from the dataset (ImageNet ILSVRC-2012)and sends them to the DL model. In step #3, the benchmarkerloads the DL model into the main memory and con\ufb01gures itbased on the parameters (e.g., use of CPU, GPU, or EdgeTPU).The next step (step #4) is the warm-up run phase, whichensures all the necessary components are loaded, and the DLframework con\ufb01gures suitable optimization strategies beforeperforming the actual measurement. After the warm-up run,the benchmarker starts a data collector (step #5) that containstools for measuring system statistics (e.g., sysstat) andpower consumption (e.g., INA-219). Then, in step #6, thebenchmarker performs DL inference tasks (image classi\ufb01ca-tion) for input images received from the data-loader. Theinference tasks are performed at least 30 times to increase thestatistical con\ufb01dence of the measured data. While the inferencetasks are performed, the data collector continuously measuresresource usage and power consumption. After completing allthe inference tasks, the benchmarker saves the measured data,and it will be terminated (step #7).System Statistics and Power Measurement. In theabove measurement step, diverse system statistics were col-lected while the inference tasks were being performed.sysstat [48] was used to collect the usage of CPU, memory,and Disk/USB IO.For measuring the power consumption of edge devices, weused INA-219 [49], a voltage, current and power measure-ment chip. With a default resistance of 0.1 \u2126, the chip allowsmeasuring the power consumption with a current sensing rangeof \xb13.2 A and a voltage range of 0 V to 26 V. We usedpi-ina219 [50], a python library to communicate with theINA-219 chip. We also used jetson-stats [51], a pythonlibrary that provides power consumption statistics leveragingNvidia\u2019s tegrastats utility [52] to measure the powerconsumption of J.TX2 and J.Nano. For EdgeTPUs, we used aUSB power meter.B. Measurement Results with Single-TenancyDL Inference Throughput with Single-Tenancy. Fig. 2reports the maximum DL inference throughput with single-tenancy when the DL models were executed on either CPUor GPU resources in edge devices. The results show that 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(a) Jetson Nano (GPU)PyTorchTFMXNet 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(b) Jetson TX2 (GPU)PyTorchTFMXNetFig. 3: GPU-based inference throughput variations across threedifferent DL frameworks. While the results report GPU-basedinference throughput with three models, the other 6 DL modelsshowed similar patterns.the inference throughput results varied signi\ufb01cantly acrossdifferent DL models as they had different model sizes, networkarchitectures, and a set of parameters. The results also con\ufb01rmthat the GPU-based DL inference results showed signi\ufb01cantlyimproved throughput over the CPU-based inference as GPUis more specialized in processing AI and ML workloads. Theedge devices with GPUs (e.g., J.Nano and J.TX2) processed4\xd7\u2013 96 \xd7more inference requests compared to the deviceswithout GPUs (RPi4 and ODN2). On average, J.Nano showed23\xd7 and 13 \xd7 higher throughputs over RPi4 and ODN2.J.TX2 had 50 \xd7and 28\xd7higher throughput results than RPi4and ODN2. Moreover, J.TX2 showed 2.28 \xd7higher inferencethroughput than J.Nano because J.TX2\u2019s GPU is equipped witha larger capacity GPU module (128 GPU cores in J.Nano vs.256 GPU cores in J.TX2).Moreover, we observed that the inference throughput resultswith GPU (e.g., J.Nano and J.TX2) could vary signi\ufb01cantlyacross three DL frameworks, as shown in Fig. 3. In particular,MXNet on J.Nano showed exceptionally (55%) lower perfor-mance than the other two frameworks. (But GPU with MXNeton J.TX2 did not show low inference throughput.) The lowerperformance with MXNet on J.Nano was due to MXNet\u2019soptimization mechanism to \ufb01nd the best convolution algorithmfor inference tasks with DL models. Unfortunately, this is amemory-intensive operation, and J.Nano\u2019s 4GB memory is notlarge enough to complete this optimization step so that MXNeton J.Nano showed poor inference throughput. We found thesame issue in our evaluation of AI multi-tenancy when usingMXNet with the CME technique. We will provide a detailedanalysis of this problem in Section IV-A.Fig. 4 shows the comparison of maximum throughput ofthree DL models when they were executed on CPU, GPU,and EdgeTPU resources. To compute the throughput (redbar in the \ufb01gure) of USB-Accelerator, we used four com-binations3 of edge devices and USB-Accelerator, and wereport the average of the maximum throughput of all fourcombinations. As expected, both GPU and EdgeTPU-basedinferences showed 10 \xd7\u2013 63 \xd7higher throughput than CPU-based inferences. Between the GPU and EdgeTPU resources,3The four combinations are RPi4 with USB-Accelerator, ODN2 with USB-Accelerator, J.Nano with USB-Accelerator, and J.TX2 with USB-Accelerator.4--- Page 5 --- 0 10 20 30 40 50 60 70Inception-V3 MobileNet-V1 MobileNet-V2Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)USB-TPU (EdgeTPU)DevBoard (EdgeTPU)Fig. 4: Inference throughput of Inception-V3, MobileNet-V1,and MobileNet-V2 using CPU, GPU, and EdgeTPU. Thethroughput results of CPU- and GPU-based inferences areaverages of maximum throughput results from PyTorch, TF,and MXNet. USB-Accelerator\u2019s throughput is the average ofthroughput results obtained from USB-Accelerator connectedwith four edge devices.TABLE II: EdgeTPU throughput variation across different hostedge devices.Model Host Device + EdgeTPU Avg. Through. Std. Dev.Inception-V3RPi4 + USB-Accelerator 12.35 0.35ODN2 + USB-Accelerator 15.59 0.47J.Nano + USB-Accelerator 16.42 0.34J.TX2 + USB-Accelerator 18.54 0.48DevBoard Only 13.26 0.19MobileNet-V1RPi4 + USB-Accelerator 54.65 4.03ODN2 + USB-Accelerator 58.84 6.73J.Nano + USB-Accelerator 63.60 5.58J.TX2 + USB-Accelerator 64.65 5.45DevBoard Only 59.02 2.48MobileNet-V2RPi4 + USB-Accelerator 55.79 4.15ODN2 + USB-Accelerator 59.70 5.78J.Nano + USB-Accelerator 66.61 4.23J.TX2 + USB-Accelerator 64.01 6.57DevBoard Only 60.67 5.23while J.TX2\u2019s 256-core Pascal GPU showed the maximumthroughput (even higher than EdgeTPU\u2019s throughput) withInception-V3, both DevBoard and USB-Accelerator showed25% \u2013 41% higher throughput than J.TX2 for performinginferences with MobileNet-V1/V2.Table II reports EdgeTPU throughput \ufb02uctuations acrossdifferent host edge devices. In particular, when performing DLinference tasks using Inception-V3, USB-Accelerator showedup to a 33% difference in the inference throughput on thedifferent host devices. Several factors can result in suchthroughput \ufb02uctuations. Memory bandwidth on the (host) edgedevices can be a factor for such \ufb02uctuations. For example,the latency when swapping in/out of a DL model and itsparameters between the host devices and USB-Accelerator relyon the memory bandwidth. Furthermore, both storage IO andUSB IO can also be factors for changing the DL inferencethroughput. Regarding these factors, we will further analyzethem in the following paragraph.Factors for Impacting DL Inference Throughput Changes.To identify factors that change the DL inference throughputon edge devices and EdgeTPUs, we performed correlationanalysis by calculating the Pearson correlation coef\ufb01cient(in equation-(2)) [53] of measured throughput results and 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate StrongCorrelation Coe\ufb03cient (\u03c1)(a) CPU-based Infer. 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(b) GPU-based Infer. 0 0.2 0.4 0.6 0.8 1USBIO CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(c) EdgeTPU-based Infer.Fig. 5: Correlated factors that change the inference throughput.(BS: Batch Size, CPU: CPU usage, MEM: memory usage, PW:Power consumption, USBIO: USB IO bandwidth usage) 0 0.5 1 1.5 2 2.5 31 32 64Norm. ThroughputBatch Size(a) RPi 4+ (CPU)AlexNet (PT)SqueezeNet (PT)Inception V3 (PT)AlexNet (MX) 0 0.5 1 1.5 2 2.5 31 32 64 128 256Norm. ThroughputBatch Size(b) Jetson TX2 (GPU)ResNet50 (PT)Shu\ufb04eNet (TF)Inception V3 (TF)ResNet (MX)Fig. 6: Throughput changes with different batch sizes.resource usage statistics. This coef\ufb01cient represents the linearrelationship between two variables, ranging from \u22121 to 1.Please note that the coef\ufb01cient of 1 indicates an ideal positivecorrelation, negative values mean reverse correlation, and 0means there is no correlation between two variables.\u03c1= cov(x,y)\u03c3x\u03c3y=\u2211ni (xi \u2212x)(yi \u2212y)\u221a\u2211ni (xi \u2212x)2(yi \u2212y)2 (2)Fig. 5 shows the correlated factors for the DL inferencethroughput when using CPU, GPU, and EdgeTPU. For theCPU-based inferences (e.g., RPi4, ODN2), the CPU, batchsize, and memory were strongly correlated with the inferencethroughput results. CPU resources were mainly used to per-form the DL tasks, and memory resources were used to loadand store the DL models. The inference tasks with larger batchsizes naturally increased the input data for processing so thatan increase in the batch sizes could improve the throughputuntil the limit of device resources.For the GPU-based inference tasks (e.g., J.Nano and J.TX2),memory, power, and batch sizes were positively correlatedwith the DL inference throughput. Speci\ufb01cally, the powerconsumption showed a strong correlation with the throughputas the GPU module in edge devices consumed more powerthan typical CPUs in edge devices. And, CPU showed arelatively weaker correlation with the throughput as CPU wasonly used for managing the device and processes co-running(non-DL) applications rather than performing the DL tasks.Because the batch size showed a strong correlation for boththe CPU and GPU-based inference tasks, we report the impactof batch size changes in Fig. 6. As shown in the results, thebatch sizes changed the DL inference throughput signi\ufb01cantly.In general, a larger batch size appeared to result in increased5--- Page 6 --- 0 5 10 15 20 25 30USB2(0.5G)USB3(10G)(a) Inception-V3ThroughputRPi+TPU Nano+TPU05K10K15K20KUSB2(0.5G)USB3(10G)DT (Bytes/Sec) 0 10 20 30 40 50 60 70 80USB2(0.5G)USB3(10G)(b) MobileNet-V2Throughput02K4K6K8K10KUSB2(0.5G)USB3(10G)DT (Bytes/Sec)RPi+TPUNano+TPUFig. 7: Difference in DL inference throughput and data transferwith USB 2.0 and 3.0 interfaces. (DT: Data Transfer Amount)throughput; however, an interesting observation is that usinglarger batch sizes did not always increase the DL inferencethroughput. This suggests that employing the right (or optimal)size of the input batch will be critical for improving the DLinference throughput on edge devices.In the EdgeTPU-based inferences cases, the USB bandwidth(between a host edge device and the USB-Accelerator) andmemory usage on host edge devices strongly correlated withthe inference throughput. Both memory and USB IO wereclosely related to each other for executing DL models onthe USB-Accelerator. Because USB-Accelerator does not havemain memory (RAM) 4, it relies on the host device\u2019s memorysystem to store models and uses context switching to swapmodels/parameters between the host device\u2019s RAM and Ed-geTPU to perform DL inference tasks. Therefore, low USBIO bandwidth between the host device and USB-Acceleratorlimits data rates for switching models and parameters so thatthe throughput can decrease.To further investigate the impact of the USB IO bandwidth,we measured the DL inference throughput changes from USB-Accelerator by connecting it with two edge devices (RPi4and J.Nano). Also, to observe the throughput changes withdifferent bandwidth, we used two USB interface types. i.e.,USB 2.0 with up to 0.5GB of bandwidth, USB 3.0 with up to10GB of bandwidth. As shown in Fig. 7, the results con\ufb01rmthat USB\u2019s IO bandwidth could considerably change the DLinference throughput of EdgeTPUs. With larger IO bandwidthsupported by USB 3.0, RPi4 achieved 1.3 \xd7(MobileNet-V2)and 7 \xd7(Inception-V3) higher throughput than the inferencewith USB 2.0. J.Nano also showed 1.4 \xd7(MobileNet-V2) and8.7\xd7(Inception-V3) higher throughput than USB-Acceleratorwith USB 2.0. Larger USB IO bandwidth facilitated theswitching of model parameters and input data between the hostdevice and USB-Accelerator so that it signi\ufb01cantly improvedthe overall DL inference throughput.Summary. This section characterized the performance andbehaviors of edge devices and EdgeTPU accelerators withAI single-tenancy, focused on the inference throughput. Wefound several factors that changed the DL inference throughoutas well as identi\ufb01ed correlated resources for the throughputchanges. In the next section, these results will be used as4USB-Accelerator has only 8MB of cache memory (SRAM).baselines for evaluating and characterizing the AI multi-tenancy on edge devices and EdgeTPUs.IV. E VALUATION OF AI M ULTI -TENANCY ON EDGEDEVICES AND ACCELERATORSThis section evaluates and characterizes two techniques forenabling AI multi-tenancy on edge devices and EdgeTPUs.A. AI Multi-Tenancy with Concurrent Model ExecutionsConcurrent model executions (CMEs) leverage the idea ofparallel processing and enable AI multi-tenancy by simultane-ously executing multiple DL inference tasks on edge devices\u2019resources. e.g., deploying and executing multiple DL modelson either GPU or EdgeTPUs. CME can provide two potentialbene\ufb01ts to edge devices and EdgeTPUs; 1) improving DLinference throughput and 2) allowing to run multiple (oftendifferent) DL services (e.g., inference tasks). Therefore, it isimportant to correctly identify the upper bound of throughputimprovement and the concurrency level (the number of co-running DL models) on the devices\u2019 resources by CME.Moreover, the maximum concurrency level may not providethe highest throughput, so it is also important to determinethe concurrency level that results in the highest throughput.Therefore, we performed an empirical evaluation of CME withDL models to answer the following questions;1) What is the maximum DL inference throughput of theedge devices and EdgeTPUs with CME?2) What is the maximum concurrency level on the edgedevices and EdgeTPUs with CME?3) What is the concurrency level on edge devices andEdgeTPUs to maximize DL inference throughput?In this evaluation, we used three DL models (e.g., Inception-V3, MobileNet-V1, MobileNet-V2) for evaluating CME be-cause all these models could be executed on three resourcetypes in edge devices and EdgeTPU accelerators. Among allDL frameworks, we excluded TF from this CME evaluationsince TF is not thread-safe. Speci\ufb01cally, kerascv [54] andtf.Graph [55] libraries did not fully support concurrentexecutions. Regarding the throughput calculation with CME,we changed equation-(1), and the number of inferences in theequation was calculated by \u201cconcurrency level\u201d\xd7\u201cbatch size\u201d\xd7\u201cthe number of batches.\u201dEvaluation Steps for CME. We began the CME evalu-ation by deploying and executing a single DL model onedge devices and EdgeTPU. We then gradually increased thenumber of co-running DL models (\u201c concurrency level \u201d) onthe devices and EdgeTPUs to measure the changes in theDL inference throughput and resource usage patterns. Thisexperiment was continued to increase the concurrency leveluntil the benchmarker failed to run. The concurrency levelobtained from the last successful execution was consideredas the maximum concurrency level supported by the edgedevices and EdgeTPUs. In this measurement, we only reportthe results with leveraging CME on GPUs (J.Nano and J.TX2)and EdgeTPUs (DevBoard and USB-Accelerator), and weomit the measurement results from CPU resources. This is6--- Page 7 ---0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1 0 10 20 30 40 50 5  10  15  20  25ThroughputConcurrency Level(b) Inception-V3 (J. TX2)0204060100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 8: CME measurement results of throughput and concur-rency level on GPUs with PyTorch (BS: Batch Size)0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1010203050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(b) Inception-V3 (J. TX2)01020100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 9: CME measurement results of throughput and concur-rency level on GPUs with MXNet (BS: Batch Size)because, while we could \ufb01nd some bene\ufb01ts of CME on CPUs,e.g., six concurrent models could be executed on CPUs ofRPi4 and ODN2, the throughput bene\ufb01ts were marginal, andthe measured throughput results were exceptionally lower thanthe results with CME on either GPUs or EdgeTPUs.CME Evaluation Results on GPUs. Fig. 8 and 9 show DLinference throughput changes with different concurrency levelson GPUs in J.Nano and J.TX2. Please note that, in both graphs,we omit the results from MobileNet-V2 due to the page limit,and the results were similar to the results with MobileNet-V1.When enabling CME on GPU using PyTorch (shown inFig. 8), the maximum concurrency level and throughput variedwith different batch sizes. DL inference with a batch sizeof 1 provided the maximum concurrency level. We observedthat J.Nano could run 8 (Inception-V3) to 25 (MobileNet-V1)models concurrently on GPU, and J.TX2 was able to deploy 25(Inception-V3) to 80 (MobileNet-V1) models on its GPU si-multaneously. Using larger batch sizes (e.g., batch size of 4 forJ.Nano, batch size of 8 for J.TX2), the multi-tenancy enabledby CME signi\ufb01cantly improved the DL throughput against thesingle-tenancy cases. In particular, with CME, J.Nano showed1.3\xd7to 1.9\xd7improved throughput, and J.TX2 showed 1.7\xd7to2.7\xd7higher throughput against the single-tenancy cases. Ourfurther analysis revealed that memory resource was the criticalfactor to determine the maximum throughput when enablingCME. As Fig. 10 shows, the maximum throughput was highlycorrelated with memory utilization. Both J.Nano and J.TX2showed that the maximum throughput was reached when thememory resource was saturated. After reaching the maximumthroughput, the throughput was either decreased or stabilizedwith high memory utilization. It is worth noting that thehigh correlation between memory utilization and throughputincrease was consistent with our observation reported in Fig. 5in the previous section.However, the CME evaluation with MXNet showed dif-ferent results from the previous measurements with PyTorch.Both J.Nano and J.TX2 had lower throughput improvement.In particular, J.Nano showed considerably low performance, 0 20 40 60 80 1001 2 3 4 5 6 7 8 9 0 20 40 60 80 100X X X X X X X X XCPU (%)\u25a0 \u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0 \u25a0MEM (%)ThroughputResource Utils (%)Concurrency Level(a) MobileNet-V1 (J.Nano)Throughput 0 20 40 60 80 1001 2 4 6 8 10 12 0 20 40 60 80 100X XX X X X XCPU (%)MEM (%)\u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0ThroughputResource Utils (%)Concurrency Level(b) MobileNet-V2 (J.TX2)ThroughputFig. 10: Resource utilization and throughput changes withCME (PyTorch). J.Nano uses a batch size of 4, and J.TX2employs a batch size of 8.and on average, J.Nano with MXNet had even 13% lowerthroughput than single-tenancy cases. This low throughput wasbecause J.Nano\u2019s experiments were performed by disablingMXNet\u2019s cuDNN auto-tune [56] parameter so that theframework used sub-optimal convolution layers for cuDNN.Enabling or disabling auto-tune option can signi\ufb01cantlyimpact DL inference throughput because, if this option isenabled, MXNet \ufb01rst runs a performance test to seek the bestconvolutional algorithm, and the selected algorithm is usedfor further inference tasks. However, this performance testrequires signi\ufb01cant consumption of resources on edge devices.Unfortunately, due to the smaller memory size (4GB), J.Nanocould not complete this performance test due to the frequentout-of-memory errors.For J.TX2, while the throughput bene\ufb01ts using CME weresmaller than the throughput with PyTorch, it showed 1.12 \xd7to 1.5 \xd7 higher throughput compared to the single-tenancycases. Regarding the concurrency level supported by CMEwith MXNet, J.Nano successfully ran 6 (Inception-V3), 39(MobileNet-V1), and 45 (MobileNet-V2) concurrent models,and J.TX2 could run 12 (Inception-V3) and 70 (MobileNet-V1and MobileNet-V2) models with a batch size of 1.CME Evaluation Results on EdgeTPUs. Fig. 11 reportsDL inference throughput variations with different concurrency7--- Page 8 --- 0 10 20 3030 60 110 270////ThroughputConcurrency Level(a) Inception-V3 CME (EdgeTPU)DevBoardJ. TX2 + USB-TPUJ. Nano + USB-TPUODN2 + USB-TPURPi4 + USB-TPU//// 0 40 80 120 160 200 240100 200 400 1000////////Peak ThroughputThroughputConcurrency Level(b) MobileNet-V2 CME (EdgeTPU)Fig. 11: DL inference throughput variations by enabling CMEon EdgeTPUslevels on EdgeTPUs (both DevBoard and USB-Accelerator).USB-Accelerator\u2019s throughput and concurrency level resultswere measured using four edge devices. Similar to the previousresults on GPUs, CME on EdgeTPUs could also increasethroughput over the single-tenancy cases. For Inception-V3(Fig. 11(a)), DevBoard had 1.3 \xd7 higher throughput, andUSB-Accelerators showed 1.25 \xd7improved throughput oversingle-tenancy cases. For both MobileNet-V1 and MobileNet-V2 (Fig. 11(b)), EdgeTPUs showed 3.3 \xd7higher throughputover the single-tenancy cases. Please note that we omit thethroughput results with MobileNet-V1 because the results aresimilar to MobileNet-V2.In this evaluation, we found two interesting observa-tions about the throughput improvement. One is that CME\u2019sthroughput increase with Inception-V3 (1.3 \xd7) was muchsmaller than MobileNet-V1/V2 (3.3 \xd7). The other is thatMobileNet-V1/V2 reached the maximum throughput withlower concurrency levels, and the throughput is decreasedand stabilized with higher concurrency levels. Our furtheranalysis revealed that the above two issues were related tothe model size and EdgeTPU\u2019s 8MB of SRAM used to cachethe DL model\u2019s parameters. In particular, a smaller throughputincrease with Inception-V3 was because 25MB of Inception-V3 size could not be fully loaded in the EdgeTPUs\u2019 cache(SRAM), and thus, model parameter swapping operationsbetween the EdgeTPU\u2019s cache and the edge devices\u2019 memorywere continuously being performed. Therefore, the increasedconcurrency level did not increase the inference throughputdue to the high overhead in the model parameter swaps. Onthe other hand, if the model size was small, e.g., 4MB ofMobileNet-V2, the model could be fully loaded in EdgeT-PUs\u2019 cache and did not require frequent operations of modelparameter swapping, hence low USB IO overhead and possiblysigni\ufb01cant throughput increases.Regarding the second observation found in Fig. 11(b), theEdgeTPU cache could load even multiple smaller modelssimultaneously. While EdgeTPU could leverage only onemodel at a time, other loaded models were able to obtain datafrom the host device\u2019s memory, hence minimizing the delaywhen switching models in EdgeTPUs. On the other hand, if theconcurrency level was high, frequent model swaps needed tobe frequently performed in EdgeTPU\u2019s cache, resulting in in-creased data transfer between EdgeTPU and the host edge de-vice\u2019s memory. Therefore, USB IO was quickly saturated, and 0 20 40 60 80 100 0  40  80  120  160  200  240  280Resource UtilizationConcurrency Level(a) Incept.-V3 (J. TX2 + USB-TPU)CPU (%)MEM (%) 0 20 40 60 80 100 0  10  20  30  40  50  60  70  80  90Resource UtilizationConcurrency Level(b) MobileNet-V2 (TPU Dev Board)CPU (%)MEM (%)Fig. 12: Resource utilization changes with increased concur-rency level (EdgeTPUs)throughput could be degraded. This is why both MobileNet-V1 and MobileNet-V2 reached the maximum throughput witha low concurrency level, and throughput could be decreasedand stabilized with higher concurrency levels. This analysissuggests that, when using CME on EdgeTPU, model size andconcurrency level should be carefully determined to increasethe throughput. Moreover, model compression techniques [16],e.g., quantization and parameter pruning, should be consideredfor optimizing model size for EdgeTPUs.The three models reported much higher concurrency levelson EdgeTPUs than the concurrency level on GPUs. DevBoardsupported the concurrency level of 20 for Inception-V3 and theconcurrency level of 80 \u2013 85 for both MobileNet-V1/V2 mod-els. Furthermore, USB-Accelerators reached various maximumconcurrency levels. Speci\ufb01cally, USB-Accelerators\u2019 concur-rency levels varied considerably across different host edgedevices. For example, for Inception-V3, the maximum con-currency level from USB-Accelerator with RPi4 was 48, butwhen it used J.TX2 as the host device, the maximum con-currency level reached 270. For MobileNet-V2, the maximumconcurrency level from USB-Accelerator with RPi4 was 160,but it could be 1100 when leveraging J.TX2 as the hostedge device. Regarding the varying concurrency levels, ourfurther analysis revealed that the maximum concurrency levelssupported by USB-Accelerators had a high correlation withthe size and utilization of memory resources in the hostedge devices. Fig. 12 shows resource utilization changes withdifferent concurrency levels measured from USB-Acceleratorwith J.TX2 and DevBoard. The results show that memoryutilization increased as the concurrency level went up. Themaximum concurrency level was determined when the mem-ory utilization reached close to 100%, indicating that memorysize and bandwidth often limit the supported concurrency levelDL models when enabling CME on USB-Accelerator.B. AI Multi-Tenancy with Dynamic Model PlacementsThis section characterizes and evaluates the dynamic modelplacement (DMP) technique for AI multi-tenancy on edgedevices and EdgeTPUs. DMP allows running multiple DLmodels simultaneously by placing DL models on an edgedevice\u2019s resource (CPU and/or GPU) and other DL modelson EdgeTPUs. Because USB-Accelerator can be connected toedge devices via USB interfaces, the potential bene\ufb01ts fromDMP can be improved DL inference throughput using hetero-8--- Page 9 --- 0 40 80 120 160 200GPUOnlyTPUOnlyDMPGPU PortionTPU PortionThroughput(a) J.TX2 (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(b) J.Nano (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(c) J.TX2 (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(d) J.Nano (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(e) J.TX2 (TF) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(f) J.Nano (TF) + TPUFig. 13: Comparison of DL inference throughput between DMP and single-tenancy. 0 50 100 150 200 250 300 350 400(Ideal)-13%(Ideal)-18%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: Inception-V3(Ideal)-49%(Ideal)-43%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-50%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-11%(Ideal)-15%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V1(Ideal)-42%(Ideal)-44%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-16%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V2(Ideal)-38%(Ideal)-47%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-38%(Ideal)-46%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 14: J.Nano\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of CME throughput on GPU and CME throughput on EdgeTPU, which were measuredseparately. 0 50 100 150 200 250 300 350 400(Ideal)-0.5%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: Inception-V3(Ideal)-35%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-34%(Ideal)-38%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-4%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V1(Ideal)-42%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-36%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-5%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V2(Ideal)-38%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-37%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 15: J.TX2\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of separately measured CME throughput on GPU and EdgeTPU.geneous resources in both edge devices and USB-Acceleratoras well as high resource utilization of both resources. However,DL inference tasks from both on-board edge resources andUSB-Accelerator are managed by the host edge devices so thatthere can be a performance penalty from resource contention.Therefore, in this evaluation, we focus on seeking answers tothe following research questions;1) What are the performance bene\ufb01ts (e.g., DL inferencethroughput) from DMP on heterogeneous resources?2) What are the actual performance penalties of using DMP,compared explicitly to CME for AI multi-tenancy?Similar to the CME evaluations, we used three DL models(Inception-V3, MobileNet-V1, and MobileNet-V2) becausethese models could perform inference tasks on all resourcetypes in edge devices and EdgeTPUs. We also changedthe equation-(1) to correctly calculate the throughput withDMP. Speci\ufb01cally, the number of inferences for DMP wascalculated by the sum of the inference numbers from edgeresources (CPU or GPU) and the inference numbers fromUSB-Accelerator.We initially used four edge devices (RPi4, ODN2, J.Nano,J.TX2) connected with a USB-Accelerator and deployed DLmodels on both edge resources and the USB-Accelerator.However, we omit the evaluation results of RPi4 and ODN2because we could not observe the bene\ufb01ts of using DMP onsuch devices. Speci\ufb01cally, CPUs on RPi4 and ODN2 werequickly saturated by both CPU-based and EdgeTPU-based DLinference tasks, and the overall inference throughput resultswith DMP on RPi4 and ODN2 could be even lower (about10%) than EdgeTPU-only inference throughput.We evaluated DMP with three DL frameworks for GPUsand TFLite for EdgeTPU. We enabled CME when the modelsare running on PyTorch (GPU), MXNet (GPU), and TFLite(EdgeTPU), and we used single-tenancy with TF on GPU.DMP Evaluation Results. Fig. 13 shows DMP\u2019s DL in-ference throughput improvement against the single-tenancycases. Both J.Nano and J.TX2 showed signi\ufb01cantly increasedthroughput compared to the single-tenancy GPU or EdgeTPU-based inferences. In particular, J.Nano had 6.2 \xd7 improvedthroughput over the single-tenancy on GPU and 2 \xd7increased9--- Page 10 ---020406080100120J.Nano J.TX2HW LimitUtilization (%)(a) CPU Usage020406080100120140160J. Nano J. TX2HW Limit(b) Memory Usage020406080100120J. Nano J. TX2(Ideal) CME (GPU + TPU)DMPEmp. Upperbound(c) USB-IO UsageFig. 16: Resource usage comparison between (ideal) sum ofCME on GPU/EdgeTPU and DMP.throughput over the single-tenancy on EdgeTPU. J.TX2 alsoshowed throughput improvement by 3.8\xd7(for GPU) and 3.1\xd7(for EdgeTPU). However, this improved throughput can be inpart due to leveraging both CME and DMP. We also comparethe DL inference throughput between ideal throughput upperbound based on CME results (reported in Section IV-A) andDMP. Please note that the ideal throughput upper bound iscalculated by accumulating GPU throughput with CME andEdgeTPU throughput with CME measured separately.Fig. 14 and 15 report the throughput comparison between(ideal) CME results and DMP. The results contain the resultsmeasured from J.Nano and J.TX2 when using PyTorch/MXNet(for GPU) and TFLite (for EdgeTPU). As shown in the \ufb01gures,while the differences between the ideal throughput and DMP\u2019sthroughput varied with DL models and DL frameworks,J.Nano with DMP (Fig. 14) and J.TX2 with DMP (Fig. 15)showed 34.6% and 25.3% lower DL inference throughput thanthe ideal throughput with CME (on both GPU and, Your response: ```ADD_PAPER\n2107.12486v1\nThis paper investigates AI multi-tenancy techniques for edge devices, focusing on concurrent model executions (CME) and dynamic model placements (DMP) to optimize deep learning inference performance. The authors conduct extensive experiments on various edge devices (Jetson TX2/Nano, Raspberry Pi 4) and EdgeTPU accelerators using image classification models. Key findings show that CME can achieve 1.9-3.3\xd7 higher throughput by parallel execution, while DMP leveraging heterogeneous resources (GPU+EdgeTPU) achieves up to 3.8\xd7 throughput improvement. The paper provides valuable insights into resource contention, optimal concurrency levels, and tradeoffs between throughput and latency for real-time edge AI applications.\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\n~~~~~~~~~~\nCurrent Step #17, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge device neural architecture search for image classification\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 19 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #15, Phase: literature review, Feedback: 3\n--- Page 1 ---Preprint Version. Final version to appear in IEEE International Conference on Cloud Computing, 2021AI Multi-Tenancy on Edge: Concurrent Deep Learning ModelExecutions and Dynamic Model Placements on Edge DevicesPiyush Subedi, Jianwei Hao, In Kee Kim, Lakshmish RamaswamyDepartment of Computer Science, University of Georgia, {piyush.subedi, jhao, inkee.kim, laksmr }@uga.eduAbstract\u2014Many real-world applications are widely adoptingthe edge computing paradigm due to its low latency and betterprivacy protection. With notable success in AI and deep learning(DL), edge devices and AI accelerators play a crucial role indeploying DL inference services at the edge of the Internet.While prior works quanti\ufb01ed various edge devices\u2019 ef\ufb01ciency,most studies focused on the performance of edge devices withsingle DL tasks. Therefore, there is an urgent need to investigateAI multi-tenancy on edge devices, required by many advancedDL applications for edge computing.This work investigates two techniques \u2013 concurrent modelexecutions and dynamic model placements\u2013 for AI multi-tenancyon edge devices. With image classi\ufb01cation as an example scenario,we empirically evaluate AI multi-tenancy on various edge devices,AI accelerators, and DL frameworks to identify its bene\ufb01ts andlimitations. Our results show that multi-tenancy signi\ufb01cantlyimproves DL inference throughput by up to 3.3 \xd7 \u2013 3.8 \xd7 onJetson TX2. These AI multi-tenancy techniques also open up newopportunities for \ufb02exible deployment of multiple DL services onedge devices and AI accelerators.Index Terms\u2014Edge Computing; AI Multi-Tenancy; DeepLearning at the Edge; Concurrent Model Executions; DynamicModel Placements; Performance Evaluation.I. I NTRODUCTIONThere have been massive strides in Arti\ufb01cial Intelligence(AI) and Deep Learning (DL) technologies in recent years.Newer DL algorithms coupled with highly cost-effectiveand scalable mechanisms to gather, store, and process largeamounts of data have led to what some researchers believe tobe the golden age of AI/DL [1]. It is widely expected that inthe near future, AI will drive applications in many massivelydistributed domains, such as autonomous vehicles, disaster re-sponse, precision agriculture, and drone-based surveillance [2],[3]. These domains are often distinguished by two fundamentalcharacteristics, namely, stringent response time requirements(i.e., real-time or near real-time), data sources that are dis-tributed at the edge of the Internet and highly resource-constrained operational environments [4].The predominant paradigm for building AI systems is tocentralize all AI tasks at the cloud [5]\u2013[9]. In other words,in this cloud-based AI paradigm , pre-trained (often large-scale) DL models are deployed exclusively at the cloud [10]\u2013[15]. While cloud-based AI offers distinct advantages, par-ticularly to domains, e.g., social networks, e-commerce, and\ufb01nance, where the data is naturally available on the cloud, thisparadigm is not well suited for the aforementioned domains.This is because transferring large amounts of data from thenetwork edge to the cloud over low-bandwidth connections isprohibitively expensive, often resulting in AI service disrup-tions caused by network disconnections, which are not welltolerated by these applications.Towards addressing the above limitations, researchers haverecently been exploring the AI at the edge paradigm [2],[16]\u2013[19], where DL applications are hosted at the edge ofthe Internet (e.g., closer to the data sources). Advent andproliferation of miniaturized yet powerful computing boards,e.g., Raspberry Pi [20], Nvidia Jetson Nano [21], and Google\u2019sEdgeTPU [22], have served as key enablers for moving DLtasks to the edge of the Internet. Several studies have beenconducted to quantify the ef\ufb01ciency of various edge devicesfor DL inference tasks [23]\u2013[28]. Most existing studies havefocused on characterizing the performance (e.g., latency andthroughput) of edge devices and AI accelerators with singleDL tasks. However, many advanced applications often requireAI multi-tenancy where multiple DL tasks are co-running onedge devices. For instance, drone-based surveillance requiressimultaneous executions of inference tasks on video and audiostreams [29]. Unfortunately, very few researchers have tried toquantify and optimize the AI multi-tenancy on edge devicesto the best of our knowledge.Leveraging AI multi-tenancy on edge devices has the po-tential to provide distinct bene\ufb01ts in offering DL services.AI multi-tenancy can be achieved via leveraging concurrentmodel executions (CMEs) and dynamic model placements(DMPs). CME allows the deployment of multiple DL modelson either GPU or EdgeTPU resources and runs them inparallel. Thus, CME can potentially improve the overall DLinference throughput and enable the execution of different DLapplications/models simultaneously. DMP enables AI multi-tenancy by deploying and executing DL models on differentresources on edge devices at the same time. e.g., DL modelson both GPU and EdgeTPU. DMP is particularly useful whenAI accelerators (e.g., EdgeTPU) enhance edge devices, and itcan signi\ufb01cantly increase the resource utilization and the DLinference throughput by utilizing multiple resources on thedevices and the accelerators.While there are expected advantages of AI multi-tenancy onedge devices, it is also important to identify the limitations ofAI multi-tenancy to maximize the bene\ufb01ts of AI at the edge.Speci\ufb01cally, in this work, we seek answers to the followingresearch questions. What are the performance bene\ufb01ts ofenabling AI multi-tenancy in the device level? What are thelimitations of the edge devices and accelerators to support AImulti-tenancy, such as the limit of model concurrency, resource1arXiv:2107.12486v1  [cs.DC]  26 Jul 2021--- Page 2 ---contention, and resource bottleneck?To answer the above research questions, this study performscomprehensive evaluations of CME and DMP for AI multi-tenancy and discovers the opportunities and limitations of suchapproaches. Both CME and DMP are thoroughly evaluatedwith widely used edge devices and EdgeTPU accelerators. Weuse image classi\ufb01cation as an example application scenario ofAI at the edge and assess nine pre-trained DL models 1 withfour DL frameworks.We \ufb01rst characterize the behavior and performance (e.g.,inference throughput) of both edge devices and EdgeTPUaccelerators and identify critical resource factors affecting theDL inference throughput on the edge devices and accelerators.Then we apply two AI multi-tenancy approaches to DL infer-ence tasks on the devices and accelerators, and then we dis-cover the empirical upper bound of DL inference throughput aswell as the impact from resource contention. Our evaluationresults show that modern edge devices and EdgeTPUs canachieve 1.9\xd7\u2013 3.3\xd7higher inference throughput with CME.Moreover, the DMP approach can increase throughput by upto 3.8\xd7. These two approaches for AI multi-tenancy open upnew opportunities for maximizing the resource utilization ofdevices and \ufb02exible deployment of multiple DL applicationson edge devices.The research contributions of this work are as follows:1. We thoroughly characterize and quantify the perfor-mances (DL inference throughput) and behaviors of variousedge devices and AI accelerators when enabling AI multi-tenancy. Such characterizations are performed by employing aset of DL frameworks and DL models widely used for imageclassi\ufb01cations.2. We discover the empirical upper bound of the per-formance and the model concurrency on edge devices andEdgeTPUs when AI multi-tenancy is enabled by CME.3. We identify the performance bene\ufb01ts and limitationswhen adopting DMP to utilize heterogeneous resources onedge resources and EdgeTPUs. This work is the \ufb01rst studyto characterize and evaluate DMP for AI multi-tenancy to thebest of our knowledge.We structure the rest of the paper as follows. Section IIdescribes edge devices, EdgeTPUs, DL models, and DLframeworks used in this work. Section III characterizes theperformance and the behavior of the devices with single-tenancy cases. Section IV conducts evaluations of two AI-multi-tenancy techniques on edge devices and AI acceleratorsand describes their bene\ufb01ts and limitations. Section V sum-marizes and discusses our \ufb01ndings from this work. Section VIdescribes related work, and Section VII concludes this paper.II. E DGE DEVICES , EDGE TPU A CCELERATORS , DEEPLEARNING MODELS , AND DEEP LEARNING FRAMEWORKSThis section describes edge devices and AI accelerators, DLmodels, and DL frameworks used in this study.1These DL models are pre-trained models of CNN (Convolutional NeuralNetwork) models for image classi\ufb01cations.A. Edge Devices and EdgeTPU AcceleratorsIn this work, we employed the following four widely-usededge devices and two EdgeTPU AI accelerators.Jetson TX2 (J.TX2) [30] is a high-performance edge devicewith six CPU cores (a dual-core Denver 2 CPU and a quad-core ARM Cortex-A57 at 2 GHz) and a 256-core NvidiaPascal GPU for DL processing. J.TX2 has a 8 GB LPDDR4RAM, which is shared by CPUs and GPUs. Among \ufb01vedifferent power modes in J.TX2 [31], we use mode-0 (MaxN)to enable all six CPU cores and provide the highest frequencyof both CPUs (2.0 GHz) and GPUs (1.3 GHz).Jetson Nano (J.Nano) [21] is a small yet powerful singleboard computer specialized in DL processing. It has a quad-core ARM Cortex-A57 (1.5 GHz), a 128-core Nvidia MaxwellGPU, and 4 GB LPDDR4 RAM (shared by both CPUs andGPUs). For J.Nano, we use a power mode of mode-0, whichis default mode for maximizing the device performance.Odroid-N2 (ODN2) [32] is a computing board with 4GBLPDDR4 RAM and six CPU cores (a quad-core Cortex-A73 at1.8 GHz and dual-core Cortex-A53 at 1.9 GHz). While ODN2has a GPU (Mali-G52 GPU), we cannot use this GPU for DLinference tasks due to a software compatibility issue.Raspberry Pi 4 (RPi4) [20] is a small, low-cost, representa-tive computing board for edge/IoT devices. RPi4 is based onBroadcom BCM2711 SoC and has a quad-core ARM Cortex-A72 (1.5 GHz) and 4 GB LPDDR4 RAM. RPi4 neither has aGPU nor specialized HW accelerators for DL processing.Coral Dev Board (DevBoard) [33] is a single-board computerequipped with a quad-core Cortex-A53 CPU (1.5GHz) and1GB LPDDR4 RAM 2, as well as onboard TPU (TensorProcessor Unit) co-processor, performing 4 trillion operationsper second (TOPS) at 2W of power consumption.Coral USB Accelerator (USB-Accelerator) [34] is a USB-type TPU accelerator for machine learning (ML) and DL. Theperformance of its onboard EdgeTPU accelerator is equivalent(4 TOPS at 2W) to that in DevBoard. USB-Accelerator canbe connected with diverse host edge devices (e.g., RPi4 andJ.Nano) and enhance DL processing. Since it only has anEdgeTPU co-processor, USB-Accelerator relies on the hostdevice\u2019s memory system to store and load the DL models andtheir parameters.B. DL Models, Frameworks, and ApplicationDL Models. This study used a set of DL models to evaluateAI multi-tenancy on edge devices and AI accelerators. Theaccuracy and the size of DL models keep increasing alongwith the rising complexity of model dimensions and the addingnumber of neural network layers. However, such large-sizemodels do not \ufb01t into resource-constrained, low-capacity edgedevices. Therefore, among many available DL models, weselected nine pre-trained DL models because these models2The newer version of DevBoard can have 2G or 4G of LPDDR4 RAM,but we use DevBoard with 1GB RAM.2--- Page 3 ---TABLE I: The overview of 9 DL modelsYear InputSizeNum.LayersBillionFLOPS# Params(Million)Approx.File Size (MB)DL Framework (FW) SupportPyTorch MXNet TF TFLiteAlexNet [35] 2012 224\xd7224 8 0.7 61 244    DenseNet-161 [36] 2016 224\xd7224 161 7.9 28.7 115    ResNet-18 [37] 2015 224\xd7224 18 1.8 11.7 46    ResNet-50 [37] 2015 224\xd7224 50 4.1 25.6 102    SqueezeNet-V1 [38] 2016 224\xd7224 15 0.4 1.2 5    VGG-16 [39] 2014 224\xd7224 16 15.4 138.36 553    Inception-V3 [40] 2015 299\xd7299 48 2.9 27.2 101, 25*    MobileNet-V1 [41] 2017 224\xd7224 28 1.1 4.3 17, 4.5*    MobileNet-V2 [42] 2018 224\xd7224 20 0.3 3.5 14, 4*     denotes that the model runs on the DL FW,  denotes that the model does not support the DL FW, * means information for TFLite.have the suitable model sizes to be deployed on the resource-constrained edge devices to perform DL inference tasks (e.g.,image classi\ufb01cations). Moreover, all these models have uniquecharacteristics and behaviors, such as different network archi-tectures, number of layers, number of parameters, and modelsizes. Such differences and the overview of the nine selectedmodels are described in Table I.DL Frameworks. We also used four widely-used open-source DL frameworks; PyTorch [43], MXNet [44], Tensor-Flow (TF) [45], and TensorFlow Lite (TFLite) [46]. PyTorch,MXNet, and TF were used for performing CPU- and GPU-based DL inference tasks on edge devices (e.g., J.TX2, J.Nano,ODN2, and RPi4). TFLite was used to run DL models onEdgeTPU (e.g., DevBoard and USB-Accelerator).Table I also shows DL frameworks\u2019 support for DL models.All DL models are available for PyTorch, TF, and MXNet.However, Inception-V3, MobileNet-V1, and MobileNet-V2are the only DL models whose pre-trained quantized versionsare available for TFLite.DL Applications and Dataset. For the DL inference task,we used image classi\ufb01cation, which is a common use case ofcomputer vision and can be used as a key component in variousAI applications (e.g., drone-based surveillance, hazard zonedetection in autonomous driving) in edge computing [2], [16].In an image classi\ufb01cation task on edge, a pre-trained DL modeldetermines text labels (e.g., dog or cat) from input imagestreams based on the contents. The DL models often generatemultiple text labels for input images with the probabilities forimages associated with a speci\ufb01c image class.We used the validation dataset from ImageNet ILSVRC-2012 [47] for input images to DL inference tasks. The vali-dation dataset contains 50K labeled images for 1K differentobject categories.III. E VALUATION OF AI S INGLE -TENANCY ON EDGEDEVICES AND ACCELERATORSWe \ufb01rst evaluated and characterized the performance of theedge devices and the accelerators with single-tenancy cases.The results measured in this section will be used as baselinesfor comparison with AI multi-tenancy cases.A. Measurement MethodologyTo quantify the performance of single tenancy cases onthe edge devices and the AI accelerators, we focused on theinference throughput of DL models as the main performancemetric. The DL inference throughput results with AI single-tenancy were measured with a set of different con\ufb01gurations,which were the combinations of devices, DL models, batchsizes, DL frameworks. Please note that we tested various batchsizes ranging from 1 to 256, but we only report the batch sizeresulting in the highest inference throughput. Moreover, themaximum executable batch size could vary across differentedge devices and DL models due to the limitation of devices\u2019HW capacity (e.g., memory size) and the size of DL models.The DL inference throughput is calculated by equation-(1). Forthe single-tenancy case, the number of inferences in equation-(1) is calculated by \u201cbatch size\u201d \xd7\u201cthe number of batches.\u201dDL Throughput= Number of InferencesTotal Execution Time (1)  Step #1. Start Bechmarker  (Input: FW, DL Model, Batch Size, etc)  Step.#2. Start Data-Loader  Step #3. Load and Configure DL Model  Step #4. Warm-up Run  Step #5. Start Data Collector  Step #6. Perform DL Inference Tasks  (Image Classification)  Step #7. Store Measurement Data    & Stop BenchmarkerFig. 1: Measurement stepsMeasurement Procedure.We developed a bench-marker to measure the DLinference throughput andcollect necessary systemstatistics. We deployed thebenchmarker along withan image classi\ufb01cation ap-plication on the devicesand EdgeTPUs acceler-ators. The measurementprocedure of the bench-marker is shown in Fig. 1.The benchmarker be-gins by taking speci\ufb01c pa-rameters for the measure-ment (step #1), includingthe DL model, DL frame-work, batch size, and oth-ers. Then, the benchmarkerstarts a DL framework-3--- Page 4 --- 0 10 20 30 40 50 60AlexNet DenseNet ResNet-18 ResNet-50 SqueezeNet VGG16Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)Fig. 2: Inference throughput of 6 DL models on edge devicesusing CPU and GPU resources. Note that throughput results ofCPU- and GPU-based inference results are the average of themaximum throughput results from PyTorch, TF, and MXNet.speci\ufb01c data-loader (step #2) that prepares input images (asper the batch size) from the dataset (ImageNet ILSVRC-2012)and sends them to the DL model. In step #3, the benchmarkerloads the DL model into the main memory and con\ufb01gures itbased on the parameters (e.g., use of CPU, GPU, or EdgeTPU).The next step (step #4) is the warm-up run phase, whichensures all the necessary components are loaded, and the DLframework con\ufb01gures suitable optimization strategies beforeperforming the actual measurement. After the warm-up run,the benchmarker starts a data collector (step #5) that containstools for measuring system statistics (e.g., sysstat) andpower consumption (e.g., INA-219). Then, in step #6, thebenchmarker performs DL inference tasks (image classi\ufb01ca-tion) for input images received from the data-loader. Theinference tasks are performed at least 30 times to increase thestatistical con\ufb01dence of the measured data. While the inferencetasks are performed, the data collector continuously measuresresource usage and power consumption. After completing allthe inference tasks, the benchmarker saves the measured data,and it will be terminated (step #7).System Statistics and Power Measurement. In theabove measurement step, diverse system statistics were col-lected while the inference tasks were being performed.sysstat [48] was used to collect the usage of CPU, memory,and Disk/USB IO.For measuring the power consumption of edge devices, weused INA-219 [49], a voltage, current and power measure-ment chip. With a default resistance of 0.1 \u2126, the chip allowsmeasuring the power consumption with a current sensing rangeof \xb13.2 A and a voltage range of 0 V to 26 V. We usedpi-ina219 [50], a python library to communicate with theINA-219 chip. We also used jetson-stats [51], a pythonlibrary that provides power consumption statistics leveragingNvidia\u2019s tegrastats utility [52] to measure the powerconsumption of J.TX2 and J.Nano. For EdgeTPUs, we used aUSB power meter.B. Measurement Results with Single-TenancyDL Inference Throughput with Single-Tenancy. Fig. 2reports the maximum DL inference throughput with single-tenancy when the DL models were executed on either CPUor GPU resources in edge devices. The results show that 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(a) Jetson Nano (GPU)PyTorchTFMXNet 0 10 20 30 40 50 60Incept.-V3 Mobile.-V1 Mobile.-V2Throughput (# Infer/sec.)(b) Jetson TX2 (GPU)PyTorchTFMXNetFig. 3: GPU-based inference throughput variations across threedifferent DL frameworks. While the results report GPU-basedinference throughput with three models, the other 6 DL modelsshowed similar patterns.the inference throughput results varied signi\ufb01cantly acrossdifferent DL models as they had different model sizes, networkarchitectures, and a set of parameters. The results also con\ufb01rmthat the GPU-based DL inference results showed signi\ufb01cantlyimproved throughput over the CPU-based inference as GPUis more specialized in processing AI and ML workloads. Theedge devices with GPUs (e.g., J.Nano and J.TX2) processed4\xd7\u2013 96 \xd7more inference requests compared to the deviceswithout GPUs (RPi4 and ODN2). On average, J.Nano showed23\xd7 and 13 \xd7 higher throughputs over RPi4 and ODN2.J.TX2 had 50 \xd7and 28\xd7higher throughput results than RPi4and ODN2. Moreover, J.TX2 showed 2.28 \xd7higher inferencethroughput than J.Nano because J.TX2\u2019s GPU is equipped witha larger capacity GPU module (128 GPU cores in J.Nano vs.256 GPU cores in J.TX2).Moreover, we observed that the inference throughput resultswith GPU (e.g., J.Nano and J.TX2) could vary signi\ufb01cantlyacross three DL frameworks, as shown in Fig. 3. In particular,MXNet on J.Nano showed exceptionally (55%) lower perfor-mance than the other two frameworks. (But GPU with MXNeton J.TX2 did not show low inference throughput.) The lowerperformance with MXNet on J.Nano was due to MXNet\u2019soptimization mechanism to \ufb01nd the best convolution algorithmfor inference tasks with DL models. Unfortunately, this is amemory-intensive operation, and J.Nano\u2019s 4GB memory is notlarge enough to complete this optimization step so that MXNeton J.Nano showed poor inference throughput. We found thesame issue in our evaluation of AI multi-tenancy when usingMXNet with the CME technique. We will provide a detailedanalysis of this problem in Section IV-A.Fig. 4 shows the comparison of maximum throughput ofthree DL models when they were executed on CPU, GPU,and EdgeTPU resources. To compute the throughput (redbar in the \ufb01gure) of USB-Accelerator, we used four com-binations3 of edge devices and USB-Accelerator, and wereport the average of the maximum throughput of all fourcombinations. As expected, both GPU and EdgeTPU-basedinferences showed 10 \xd7\u2013 63 \xd7higher throughput than CPU-based inferences. Between the GPU and EdgeTPU resources,3The four combinations are RPi4 with USB-Accelerator, ODN2 with USB-Accelerator, J.Nano with USB-Accelerator, and J.TX2 with USB-Accelerator.4--- Page 5 --- 0 10 20 30 40 50 60 70Inception-V3 MobileNet-V1 MobileNet-V2Throughput (# Infer/sec.)RPi4 (CPU)ODN2 (CPU)J.Nano (GPU)J.TX2 (GPU)USB-TPU (EdgeTPU)DevBoard (EdgeTPU)Fig. 4: Inference throughput of Inception-V3, MobileNet-V1,and MobileNet-V2 using CPU, GPU, and EdgeTPU. Thethroughput results of CPU- and GPU-based inferences areaverages of maximum throughput results from PyTorch, TF,and MXNet. USB-Accelerator\u2019s throughput is the average ofthroughput results obtained from USB-Accelerator connectedwith four edge devices.TABLE II: EdgeTPU throughput variation across different hostedge devices.Model Host Device + EdgeTPU Avg. Through. Std. Dev.Inception-V3RPi4 + USB-Accelerator 12.35 0.35ODN2 + USB-Accelerator 15.59 0.47J.Nano + USB-Accelerator 16.42 0.34J.TX2 + USB-Accelerator 18.54 0.48DevBoard Only 13.26 0.19MobileNet-V1RPi4 + USB-Accelerator 54.65 4.03ODN2 + USB-Accelerator 58.84 6.73J.Nano + USB-Accelerator 63.60 5.58J.TX2 + USB-Accelerator 64.65 5.45DevBoard Only 59.02 2.48MobileNet-V2RPi4 + USB-Accelerator 55.79 4.15ODN2 + USB-Accelerator 59.70 5.78J.Nano + USB-Accelerator 66.61 4.23J.TX2 + USB-Accelerator 64.01 6.57DevBoard Only 60.67 5.23while J.TX2\u2019s 256-core Pascal GPU showed the maximumthroughput (even higher than EdgeTPU\u2019s throughput) withInception-V3, both DevBoard and USB-Accelerator showed25% \u2013 41% higher throughput than J.TX2 for performinginferences with MobileNet-V1/V2.Table II reports EdgeTPU throughput \ufb02uctuations acrossdifferent host edge devices. In particular, when performing DLinference tasks using Inception-V3, USB-Accelerator showedup to a 33% difference in the inference throughput on thedifferent host devices. Several factors can result in suchthroughput \ufb02uctuations. Memory bandwidth on the (host) edgedevices can be a factor for such \ufb02uctuations. For example,the latency when swapping in/out of a DL model and itsparameters between the host devices and USB-Accelerator relyon the memory bandwidth. Furthermore, both storage IO andUSB IO can also be factors for changing the DL inferencethroughput. Regarding these factors, we will further analyzethem in the following paragraph.Factors for Impacting DL Inference Throughput Changes.To identify factors that change the DL inference throughputon edge devices and EdgeTPUs, we performed correlationanalysis by calculating the Pearson correlation coef\ufb01cient(in equation-(2)) [53] of measured throughput results and 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate StrongCorrelation Coe\ufb03cient (\u03c1)(a) CPU-based Infer. 0 0.2 0.4 0.6 0.8 1BS CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(b) GPU-based Infer. 0 0.2 0.4 0.6 0.8 1USBIO CPU MEM PWIdeal Linear CorrelationWeak Moderate Strong(c) EdgeTPU-based Infer.Fig. 5: Correlated factors that change the inference throughput.(BS: Batch Size, CPU: CPU usage, MEM: memory usage, PW:Power consumption, USBIO: USB IO bandwidth usage) 0 0.5 1 1.5 2 2.5 31 32 64Norm. ThroughputBatch Size(a) RPi 4+ (CPU)AlexNet (PT)SqueezeNet (PT)Inception V3 (PT)AlexNet (MX) 0 0.5 1 1.5 2 2.5 31 32 64 128 256Norm. ThroughputBatch Size(b) Jetson TX2 (GPU)ResNet50 (PT)Shu\ufb04eNet (TF)Inception V3 (TF)ResNet (MX)Fig. 6: Throughput changes with different batch sizes.resource usage statistics. This coef\ufb01cient represents the linearrelationship between two variables, ranging from \u22121 to 1.Please note that the coef\ufb01cient of 1 indicates an ideal positivecorrelation, negative values mean reverse correlation, and 0means there is no correlation between two variables.\u03c1= cov(x,y)\u03c3x\u03c3y=\u2211ni (xi \u2212x)(yi \u2212y)\u221a\u2211ni (xi \u2212x)2(yi \u2212y)2 (2)Fig. 5 shows the correlated factors for the DL inferencethroughput when using CPU, GPU, and EdgeTPU. For theCPU-based inferences (e.g., RPi4, ODN2), the CPU, batchsize, and memory were strongly correlated with the inferencethroughput results. CPU resources were mainly used to per-form the DL tasks, and memory resources were used to loadand store the DL models. The inference tasks with larger batchsizes naturally increased the input data for processing so thatan increase in the batch sizes could improve the throughputuntil the limit of device resources.For the GPU-based inference tasks (e.g., J.Nano and J.TX2),memory, power, and batch sizes were positively correlatedwith the DL inference throughput. Speci\ufb01cally, the powerconsumption showed a strong correlation with the throughputas the GPU module in edge devices consumed more powerthan typical CPUs in edge devices. And, CPU showed arelatively weaker correlation with the throughput as CPU wasonly used for managing the device and processes co-running(non-DL) applications rather than performing the DL tasks.Because the batch size showed a strong correlation for boththe CPU and GPU-based inference tasks, we report the impactof batch size changes in Fig. 6. As shown in the results, thebatch sizes changed the DL inference throughput signi\ufb01cantly.In general, a larger batch size appeared to result in increased5--- Page 6 --- 0 5 10 15 20 25 30USB2(0.5G)USB3(10G)(a) Inception-V3ThroughputRPi+TPU Nano+TPU05K10K15K20KUSB2(0.5G)USB3(10G)DT (Bytes/Sec) 0 10 20 30 40 50 60 70 80USB2(0.5G)USB3(10G)(b) MobileNet-V2Throughput02K4K6K8K10KUSB2(0.5G)USB3(10G)DT (Bytes/Sec)RPi+TPUNano+TPUFig. 7: Difference in DL inference throughput and data transferwith USB 2.0 and 3.0 interfaces. (DT: Data Transfer Amount)throughput; however, an interesting observation is that usinglarger batch sizes did not always increase the DL inferencethroughput. This suggests that employing the right (or optimal)size of the input batch will be critical for improving the DLinference throughput on edge devices.In the EdgeTPU-based inferences cases, the USB bandwidth(between a host edge device and the USB-Accelerator) andmemory usage on host edge devices strongly correlated withthe inference throughput. Both memory and USB IO wereclosely related to each other for executing DL models onthe USB-Accelerator. Because USB-Accelerator does not havemain memory (RAM) 4, it relies on the host device\u2019s memorysystem to store models and uses context switching to swapmodels/parameters between the host device\u2019s RAM and Ed-geTPU to perform DL inference tasks. Therefore, low USBIO bandwidth between the host device and USB-Acceleratorlimits data rates for switching models and parameters so thatthe throughput can decrease.To further investigate the impact of the USB IO bandwidth,we measured the DL inference throughput changes from USB-Accelerator by connecting it with two edge devices (RPi4and J.Nano). Also, to observe the throughput changes withdifferent bandwidth, we used two USB interface types. i.e.,USB 2.0 with up to 0.5GB of bandwidth, USB 3.0 with up to10GB of bandwidth. As shown in Fig. 7, the results con\ufb01rmthat USB\u2019s IO bandwidth could considerably change the DLinference throughput of EdgeTPUs. With larger IO bandwidthsupported by USB 3.0, RPi4 achieved 1.3 \xd7(MobileNet-V2)and 7 \xd7(Inception-V3) higher throughput than the inferencewith USB 2.0. J.Nano also showed 1.4 \xd7(MobileNet-V2) and8.7\xd7(Inception-V3) higher throughput than USB-Acceleratorwith USB 2.0. Larger USB IO bandwidth facilitated theswitching of model parameters and input data between the hostdevice and USB-Accelerator so that it signi\ufb01cantly improvedthe overall DL inference throughput.Summary. This section characterized the performance andbehaviors of edge devices and EdgeTPU accelerators withAI single-tenancy, focused on the inference throughput. Wefound several factors that changed the DL inference throughoutas well as identi\ufb01ed correlated resources for the throughputchanges. In the next section, these results will be used as4USB-Accelerator has only 8MB of cache memory (SRAM).baselines for evaluating and characterizing the AI multi-tenancy on edge devices and EdgeTPUs.IV. E VALUATION OF AI M ULTI -TENANCY ON EDGEDEVICES AND ACCELERATORSThis section evaluates and characterizes two techniques forenabling AI multi-tenancy on edge devices and EdgeTPUs.A. AI Multi-Tenancy with Concurrent Model ExecutionsConcurrent model executions (CMEs) leverage the idea ofparallel processing and enable AI multi-tenancy by simultane-ously executing multiple DL inference tasks on edge devices\u2019resources. e.g., deploying and executing multiple DL modelson either GPU or EdgeTPUs. CME can provide two potentialbene\ufb01ts to edge devices and EdgeTPUs; 1) improving DLinference throughput and 2) allowing to run multiple (oftendifferent) DL services (e.g., inference tasks). Therefore, it isimportant to correctly identify the upper bound of throughputimprovement and the concurrency level (the number of co-running DL models) on the devices\u2019 resources by CME.Moreover, the maximum concurrency level may not providethe highest throughput, so it is also important to determinethe concurrency level that results in the highest throughput.Therefore, we performed an empirical evaluation of CME withDL models to answer the following questions;1) What is the maximum DL inference throughput of theedge devices and EdgeTPUs with CME?2) What is the maximum concurrency level on the edgedevices and EdgeTPUs with CME?3) What is the concurrency level on edge devices andEdgeTPUs to maximize DL inference throughput?In this evaluation, we used three DL models (e.g., Inception-V3, MobileNet-V1, MobileNet-V2) for evaluating CME be-cause all these models could be executed on three resourcetypes in edge devices and EdgeTPU accelerators. Among allDL frameworks, we excluded TF from this CME evaluationsince TF is not thread-safe. Speci\ufb01cally, kerascv [54] andtf.Graph [55] libraries did not fully support concurrentexecutions. Regarding the throughput calculation with CME,we changed equation-(1), and the number of inferences in theequation was calculated by \u201cconcurrency level\u201d\xd7\u201cbatch size\u201d\xd7\u201cthe number of batches.\u201dEvaluation Steps for CME. We began the CME evalu-ation by deploying and executing a single DL model onedge devices and EdgeTPU. We then gradually increased thenumber of co-running DL models (\u201c concurrency level \u201d) onthe devices and EdgeTPUs to measure the changes in theDL inference throughput and resource usage patterns. Thisexperiment was continued to increase the concurrency leveluntil the benchmarker failed to run. The concurrency levelobtained from the last successful execution was consideredas the maximum concurrency level supported by the edgedevices and EdgeTPUs. In this measurement, we only reportthe results with leveraging CME on GPUs (J.Nano and J.TX2)and EdgeTPUs (DevBoard and USB-Accelerator), and weomit the measurement results from CPU resources. This is6--- Page 7 ---0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1 0 10 20 30 40 50 5  10  15  20  25ThroughputConcurrency Level(b) Inception-V3 (J. TX2)0204060100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 8: CME measurement results of throughput and concur-rency level on GPUs with PyTorch (BS: Batch Size)0102050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(a) Inception-V3 (J. Nano)BS 8BS 4BS 2BS 1010203050 3  6  9  12  15~~ ~~ThroughputConcurrency Level(b) Inception-V3 (J. TX2)01020100 10  20  30  40~~ ~~ThroughputConcurrency Level(c) MobileNet-V1 (J. Nano)BS:8BS:4BS:2BS:1 0 20 40 60 80 100 10  20  30  40  50  60  70  80ThroughputConcurrency Level(d) MobileNet-V1 (J. TX2)Fig. 9: CME measurement results of throughput and concur-rency level on GPUs with MXNet (BS: Batch Size)because, while we could \ufb01nd some bene\ufb01ts of CME on CPUs,e.g., six concurrent models could be executed on CPUs ofRPi4 and ODN2, the throughput bene\ufb01ts were marginal, andthe measured throughput results were exceptionally lower thanthe results with CME on either GPUs or EdgeTPUs.CME Evaluation Results on GPUs. Fig. 8 and 9 show DLinference throughput changes with different concurrency levelson GPUs in J.Nano and J.TX2. Please note that, in both graphs,we omit the results from MobileNet-V2 due to the page limit,and the results were similar to the results with MobileNet-V1.When enabling CME on GPU using PyTorch (shown inFig. 8), the maximum concurrency level and throughput variedwith different batch sizes. DL inference with a batch sizeof 1 provided the maximum concurrency level. We observedthat J.Nano could run 8 (Inception-V3) to 25 (MobileNet-V1)models concurrently on GPU, and J.TX2 was able to deploy 25(Inception-V3) to 80 (MobileNet-V1) models on its GPU si-multaneously. Using larger batch sizes (e.g., batch size of 4 forJ.Nano, batch size of 8 for J.TX2), the multi-tenancy enabledby CME signi\ufb01cantly improved the DL throughput against thesingle-tenancy cases. In particular, with CME, J.Nano showed1.3\xd7to 1.9\xd7improved throughput, and J.TX2 showed 1.7\xd7to2.7\xd7higher throughput against the single-tenancy cases. Ourfurther analysis revealed that memory resource was the criticalfactor to determine the maximum throughput when enablingCME. As Fig. 10 shows, the maximum throughput was highlycorrelated with memory utilization. Both J.Nano and J.TX2showed that the maximum throughput was reached when thememory resource was saturated. After reaching the maximumthroughput, the throughput was either decreased or stabilizedwith high memory utilization. It is worth noting that thehigh correlation between memory utilization and throughputincrease was consistent with our observation reported in Fig. 5in the previous section.However, the CME evaluation with MXNet showed dif-ferent results from the previous measurements with PyTorch.Both J.Nano and J.TX2 had lower throughput improvement.In particular, J.Nano showed considerably low performance, 0 20 40 60 80 1001 2 3 4 5 6 7 8 9 0 20 40 60 80 100X X X X X X X X XCPU (%)\u25a0 \u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0 \u25a0MEM (%)ThroughputResource Utils (%)Concurrency Level(a) MobileNet-V1 (J.Nano)Throughput 0 20 40 60 80 1001 2 4 6 8 10 12 0 20 40 60 80 100X XX X X X XCPU (%)MEM (%)\u25a0\u25a0\u25a0 \u25a0 \u25a0 \u25a0 \u25a0ThroughputResource Utils (%)Concurrency Level(b) MobileNet-V2 (J.TX2)ThroughputFig. 10: Resource utilization and throughput changes withCME (PyTorch). J.Nano uses a batch size of 4, and J.TX2employs a batch size of 8.and on average, J.Nano with MXNet had even 13% lowerthroughput than single-tenancy cases. This low throughput wasbecause J.Nano\u2019s experiments were performed by disablingMXNet\u2019s cuDNN auto-tune [56] parameter so that theframework used sub-optimal convolution layers for cuDNN.Enabling or disabling auto-tune option can signi\ufb01cantlyimpact DL inference throughput because, if this option isenabled, MXNet \ufb01rst runs a performance test to seek the bestconvolutional algorithm, and the selected algorithm is usedfor further inference tasks. However, this performance testrequires signi\ufb01cant consumption of resources on edge devices.Unfortunately, due to the smaller memory size (4GB), J.Nanocould not complete this performance test due to the frequentout-of-memory errors.For J.TX2, while the throughput bene\ufb01ts using CME weresmaller than the throughput with PyTorch, it showed 1.12 \xd7to 1.5 \xd7 higher throughput compared to the single-tenancycases. Regarding the concurrency level supported by CMEwith MXNet, J.Nano successfully ran 6 (Inception-V3), 39(MobileNet-V1), and 45 (MobileNet-V2) concurrent models,and J.TX2 could run 12 (Inception-V3) and 70 (MobileNet-V1and MobileNet-V2) models with a batch size of 1.CME Evaluation Results on EdgeTPUs. Fig. 11 reportsDL inference throughput variations with different concurrency7--- Page 8 --- 0 10 20 3030 60 110 270////ThroughputConcurrency Level(a) Inception-V3 CME (EdgeTPU)DevBoardJ. TX2 + USB-TPUJ. Nano + USB-TPUODN2 + USB-TPURPi4 + USB-TPU//// 0 40 80 120 160 200 240100 200 400 1000////////Peak ThroughputThroughputConcurrency Level(b) MobileNet-V2 CME (EdgeTPU)Fig. 11: DL inference throughput variations by enabling CMEon EdgeTPUslevels on EdgeTPUs (both DevBoard and USB-Accelerator).USB-Accelerator\u2019s throughput and concurrency level resultswere measured using four edge devices. Similar to the previousresults on GPUs, CME on EdgeTPUs could also increasethroughput over the single-tenancy cases. For Inception-V3(Fig. 11(a)), DevBoard had 1.3 \xd7 higher throughput, andUSB-Accelerators showed 1.25 \xd7improved throughput oversingle-tenancy cases. For both MobileNet-V1 and MobileNet-V2 (Fig. 11(b)), EdgeTPUs showed 3.3 \xd7higher throughputover the single-tenancy cases. Please note that we omit thethroughput results with MobileNet-V1 because the results aresimilar to MobileNet-V2.In this evaluation, we found two interesting observa-tions about the throughput improvement. One is that CME\u2019sthroughput increase with Inception-V3 (1.3 \xd7) was muchsmaller than MobileNet-V1/V2 (3.3 \xd7). The other is thatMobileNet-V1/V2 reached the maximum throughput withlower concurrency levels, and the throughput is decreasedand stabilized with higher concurrency levels. Our furtheranalysis revealed that the above two issues were related tothe model size and EdgeTPU\u2019s 8MB of SRAM used to cachethe DL model\u2019s parameters. In particular, a smaller throughputincrease with Inception-V3 was because 25MB of Inception-V3 size could not be fully loaded in the EdgeTPUs\u2019 cache(SRAM), and thus, model parameter swapping operationsbetween the EdgeTPU\u2019s cache and the edge devices\u2019 memorywere continuously being performed. Therefore, the increasedconcurrency level did not increase the inference throughputdue to the high overhead in the model parameter swaps. Onthe other hand, if the model size was small, e.g., 4MB ofMobileNet-V2, the model could be fully loaded in EdgeT-PUs\u2019 cache and did not require frequent operations of modelparameter swapping, hence low USB IO overhead and possiblysigni\ufb01cant throughput increases.Regarding the second observation found in Fig. 11(b), theEdgeTPU cache could load even multiple smaller modelssimultaneously. While EdgeTPU could leverage only onemodel at a time, other loaded models were able to obtain datafrom the host device\u2019s memory, hence minimizing the delaywhen switching models in EdgeTPUs. On the other hand, if theconcurrency level was high, frequent model swaps needed tobe frequently performed in EdgeTPU\u2019s cache, resulting in in-creased data transfer between EdgeTPU and the host edge de-vice\u2019s memory. Therefore, USB IO was quickly saturated, and 0 20 40 60 80 100 0  40  80  120  160  200  240  280Resource UtilizationConcurrency Level(a) Incept.-V3 (J. TX2 + USB-TPU)CPU (%)MEM (%) 0 20 40 60 80 100 0  10  20  30  40  50  60  70  80  90Resource UtilizationConcurrency Level(b) MobileNet-V2 (TPU Dev Board)CPU (%)MEM (%)Fig. 12: Resource utilization changes with increased concur-rency level (EdgeTPUs)throughput could be degraded. This is why both MobileNet-V1 and MobileNet-V2 reached the maximum throughput witha low concurrency level, and throughput could be decreasedand stabilized with higher concurrency levels. This analysissuggests that, when using CME on EdgeTPU, model size andconcurrency level should be carefully determined to increasethe throughput. Moreover, model compression techniques [16],e.g., quantization and parameter pruning, should be consideredfor optimizing model size for EdgeTPUs.The three models reported much higher concurrency levelson EdgeTPUs than the concurrency level on GPUs. DevBoardsupported the concurrency level of 20 for Inception-V3 and theconcurrency level of 80 \u2013 85 for both MobileNet-V1/V2 mod-els. Furthermore, USB-Accelerators reached various maximumconcurrency levels. Speci\ufb01cally, USB-Accelerators\u2019 concur-rency levels varied considerably across different host edgedevices. For example, for Inception-V3, the maximum con-currency level from USB-Accelerator with RPi4 was 48, butwhen it used J.TX2 as the host device, the maximum con-currency level reached 270. For MobileNet-V2, the maximumconcurrency level from USB-Accelerator with RPi4 was 160,but it could be 1100 when leveraging J.TX2 as the hostedge device. Regarding the varying concurrency levels, ourfurther analysis revealed that the maximum concurrency levelssupported by USB-Accelerators had a high correlation withthe size and utilization of memory resources in the hostedge devices. Fig. 12 shows resource utilization changes withdifferent concurrency levels measured from USB-Acceleratorwith J.TX2 and DevBoard. The results show that memoryutilization increased as the concurrency level went up. Themaximum concurrency level was determined when the mem-ory utilization reached close to 100%, indicating that memorysize and bandwidth often limit the supported concurrency levelDL models when enabling CME on USB-Accelerator.B. AI Multi-Tenancy with Dynamic Model PlacementsThis section characterizes and evaluates the dynamic modelplacement (DMP) technique for AI multi-tenancy on edgedevices and EdgeTPUs. DMP allows running multiple DLmodels simultaneously by placing DL models on an edgedevice\u2019s resource (CPU and/or GPU) and other DL modelson EdgeTPUs. Because USB-Accelerator can be connected toedge devices via USB interfaces, the potential bene\ufb01ts fromDMP can be improved DL inference throughput using hetero-8--- Page 9 --- 0 40 80 120 160 200GPUOnlyTPUOnlyDMPGPU PortionTPU PortionThroughput(a) J.TX2 (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(b) J.Nano (PT) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(c) J.TX2 (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(d) J.Nano (MXNet) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(e) J.TX2 (TF) + TPU 0 40 80 120 160 200GPUOnlyTPUOnlyDMPThroughput(f) J.Nano (TF) + TPUFig. 13: Comparison of DL inference throughput between DMP and single-tenancy. 0 50 100 150 200 250 300 350 400(Ideal)-13%(Ideal)-18%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: Inception-V3(Ideal)-49%(Ideal)-43%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-50%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-11%(Ideal)-15%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V1(Ideal)-42%(Ideal)-44%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-16%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.Nano: MobileNet-V2(Ideal)-38%(Ideal)-47%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-38%(Ideal)-46%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 14: J.Nano\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of CME throughput on GPU and CME throughput on EdgeTPU, which were measuredseparately. 0 50 100 150 200 250 300 350 400(Ideal)-0.5%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: Inception-V3(Ideal)-35%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-34%(Ideal)-38%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-4%(Ideal)-9%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V1(Ideal)-42%(Ideal)-37%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-41%(Ideal)-36%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2(Ideal)-14%(Ideal)-5%PyTorchCME DMPMXNetCME DMPTPU:Inception-V3GPU on J.TX2: MobileNet-V2(Ideal)-38%(Ideal)-41%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V1(Ideal)-37%(Ideal)-42%PyTorchCME DMPMXNetCME DMPTPU:MobileNet-V2Throughput (# Infers./sec.)GPU Portion EdgeTPU PortionFig. 15: J.TX2\u2019s DL inference throughput comparison between (ideal) results from CME and DMP. The (ideal) results fromCME are calculated by the sum of separately measured CME throughput on GPU and EdgeTPU.geneous resources in both edge devices and USB-Acceleratoras well as high resource utilization of both resources. However,DL inference tasks from both on-board edge resources andUSB-Accelerator are managed by the host edge devices so thatthere can be a performance penalty from resource contention.Therefore, in this evaluation, we focus on seeking answers tothe following research questions;1) What are the performance bene\ufb01ts (e.g., DL inferencethroughput) from DMP on heterogeneous resources?2) What are the actual performance penalties of using DMP,compared explicitly to CME for AI multi-tenancy?Similar to the CME evaluations, we used three DL models(Inception-V3, MobileNet-V1, and MobileNet-V2) becausethese models could perform inference tasks on all resourcetypes in edge devices and EdgeTPUs. We also changedthe equation-(1) to correctly calculate the throughput withDMP. Speci\ufb01cally, the number of inferences for DMP wascalculated by the sum of the inference numbers from edgeresources (CPU or GPU) and the inference numbers fromUSB-Accelerator.We initially used four edge devices (RPi4, ODN2, J.Nano,J.TX2) connected with a USB-Accelerator and deployed DLmodels on both edge resources and the USB-Accelerator.However, we omit the evaluation results of RPi4 and ODN2because we could not observe the bene\ufb01ts of using DMP onsuch devices. Speci\ufb01cally, CPUs on RPi4 and ODN2 werequickly saturated by both CPU-based and EdgeTPU-based DLinference tasks, and the overall inference throughput resultswith DMP on RPi4 and ODN2 could be even lower (about10%) than EdgeTPU-only inference throughput.We evaluated DMP with three DL frameworks for GPUsand TFLite for EdgeTPU. We enabled CME when the modelsare running on PyTorch (GPU), MXNet (GPU), and TFLite(EdgeTPU), and we used single-tenancy with TF on GPU.DMP Evaluation Results. Fig. 13 shows DMP\u2019s DL in-ference throughput improvement against the single-tenancycases. Both J.Nano and J.TX2 showed signi\ufb01cantly increasedthroughput compared to the single-tenancy GPU or EdgeTPU-based inferences. In particular, J.Nano had 6.2 \xd7 improvedthroughput over the single-tenancy on GPU and 2 \xd7increased9--- Page 10 ---020406080100120J.Nano J.TX2HW LimitUtilization (%)(a) CPU Usage020406080100120140160J. Nano J. TX2HW Limit(b) Memory Usage020406080100120J. Nano J. TX2(Ideal) CME (GPU + TPU)DMPEmp. Upperbound(c) USB-IO UsageFig. 16: Resource usage comparison between (ideal) sum ofCME on GPU/EdgeTPU and DMP.throughput over the single-tenancy on EdgeTPU. J.TX2 alsoshowed throughput improvement by 3.8\xd7(for GPU) and 3.1\xd7(for EdgeTPU). However, this improved throughput can be inpart due to leveraging both CME and DMP. We also comparethe DL inference throughput between ideal throughput upperbound based on CME results (reported in Section IV-A) andDMP. Please note that the ideal throughput upper bound iscalculated by accumulating GPU throughput with CME andEdgeTPU throughput with CME measured separately.Fig. 14 and 15 report the throughput comparison between(ideal) CME results and DMP. The results contain the resultsmeasured from J.Nano and J.TX2 when using PyTorch/MXNet(for GPU) and TFLite (for EdgeTPU). As shown in the \ufb01gures,while the differences between the ideal throughput and DMP\u2019sthroughput varied with DL models and DL frameworks,J.Nano with DMP (Fig. 14) and J.TX2 with DMP (Fig. 15)showed 34.6% and 25.3% lower DL inference throughput thanthe ideal throughput with CME (on both GPU and, Your response: ```ADD_PAPER\n2107.12486v1\nThis paper investigates AI multi-tenancy techniques for edge devices, focusing on concurrent model executions (CME) and dynamic model placements (DMP) to optimize deep learning inference performance. The authors conduct extensive experiments on various edge devices (Jetson TX2/Nano, Raspberry Pi 4) and EdgeTPU accelerators using image classification models. Key findings show that CME can achieve 1.9-3.3\xd7 higher throughput by parallel execution, while DMP leveraging heterogeneous resources (GPU+EdgeTPU) achieves up to 3.8\xd7 throughput improvement. The paper provides valuable insights into resource contention, optimal concurrency levels, and tradeoffs between throughput and latency for real-time edge AI applications.\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\n~~~~~~~~~~\nCurrent Step #18, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge AI model compression for real-time classification\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 20 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\n~~~~~~~~~~\nCurrent Step #19, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge device image classification latency optimization\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 21 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #0, Phase: literature review, Feedback: , Your response: ```SUMMARY\nreal-time edge image classification optimization\n```\nStep #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\n~~~~~~~~~~\nCurrent Step #20, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---Latency-aware Spatial-wise Dynamic NetworksYizeng Han1\u2217Zhihang Yuan2\u2217 Yifan Pu1\u2217 Chenhao Xue2Shiji Song1 Guangyu Sun2 Gao Huang1\u20201 Department of Automation, BNRist, Tsinghua University, Beijing, China2 School of Electronics Engineering and Computer Science, Peking University, Beijing, China{hanyz18, pyf20}@mails.tsinghua.edu.cn, {shijis, gaohuang}@tsinghua.edu.cn{yuanzhihang, xch927027, gsun}@pku.edu.cnAbstractSpatial-wise dynamic convolution has become a promising approach to improvingthe inference ef\ufb01ciency of deep networks. By allocating more computation to themost informative pixels, such an adaptive inference paradigm reduces the spatialredundancy in image features and saves a considerable amount of unnecessarycomputation. However, the theoretical ef\ufb01ciency achieved by previous methodscan hardly translate into a realistic speedup, especially on the multi-core processors(e.g. GPUs). The key challenge is that the existing literature has only focusedon designing algorithms with minimal computation, ignoring the fact that thepractical latency can also be in\ufb02uenced by scheduling strategies and hardwareproperties. To bridge the gap between theoretical computation and practical ef-\ufb01ciency, we propose a latency-aware spatial-wise dynamic network (LASNet),which performs coarse-grained spatially adaptive inference under the guidanceof a novel latency prediction model. The latency prediction model can ef\ufb01cientlyestimate the inference latency of dynamic networks by simultaneously consideringalgorithms, scheduling strategies, and hardware properties. We use the latencypredictor to guide both the algorithm design and the scheduling optimization onvarious hardware platforms. Experiments on image classi\ufb01cation, object detectionand instance segmentation demonstrate that the proposed framework signi\ufb01cantlyimproves the practical inference ef\ufb01ciency of deep networks. For example, theaverage latency of a ResNet-101 on the ImageNet validation set could be reducedby 36% and 46% on a server GPU (Nvidia Tesla-V100) and an edge device (NvidiaJetson TX2 GPU) respectively without sacri\ufb01cing the accuracy. Code is availableat https://github.com/LeapLabTHU/LASNet.1 IntroductionDynamic neural networks [7] have attracted great research interests in recent years. Compared tostatic models [11, 17, 13, 23] which treat different inputs equally during inference, dynamic networkscan allocate the computation in a data-dependent manner. For example, they can conditionally skipthe computation of network layers [ 15, 9, 32, 30] or convolutional channels [ 19, 1], or performspatially adaptive inference on the most informative image regions ( e.g. the foreground areas)[6, 5, 31, 35, 33, 8]. Spatial-wise dynamic networks, which typically decide whether to computeeach feature pixel with masker modules [5, 31, 35, 8] (Figure 1 (a)), have shown promising results inimproving the inference ef\ufb01ciency of convolution neural networks (CNNs).Despite the remarkable theoretical ef\ufb01ciency achieved by spatial-wise dynamic networks [5, 31, 35],researchers have found it challenging to translate the theoretical results into realistic speedup,\u2217Equal contribution.\u2020Corresponding author.36th Conference on Neural Information Processing Systems (NeurIPS 2022).arXiv:2210.06223v1  [cs.CV]  12 Oct 2022--- Page 2 ---Maskergather ...convolution(s) scatter...Dynamic Convolution(s) AlgorithmSchedulingHardwareLatency(a) Algorithm: Spatially adaptive inference with a masker.(b) Scheduling: the practical inference pipeline of dynamic convolutions.(c) The general idea of our work.in\ufb02uence guidanceselected pixel locationsFigure 1: An overview of our method. (a) illustrates the spatially adaptive inference algorithm; (b) isthe scheduling strategy; and (c) presents the three key factors to the practical latency. For a givenhardware, the latency is used to guide our algorithm design and scheduling optimization.especially on some multi-core processors, e.g., GPUs [35, 3, 8]. The challenges are two-fold: 1) mostprevious approaches [5, 31, 35] perform spatially adaptive inference at the \ufb01nest granularity: everypixel is \ufb02exibly decided whether to be computed or not. Such \ufb02exibility induces non-contiguousmemory access [35] and requires specialized scheduling strategies (Figure 1 (b)); 2) the existingliterature has only adopted the hardware-agnostic FLOPs (\ufb02oating-point operations) as an inaccurateproxy for the ef\ufb01ciency, lacking latency-aware guidance on the algorithm design. For dynamicnetworks, the adaptive computation with sub-optimal scheduling strategies further enlarges thediscrepancy between the theoretical FLOPs and the practical latency. Note that it has been validatedby previous works that the latency on CPUs has a strong correlation with FLOPs [8, 35]. Therefore,we mainly focus on the GPU platform in this paper, which is more challenging and less explored.We address the above challenges by proposing a latency-aware spatial-wise dynamic network(LASNet). Three key factors to the inference latency are considered: the algorithm, the schedulingstrategy, and the hardware properties. Given a target hardware device, we directly use the latency,rather than the FLOPs, to guide our algorithm design and scheduling optimization (Figure 1 (c)).Because the memory access pattern and the scheduling strategies in our dynamic operators differfrom those in static networks, the libraries developed for static models (e.g. cuDNN) are sub-optimalfor the acceleration of dynamic models. Without the support of libraries, each dynamic operatorrequires scheduling optimization, code optimization, compiling, and deployment for each device.Therefore, it is laborious to evaluate the network latency on different hardware platforms. To this end,we propose a novel latency prediction model to ef\ufb01ciently estimate the realistic latency of a networkby simultaneously considering the aforementioned three factors. Compared to the hardware-agnosticFLOPs, our predicted latency can better re\ufb02ect the practical ef\ufb01ciency of dynamic models.Guided by this latency prediction model, we establish our latency-aware spatial-wise dynamic network(LASNet), which adaptively decides whether to allocate computation on feature patches insteadof pixels [5, 31, 35] (Figure 2 top). We name this paradigm as spatially adaptive inference at acoarse granularity. While less \ufb02exible than the pixel-level adaptive computation in previous works[5, 31, 35], it facilitates more contiguous memory access, bene\ufb01ting the realistic speedup on hardware.The scheduling strategy and the implementation are further ameliorated for faster inference.It is worth noting that LASNet is designed as a general framework in two aspects: 1) the coarse-grained spatially adaptive inference paradigm can be conveniently implemented in various CNNbackbones, e.g., ResNets [11], DenseNets [17] and RegNets [25]; and 2) the latency predictor is anoff-the-shell tool which can be directly used for various computing platforms (e.g. server GPUs andedge devices).We evaluate the performance of LASNet on multiple CNN architectures on image classi\ufb01cation,object detection, and instance segmentation tasks. Experiment results show that our LASNet improvesthe ef\ufb01ciency of deep CNNs both theoretically and practically. For example, the inference latencyof ResNet-101 on ImageNet [ 4] is reduced by 36% and 46% on an Nvidia Tesla V100 GPU andan Nvidia Jetson TX2 GPU, respectively, without sacri\ufb01cing the accuracy. Moreover, the proposedmethod outperforms various lightweight networks in a low-FLOPs regime.Our main contributions are summarized as follows:2--- Page 3 ---1. We propose LASNet, which performs coarse-grained spatially adaptive inference guidedby the practical latency instead of the theoretical FLOPs. To the best of our knowledge,LASNet is the \ufb01rst framework that directly considers the real latency in the design phase ofdynamic neural networks;2. We propose a latency prediction model, which can ef\ufb01ciently and accurately estimate thelatency of dynamic operators by simultaneously considering the algorithm, the schedulingstrategy, and the hardware properties;3. Experiments on image classi\ufb01cation and downstream tasks verify that our proposed LAS-Net can effectively improve the practical ef\ufb01ciency of different CNN architectures.2 Related worksSpatial-wise dynamic network is a common type of dynamic neural networks [ 7]. Compared tostatic models which treat different feature locations evenly during inference, these networks performspatially adaptive inference on the most informative regions ( e.g., foregrounds), and reduce theunnecessary computation on less important areas (e.g., backgrounds). Existing works mainly includethree levels of dynamic computation: resolution level [ 36, 37], region level [ 33] and pixel level[5, 31, 35]. The former two generally manipulate the network inputs [ 33, 37] or require specialarchitecture design [36]. In contrast, pixel-level dynamic networks can \ufb02exibly skip the convolutionson certain feature pixels in arbitrary CNN backbones [5, 31, 35]. Despite its remarkable theoreticalef\ufb01ciency, pixel-wise dynamic computation brings considerable dif\ufb01culty to achieving realisticspeedup on multi-core processors, e.g., GPUs. Compared to the previous approaches [ 5, 31, 35]which only focus on reducing the theoretical computation, we propose to directly use the latency toguide our algorithm design and scheduling optimization.Hardware-aware network design. To bridge the gap between theoretical and practical ef\ufb01ciencyof deep models, researchers have started to consider the real latency in the network design phase.There are two lines of works in this direction. One directly performs speed tests on targeteddevices, and summarizes some guidelines to facilitate hand-designing lightweight models [23]. Theother line of work searches for fast models using the neural architecture search (NAS) technique[29, 34]. However, all existing works try to build static models, which have intrinsic computationalredundancy by treating different inputs in the same way. However, speed tests for dynamic operatorson different hardware devices can be very laborious and impractical. In contrast, our proposed latencyprediction model can ef\ufb01ciently estimate the inference latency on any given computing platforms bysimultaneously considering algorithm design, scheduling strategies and hardware properties.3 MethodologyIn this section, we \ufb01rst introduce the preliminaries of spatially adaptive inference, and then demon-strate the architecture design of our LASNet. The latency prediction model is then explained, whichguides the granularity settings and the scheduling optimization for LASNet. We further present theimplementation improvements for faster inference, followed by the training strategies.3.1 PreliminariesSpatially adaptive inference. The existing spatial-wise dynamic networks are usually establishedby attaching a masker Min each convolutional block of a CNN backbone (Figure 1 (a)). Speci\ufb01cally,let x\u2208RH\xd7W\xd7C denote the input of a block, where H and W are the feature height and width, andC is the channel number. The masker Mtakes x as input, and generates a binary-valued spatialmask M = M(x) \u2208{0,1}H\xd7W . Each element of M determines whether to perform convolutionoperations on the corresponding location of the output feature. The unselected regions will be \ufb01lledwith the values from the input [5, 31] or obtained via interpolation [35]. We de\ufb01ne the activation rateof a block as r=\u2211i,j Mi,jH\xd7W , representing the ratio of the calculated pixels.Scheduling strategy. During inference, the current scheduling strategy for spatial-wise dynamicconvolutions generally involve three steps [26] (Figure 1 (b)): 1) gathering, which re-organizes theselected pixels (if the convolution kernel size is greater than 1 \xd71, the neighbors are also required)along the batch dimension; 2) computation, which performs convolution on the gathered input; and3) scattering, which \ufb01lls the computed pixels on their corresponding locations of the output feature.3--- Page 4 ---MaskerMasker-Conv1x1 Conv1x1 ...Scatter-Add Conv1x1 Conv3x3 Gumbel NoiseT raining Inference Input OutputUpsample Element-wise  multiplication Selected pixelGather-Conv3x3 Conv1x1 Regular convolution Operator fusionInput OutputFigure 2: Our proposed LASNet block. Top: we \ufb01rst generate a low-resolution spatial mask Mcoarse,which is then upsampled to obtain the mask M with the same size as the output feature. GumbelSoftmax [18, 24] is used for end-to-end training (Sec. 3.5). Bottom: the scheduling optimization isperformed to decrease the memory access for faster inference (Sec. 3.4).Limitations. Compared to performing convolutions on the entire feature map, the aforementionedscheduling strategy reduces the computation while bringing considerable overhead to memory accessdue to the mask generation and the non-contiguous memory access. Such overhead would increasethe overall latency, especially when the granularity of dynamic convolution is at the \ufb01nest pixel level.3.2 Architecture designSpatial granularity. As mentioned above, pixel-level dynamic convolutions [5, 31, 35] raise sub-stantial challenges to achieving realistic speedup on multi-core processors due to the non-contiguousmemory access. To this end, we propose to optimize the granularity of spatially adaptive inference.Speci\ufb01cally, take the commonly used bottleneck structure in [11] as an example, our coarse-grainedspatial-wise dynamic convolutional block is illustrated in Figure 2. Instead of directly producinga mask with the shape of H\xd7W, we \ufb01rst generate a low-resolution mask Mcoarse \u2208{0,1}HS \xd7WS ,where Sis named as the spatial granularity. Each element in Mcoarse determines the computationof an S\xd7S-sized feature patch. For instance, the feature size in the \ufb01rst ResNet stage3 is 56 \xd756.Then the possible choices for Sare {1,2,4,7,8,14,28,56}.The mask Mcoarse is then upsampledto the size of H\xd7W. Notably, S = 1means that the granularity is still at the pixel level as previousmethods [5, 31, 35]. Note that the other extreme situation (S = 56) is not considered in this paper,when the masker directly determines whether to skip the whole block (i.e. layer skipping [30, 32]).Such an overly aggressive approach will lead to considerable drop of accuracy, as we presented inAppendix C.2. The masker is composed of a pooling layer followed by a 1 \xd71 convolution.Differences to existing works. Without using the interpolation operation [ 35] or the carefullydesigned two-branch structure [8], the proposed block architecture is simple and suf\ufb01ciently generalto be plugged into most backbones with minimal modi\ufb01cation. Our formulation is mostly similar tothat in [31], which could be viewed as a variant of our method with the spatial granularity S=1 for allblocks. Instead of performing spatially adaptive inference at the \ufb01nest pixel level, our granularity Sisoptimized under the guidance of our latency prediction model (details are presented in the followingSec. 4.2) to achieve realistic speedup on target computing platforms.3.3 Latency prediction modelAs stated before, it is laborious to evaluate the latency of dynamic operators on different hardwareplatforms. To ef\ufb01ciently seek preferable granularity settings on arbitrary hardware devices, wepropose a latency prediction model G, which can directly predict the delay of executing dynamicoperators on any target devices. For a spatial-wise dynamic convolutional block, the latency predictorGtakes the hardware propertiesH, the layer parametersP, the spatial granularityS, and the activationrate ras input and predicts the latency \u2113of a dynamic convolutional block: \u2113= G(H,P,S,r ).Hardware modeling. We model a hardware device as multiple processing engines (PEs), and parallelcomputation can be executed on these PEs. As shown in Figure 3, we model the memory system as a3Here we refer to a stage as the cascading of multiple blocks which process features with the same resolution.4--- Page 5 ---Off-chip Memory(GDDR/DDR/HBM)On-chip Memory(LLC/Global Buffer)PE1PEMemoryComputation UnitsPE2PEMemoryComputation UnitsPEnPEMemoryComputation Units\u2026Figure 3: Our hardware model.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)101520253035Latency ( s)PredictedReal Figure 4: Latency prediction results.three-level structure [12]: 1) off-chip memory, 2) on-chip global memory, and 3) memory in PE. Sucha hardware model enables us to accurately predict the cost on both data movement and computation.Latency prediction. When simulating the data movement procedure, the ef\ufb01ciency of non-contiguous memory accesses under different granularity Ssettings is considered. As for the com-putation latency, it is important to adopt a proper scheduling strategy to increase the parallelism ofcomputation. Therefore, we search for the optimal scheduling (the con\ufb01guration of tiling and in-PEparallel computing) of dynamic operations to maximize the utilization of hardware resources. A moredetailed description of our latency prediction model is presented in Appendix A.Empirical validation. We take the \ufb01rst block in ResNet-101 as an example and vary the activationrate rto evaluate the performance of our prediction model. The comparison between our predictionsand the real testing latency on the Nvidia V100 GPU is illustrated in Figure 4, from which we canobserve that our predictor can accurately estimate the real latency in a wide range of activation rates.3.4 Implementation detailsWe use general optimization methods like fusing activation functions and batch normalizationlayers into convolution layers. We also optimize the speci\ufb01c operators in our spatial-wise dynamicconvolutional blocks as follows (see also Figure 2 for an overview).Fusing the masker and the \ufb01rst convolution. As mentioned in Sec. 3.1, the masker in each blockconsumes very little computation, but it takes the whole feature map as input. Therefore, it is amemory-bounded operation (the inference time is mainly spent on memory access). Since the maskerand the \ufb01rst convolution in the block share the same input, there is an opportunity to fuse these twooperations to avoid the repeated access of the input data. Note that a spatial-wise dynamic convolutionrequires the output of the masker. If we fuse the two layers, the \ufb01rst convolution will be changed to astatic operation, which may increase the inference latency. There exists a threshold of activation raterth, when r>r th, the overall latency can be reduced. We decide whether to fuse them according tothe average activation rate. See more details in Appendix B.1.Fusing the gather operation and the dynamic convolution. Traditional approaches \ufb01rst gather theinput pixels of the \ufb01rst dynamic convolution in a block (Figure 1 (b)). The gather operation is alsoa memory-bounded operation. Furthermore, when the size of the convolution kernel exceeds 1\xd71,the area of input patches may overlap, resulting in repeated memory load/store. We fuse the gatheroperation into the dynamic convolution to reduce the memory access.Fusing the scatter operation and the add operation. Traditional approaches scatter the outputpixels of the last dynamic convolution, and then execute the element-wise addition (Figure 1 (b)). Wefuse these two operators to reduce the memory access. The ablation study in Sec. 4.4 validates theeffectiveness of the proposed fusing methods.3.5 TrainingOptimization of non-differentiable maskers. The masker modules are required to produce binary-valued spatial masks for making discrete decisions, and cannot be directly optimized with backpropagation. Following [35, 31, 8], we adopt straight-through Gumbel Softmax [18, 24] to train thenetwork in an end-to-end fashion. Speci\ufb01cally, let \u02dcM \u2208RH\xd7W\xd72 denote the output of the maskgenerator. The decisions are obtained with the argmax function during inference. In the trainingphase, a differentiable approximation is de\ufb01ned by replacing the argmax operation with a Softmax:\u02c6M =exp{(log(\u02dcM:,:,0)+ G:,:,0)/\u03c4}\u22111k=0 exp{(log(\u02dcM:,:,k)+ G:,:,k)/\u03c4} \u2208 [0,1]H\xd7W , (1)5--- Page 6 ---0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1(a) Relationship between r\u2113 and rfor LAS-ResNet blocks on the Nvidia Tesla V100 GPU.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.75Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.752.00Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.4Latency ratio (r )S = 1(b) Relationship between r\u2113 and rfor LAS-RegNetY-800MF blocks on the Nvidia Jetson TX2 GPU.Figure 5: Latency prediction results of LAS-ResNet blocks on V100 (a) and LAS-RegNet blocks onTX2 (b). For both networks, we plot the relationship between the latency ratio r\u2113 and the activationrate r for the blocks in 4 stages with the convolutional stride 1. The practical ef\ufb01ciency is onlyimproved when r\u2113 <1. Note that S = 1can harm the practical latency even for a small r(reducedcomputation), while a larger Swill alleviate this problem. See detailed analysis in Sec. 4.2.where \u03c4 is the Softmax temperature. Following the common practice [ 31, 8], we let \u03c4 decreaseexponentially from 5.0 to 0.1 in training to facilitate the optimization of maskers.Training objective. The FLOPs of each spatial-wise dynamic convolutional block can be calculatedbased on our de\ufb01ned activation rate r[31]. Then we can obtain the FLOPs of the overall dynamicnetwork Fdyn. Let Fstat denotes the FLOPs of its static counterpart. We optimize their ratio toapproximate a target 0 <t< 1:LFLOPs = (FdynFstat\u2212t)2.In addition, we de\ufb01ne loss item Lbounds asin [31] to constrain the upper bound and the lower bound of activation rates in early training epochs.We further propose to leverage the static counterparts of our dynamic networks as \u201cteachers\u201d to guidethe optimization procedure. Let y and y\u2032denote the output logits of a dynamic model (\u201cstudent\u201d)and its \u201cteacher\u201d, respectively. Our \ufb01nal loss can be written asL= Ltask + \u03b1(LFLOPs + Lbounds) +\u03b2T2 \xb7KL(\u03c3(y/T)||\u03c3(y\u2032/T)), (2)where Ltask represents the task-related loss, e.g., cross-entropy loss in image classi\ufb01cation. KL(\xb7||\xb7)denotes the Kullback\u2013Leibler divergence, and \u03b1,\u03b2 are the coef\ufb01cients balancing these items. We use\u03c3to denote the log-Softmax function, and T is the temperature for computing KL-divergence.4 ExperimentsIn this section, we \ufb01rst introduce the experiment settings in Sec. 4.1. Then the latency of differentgranularity settings are analyzed in Sec. 4.2. The performance of our LASNet on ImageNet is furtherevaluated in Sec. 4.3, followed by the ablation studies in Sec. 4.4. Visualization results are illustratedin Sec. 4.5, and we \ufb01nally validate our method on the object detection task (Sec. 4.6). The results onthe instance segmentation task are presented in . For simplicity, we add \u201cLAS-\u201d as a pre\ufb01x beforemodel names to denote our LASNet, e.g., LAS-ResNet-50.4.1 Experiment settingsLatency prediction. Various types of hardware platforms are tested, including a server GPU (TeslaV100), a desktop GPU (GTX1080) and edge devices ( e.g., Nvidia Nano and Jetson TX2). Themajor properties considered by our latency prediction model include the number of processingengines (#PE), the \ufb02oating-point computation in a processing engine (#FP32), the frequency and thebandwidth. It can be observed that the server GPUs generally have a larger #PE than the IoT devices.The batch size is set as 1 for all dynamic models and computing platforms.Image classi\ufb01cation. The image classi\ufb01cation experiments are conducted on the ImageNet [ 4]dataset. Following [31], we initialize the backbone parameter from a pre-trained checkpoint4, and4We use the torchvision pre-trained models at https://pytorch.org/vision/stable/models.html.6--- Page 7 ---1 2 4 7 8 14 28Spatial granularity (S)12345Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.51.01.52.02.53.03.54.0Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.51.01.52.02.53.0Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(a) Relationship between r\u2113 and Sfor LAS-ResNet blocks on V100.1 2 4 7 8 14 28Spatial granularity (S)0.250.500.751.001.251.501.75Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.250.500.751.001.251.501.752.00Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.20.40.60.81.01.21.41.6Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(b) Relationship between r\u2113 and Sfor LAS-RegNetY-800MF blocks on Nvidia Jetson TX2 GPU.Figure 6: The relationship between the latency ratio r\u2113 and the spatial granularity S.\ufb01netune the whole network for 100 epochs with the loss function in Eq. (2). We \ufb01x \u03b1= 10,\u03b2 = 0.5and T = 4.0 for all dynamic models. More details are provided in Appendix B.4.2 Latency prediction resultsIn this subsection, we present the latency prediction results of the spatial-wise dynamic convolutionalblocks in two different models: LAS-ResNet-101 [11] (on V100) and LAS-RegNetY-800MF [25] (onTX2). All the blocks have the bottleneck structure with different channel numbers and convolutiongroups, and the RegNetY is equipped with Squeeze-and-Excitation (SE) [14] modules.We \ufb01rst de\ufb01ne \u2113dyn as the latency of a spatial-wise dynamic convolutional block, and \u2113stat as that ofa static block without a masker. Their ratio is denoted as r\u2113 = \u2113dyn\u2113stat. We investigate the relationshipbetween r\u2113 and the activation rate r(cf. Sec. 3.5) for different granularity settings. The results inFigure 5 demonstrate that: 1) even equipped with our special optimization on the scheduling strategies,pixel-level spatially adaptive inference (S=1) cannot always improve the practical ef\ufb01ciency. Such\ufb01ne-grained adaptive inference is adopted by most previous works [31, 35], and our result can explainthe reason why they can only achieve realistic speedup on less powerful CPUs [35] or specializeddevices [3]; 2) a proper granularity S >1 effectively alleviates this problem on both hardwaredevices. By setting S >1, realistic speedup could be achieved with larger activation rates.The latency prediction results are further used to seek for a preferable granularity setting for the\ufb01rst 3 stages (we \ufb01x S = 1 for the last stage, where the feature resolution is 7 \xd77). Therefore,we plot the relationship between r\u2113 and S in Figure 10. It can be observed that: 1) r\u2113 generallydecreases with Sincreasing for a given r; 2) an overly largeS(less \ufb02exible adaptive inference) bringsinsigni\ufb01cant improvement on both devices. Especially, enlarging S from 8 to 28 in the \ufb01rst stageof a LAS-ResNet brings very little improvement on V100. Based on the results in Figure 10, wecan trade off between \ufb02exibility and ef\ufb01ciency by selecting appropriate Sfor different models andhardware devices. For example, we can simply set Snet=8-4-7-15 in a LAS-ResNet-101 to achiverealistic speedup. The accuracy-latency plots in Figure 7 also validate this observation. More resultsof our latency prediction model on the desktop-level GPU, GTX1080, are presented in Appendix C.1.4.3 ImageNet classi\ufb01cation resultsWe now empirically evaluate our proposed LASNet on the ImageNet dataset. The network perfor-mance is measured in terms of the trade-off between classi\ufb01cation accuracy and inference ef\ufb01ciency.Both theoretical (i.e. FLOPs) and practical ef\ufb01ciency (i.e. latency) are tested in our experiments.5We use this form to represnet the Ssettings for the 4 stages of a network.7--- Page 8 ---2 3 4 5 6 7 8FLOPs (x1e9)73747576777879Accuracy (%)static ResNetsConvAIG-ResNet-101SkipNet-ResNet-101BAS-ResNet-50DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)15 20 25 30 35 40Latency on Nvidia Jetson TX2 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)1.5 2.0 2.5 3.0 3.5Latency on Nvidia Tesla V100 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)(a) LAS-ResNet results.0.2 0.3 0.4 0.5 0.6 0.7 0.8FLOPs (x1e9)717273747576Accuracy (%)RegNets-XRegNets-YMobileNets-v2ShuffleNets-v2CondenseNetsLAS-RegNetY-400MF (Snet=1-1-1-1)LAS-RegNetY-400MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)3 4 5 6 7 8Latency on Nvidia Jetson TX2 GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-XRegNets-YMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)8 10 12 14 16 18 20Latency on Nvidia nano GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-YRegNets-XMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)(b) LAS-RegNetY results.Figure 7: Experimental results on ImageNet. The proposed coarse-grained spatially adaptive inferenceis tested on standard ResNets (a) and lightweight RegNets (b).4.3.1 Standard baseline comparison: ResNetsWe \ufb01rst establish our LASNet based on the standard ResNets [ 11]. Speci\ufb01cally, we build LAS-ResNet-50 and LAS-ResNet-101 by plugging our maskers in the two common ResNet structures.The baselines include various types of dynamic inference approaches: 1) layer skipping (SkipNet[32] and Conv-AIG [30]); 2) channel skipping (BAS [1]); and 3) pixel-level spatial-wise dynamicnetwork (DynConv [31]). For our LASNet, we compare various settings of the spatial granularitySnet. We set training targets (cf. Sec. 3.5) t\u2208{0,4,0.5,0.6,0.7}for our dynamic models to evaluatetheir performance in different sparsity regimes. We apply the same operator fusion (Sec. 3.4) for bothour models and the compared baselines [30, 31] for fair comparison.Results are presented in Figure 7 (a). On the left we plot the relationship of accuracy v.s. FLOPs. Itcan be observed that our LAS-ResNets with different granularity settings signi\ufb01cantly outperformthe competing dynamic neural networks. Surprisingly, coarse-grained spatially adaptive inference(Snet=4-4-2-1 and Snet=8-4-7-1 for the 4 stages) can achieve even higher accuracy when consumingsimilar FLOPs on ResNets, despite the sacri\ufb01ced \ufb02exibility compared toSnet=1-1-1-1. We conjecturethat a larger Sis also bene\ufb01cial to the optimization of maskers.We compare the practical latency of three granularity settings in Figure 7 (a) predicted by our latencyprediction model (middle on TX2 and right on V100). We can witness that although they achievecomparable theoretical ef\ufb01ciency (Figure 7 (a) left), larger Sis more hardware-friendly comparedto the \ufb01nest granularity. For example, the inference latency of LAS-ResNet-101 ( Snet=1-1-1-1)is signi\ufb01cantly higher than the ResNet-101 baseline on V100 (Figure 7 (a) right), even though itstheoretical computation is much smaller than that of the static model. However, larger granularities(Snet=4-4-2-1 and Snet=8-4-7-1) can effectively improve the inference latency due to its lower burdenon the memory access. Remarkably, the latency of ResNet-101 could be reduced by 36% and 46% onV100 and TX2 respectively without sacri\ufb01cing the accuracy when t=0.4. The classi\ufb01cation accuracyis increased by 1.9% with similar inference ef\ufb01ciency. It can be observed that the realistic speedupratio r\u2113 is more close to the theoretical FLOPs ratio target ton the less powerful TX2, because thelatency is computation-bounded (i.e. the latency is mainly spent on computation) on such IoT devices.In contrast, there is a larger gap between practical and theoretical ef\ufb01ciency on the more powerfulV100, as the latency is bounded by the memory access cost.4.3.2 Lightweight baseline comparison: RegNetsWe further evaluate our LASNet in lightweight CNN architectures,i.e. RegNets-Y [25]. Two differentsized models are tested: RegNetY-400MF and RegNetY-800MF. Compared baselines include othertypes of ef\ufb01cient models, e.g., MobileNets-v2 [28], Shuf\ufb02etNets-v2 [23] and CondenseNets [16].The results are presented in Figure 7 (b). The x-axis for the three sub-\ufb01gures are the FLOPs, thelatency on TX2, and the latency on the Nvidia nano GPU, respectively. We can observe that our8--- Page 9 ---1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2Latency on Nvidia Tesla V100 GPU (ms)76.577.077.578.078.579.0Accuracy (%) static ResNetsLAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=4-4-7-1)LAS-ResNet-101 (Snet=8-4-7-1)Figure 8: Ablation studies on S. Figure 9: Visualization results.method outperforms various types of static models in terms of the trade-off between accuracy andef\ufb01ciency. More results on image classi\ufb01cation are provided in Appendix C.2.4.4 Ablation studiesWe conduct ablation studies to validate the effectiveness of our coarse-grained spatially adaptiveinference (Sec. 3.2) and operator fusion operations (Sec. 3.4).More granularities settings. We test various granularity settings on LAS-ResNet-101 to examinethe effects of Sin different stages. The results on the Tesla-V100 GPU are presented in Figure 8. Itcan be found that the \ufb01nest granularity (Snet=1-1-1-1) leads to substantial inef\ufb01ciency despite thereduced FLOPs (cf. Figure 7 (a) left). Coarse-grained spatially adaptive inference in the \ufb01rst twostages (Snet=4-4-1-1) effectively reduces the inference latency. We further increase Sin the thirdstage to 2 and 7, and this procedure consistently improves the realistic ef\ufb01ciency on the V100 GPU.This trend also holds on the GTX 1080 GPU (see the results in Appendix C.2.Table 1: Ablation studies on operator fusion.Masker- Gather- Scatter- LatencyConv1x1 Conv3x3 Add (\xb5s)   163.2   90.1   86.7   71.4Operator fusion. We investigate the effect of ouroperator fusion introduced in Sec. 3.4. One convolu-tional block in the \ufb01rst stage of a LAS-ResNet-101(S=4, r=0.6) is tested. The results in Table 1 vali-date that every step of operator fusion bene\ufb01ts thepractical latency of a block, as the overhead onmemory access is effectively reduced. Especially,the fusion of the masker operation and the \ufb01rst con-volution is crucial to reducing the latency.4.5 VisualizationWe visualize the masks generated by our masker in the third block of a LAS-ResNet-101 (Snet=4-4-2-1) in Figure 12. The brilliant areas correspond to the locations of 1 elements in a mask, andthe computation on the dimmed regions is skipped by our dynamic model. We can witness that themasker accurately locate the most task-related regions (even the tiny aircraft at the corner), whichhelps reduce the unnecessary computation on background areas. These resultsalso suggest that forthe \ufb01rst stage, the granularity S=4 is suf\ufb01ciently \ufb02exible to recognize the important regions, anda win-win can be achieved between accuracy and ef\ufb01ciency. Interestingly, the masker could selectsome objects that are not labeled for the sample, e.g., the \ufb02ower beside the hummingbird and thehuman holding the camera. This indicates that our spatial-wise dynamic networks can automaticallyrecognize the regions with semantics, and their capability is not limited by the classi\ufb01cation labels.This property is helpful in some downstream tasks, such as object detection (Sec. 4.6) and instancesegmentation (Sec. 4.7), which require detecting multiple classes and objects in an image. Morevisualization results could be found in Appendix C.3.4.6 COCO Object detectionWe further evaluate our LASNet on the COCO [22] object detection task. The mean average precision(mAP), the average backbone FLOPs, and the average backbone latency on the validation set areused to measure the network performance. We test two commonly used detection frameworks: FasterR-CNN [27] with Feature Pyramid Network [20] and RetinaNet [21]. Thanks to the generality ofour method, we can conveniently replace the backbones with ours pre-trained on ImageNet, andthe whole models are \ufb01netuned on COCO with the standard setting for 12 epochs (see detailed9--- Page 10 ---Table 2: Object detection results on the COCO dataset.Detection Backbone Backbone Backbone Latency (ms)mAP (%)Framework FLOPs (G) V100 GTX1080 TX2Faster R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 39.4LAS-ResNet-101 (Snet=4-4-2-1,t=0.6) 90.7 33.8 90.6 524.9 40.3LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 79.3 30.7 82.5 477.1 39.8LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.5 29.0 79.9 464.8 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 67.9 25.3 69.1 401.3 39.5RetinaNetResNet-101 (Baseline) 141.2 39.5 119.3 729.4 38.5LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 77.8 30.4 81.8 472.6 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.4 28.9 79.9 464.8 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 66.4 25.3 69.1 401.3 38.9Table 3: Instance Segmentation results on the COCO dataset.Segmentation Backbone Backbone Backbone Latency (ms)APmask(%) APbox(%)Framework FLOPs (G) V100 GTX1080 TX2Mask R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 36.1 40.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 80.5 31.1 83.3 481.9 37.0 41.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.4) 69.2 27.9 74.8 431.6 36.1 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 68.8 25.8 70.9 411.8 36.2 40.0setup in Appendix B.3). The input images are resized to a short side of 800 and a long side notexceeding 1333. The results of our LAS-ResNet-101 with different Snet settings are presented inTable 2. We can observe from the results that when setting the training target as 0.4, the latency ofour LAS-ResNet-101 with Snet=4-4-7-1 is signi\ufb01cantly lower than the static baseline on all deviceswithout sacri\ufb01cing mAP in both detection frameworks. With a larger training targets, our LASNetcan increase the mAP by 0.9% and 0.8% in Faster R-CNN and RetinaNet respectively, while stillbeing faster than the baseline method.4.7 COCO instance segmentationWe also present the results of instance segmentation on COCO, which demonstrate the effectivenessof our LASNet on the dense prediction task. From the results in Table 3, we can observe that whensetting the training target as 0.4, the Mask R-CNN [ 10] models (Snet=4-4-2-1 and Snet=4-4-7-1)runs faster on all tested hardware devices without sacri\ufb01cing the performance. With a training targetof 0.5, the APmask and APbox of the Mask R-CNN model could be increased by 0.9% and 1.0%respectively while still running faster than the baseline method.5 ConclusionIn this paper, we propose to build latency-aware spatial-wise dynamic networks (LASNet) under theguidance of a latency prediction model. By simultaneously considering the algorithm, the schedulingstrategy and the hardware properties, we can ef\ufb01ciently estimate the practical latency of spatial-wise dynamic operators on arbitrary computing platforms. Based on the empirical analysis on therelationship between the latency and the granularity of spatially adaptive inference, we optimizeboth the algorithm and the scheduling strategies to achieve realistic speedup on many multi-coreprocessors, e.g., the Tesla V100 GPU and the Jetson TX2 GPU. Experiments on image classi\ufb01cation,object detection and instance segmentation tasks validate that the proposed method signi\ufb01cantlyimproves the practical ef\ufb01ciency of deep CNNs, and outperforms various competing approaches.AcknowledgementThis work is supported in part by the National Key R&D Program of China under Grant2020AAA0105200, the National Natural Science Foundation of China under Grants 62022048and the Tsinghua University-China Mobile Communications Group Co.,Ltd. Joint Institute..10--- Page 11 ---References[1] Babak Ehteshami Bejnordi, Tijmen Blankevoort, and Max Welling. Batch-shaping for learningconditional channel gated networks. In ICLR, 2020.[2] Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, MeghanCowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et al. Tvm: An automated end-to-end optimizingcompiler for deep learning. In OSDI, 2018.[3] Steven Colleman, Thomas Verelst, Linyan Mei, Tinne Tuytelaars, and Marian Verhelst. Proces-sor architecture optimization for spatially dynamic neural networks. In VLSI-SoC, 2021.[4] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scalehierarchical image database. In CVPR, 2009.[5] Xuanyi Dong, Junshi Huang, Yi Yang, and Shuicheng Yan. More is less: A more complicatednetwork with less inference complexity. In CVPR, 2017.[6] Michael Figurnov, Maxwell D Collins, Yukun Zhu, Li Zhang, Jonathan Huang, Dmitry Vetrov,and Ruslan Salakhutdinov. Spatially adaptive computation time for residual networks. In CVPR,2017.[7] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Honghui Wang, and Yulin Wang. Dynamicneural networks: A survey. TPAMI, 2021.[8] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Yitian Zhang, and Haojun Jiang. Spatiallyadaptive feature re\ufb01nement for ef\ufb01cient inference. TIP, 2021.[9] Yizeng Han, Yifan Pu, Zihang Lai, Chaofei Wang, Shiji Song, Junfen Cao, Wenhui Huang,Chao Deng, and Gao Huang. Learning to weight samples for dynamic early-exiting networks.In ECCV, 2022.[10] Kaiming He, Georgia Gkioxari, Piotr Doll\xe1r, and Ross Girshick. Mask r-cnn. In Proceedings ofthe IEEE international conference on computer vision, pages 2961\u20132969, 2017.[11] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for imagerecognition. In CVPR, 2016.[12] John L Hennessy and David A Patterson. Computer architecture: a quantitative approach .Elsevier, 2011.[13] Andrew G Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, TobiasWeyand, Marco Andreetto, and Hartwig Adam. Mobilenets: Ef\ufb01cient convolutional neuralnetworks for mobile vision applications. arXiv preprint arXiv:1704.04861, 2017.[14] Jie Hu, Li Shen, and Gang Sun. Squeeze-and-excitation networks. In CVPR, 2018.[15] Gao Huang, Danlu Chen, Tianhong Li, Felix Wu, Laurens van der Maaten, and Kilian Wein-berger. Multi-scale dense networks for resource ef\ufb01cient image classi\ufb01cation. In ICLR, 2018.[16] Gao Huang, Shichen Liu, Laurens Van der Maaten, and Kilian Q Weinberger. Condensenet: Anef\ufb01cient densenet using learned group convolutions. In CVPR, 2018.[17] Gao Huang, Zhuang Liu, Geoff Pleiss, Laurens Van Der Maaten, and Kilian Weinberger.Densely connected convolutional networks. TPAMI, 2019.[18] Eric Jang, Shixiang Gu, and Ben Poole. Categorical reparameterization with gumbel-softmax.In ICLR, 2017.[19] Ji Lin, Yongming Rao, Jiwen Lu, and Jie Zhou. Runtime neural pruning. In NeurIPS, 2017.[20] Tsung-Yi Lin, Piotr Doll\xe1r, Ross Girshick, Kaiming He, Bharath Hariharan, and Serge Belongie.Feature pyramid networks for object detection. In CVPR, 2017.[21] Tsung-Yi Lin, Priya Goyal, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Focal loss for denseobject detection. In ICCV, 2017.11--- Page 12 ---[22] Tsung-Yi Lin, Michael Maire, Serge Belongie, James Hays, Pietro Perona, Deva Ramanan,Piotr Doll\xe1r, and C Lawrence Zitnick. Microsoft coco: Common objects in context. In ECCV,2014.[23] Ningning Ma, Xiangyu Zhang, Hai-Tao Zheng, and Jian Sun. Shuf\ufb02enet v2: Practical guidelinesfor ef\ufb01cient cnn architecture design. In ECCV, 2018.[24] Chris J Maddison, Andriy Mnih, and Yee Whye Teh. The concrete distribution: A continuousrelaxation of discrete random variables. In ICLR, 2017.[25] Ilija Radosavovic, Raj Prateek Kosaraju, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Design-ing network design spaces. In CVPR, 2020.[26] Mengye Ren, Andrei Pokrovsky, Bin Yang, and Raquel Urtasun. SBNet: Sparse Blocks Networkfor Fast Inference. CVPR, 2018.[27] Shaoqing Ren, Kaiming He, Ross Girshick, and Jian Sun. Faster r-cnn: Towards real-timeobject detection with region proposal networks. In NeurIPS, 2015.[28] Mark Sandler, Andrew Howard, Menglong Zhu, Andrey Zhmoginov, and Liang-Chieh Chen.Mobilenetv2: Inverted residuals and linear bottlenecks. In CVPR, 2018.[29] Mingxing Tan, Bo Chen, Ruoming Pang, Vijay Vasudevan, Mark Sandler, Andrew Howard, andQuoc V Le. Mnasnet: Platform-aware neural architecture search for mobile. In Proceedingsof the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pages 2820\u20132828,2019.[30] Andreas Veit and Serge Belongie. Convolutional networks with adaptive inference graphs. InECCV, 2018.[31] Thomas Verelst and Tinne Tuytelaars. Dynamic convolutions: Exploiting Spatial Sparsity forFaster Inference. In CVPR, 2020.[32] Xin Wang, Fisher Yu, Zi-Yi Dou, Trevor Darrell, and Joseph E Gonzalez. Skipnet: Learningdynamic routing in convolutional networks. In ECCV, 2018.[33] Yulin Wang, Kangchen Lv, Rui Huang, Shiji Song, Le Yang, and Gao Huang. Glance and focus:a dynamic approach to reducing spatial redundancy in image classi\ufb01cation. In NeurIPS, 2020.[34] Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, YuandongTian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. Fbnet: Hardware-aware ef\ufb01cient convnetdesign via differentiable neural architecture search. InProceedings of the IEEE/CVF Conferenceon Computer Vision and Pattern Recognition, pages 10734\u201310742, 2019.[35] Zhenda Xie, Zheng Zhang, Xizhou Zhu, Gao Huang, and Stephen Lin. Spatially adaptiveinference with stochastic feature sampling and interpolation. In ECCV, 2020.[36] Le Yang, Yizeng Han, Xi Chen, Shiji Song, Jifeng Dai, and Gao Huang. Resolution adaptivenetworks for ef\ufb01cient inference. In CVPR, 2020.[37] Mingjian Zhu, Kai Han, Enhua Wu, Qiulin Zhang, Ying Nie, Zhenzhong Lan, and Yunhe Wang.Dynamic resolution network. NeurIPS, 2021.12--- Page 13 ---AppendixA Latency prediction model.As the dynamic operators in our method have not been supported by current deep learning libraries,we propose a latency prediction model to ef\ufb01ciently estimate the real latency of these operators onhardware device. The inputs of the latency prediction model include: 1) the structural con\ufb01gurationof a convolutional block, 2) its activation rate rwhich decides the computation amount, 3) the spatialgranularity S, and 4) the hardware properties mentioned in Table 4. The latency of a dynamic blockis predicted as follows.Input/output shape de\ufb01nition. The \ufb01rst step of predicting the latency of an operation is to calculatethe shape of input and output. Taking the gather-conv2 operation as an example, the input of thisoperation is the activation with the shape of Cin \xd7H \xd7W, where Cin is the number of inputchannels, and H and W are the resolution of the feature map. The shape of the output tensor isP \xd7Cout \xd7S\xd7S, where P is the number of output patches, Cout is the number of output channelsand Sis the spatial granularity. Note that P is obtained based on the output of our maskers.Operation-to-hardware mapping. Next, we map the operations to hardware. As is mentioned in thepaper, we model a hardware device as multiple processing engines (PEs). We assign the computationof each element in the output feature map to a PE. Speci\ufb01cally, we consecutively split the outputfeature map into multiple tiles. The shape of each tile is TP \xd7TC \xd7TS1 \xd7TS2. These split tilesare assigned to multiple PEs. The computation of the elements in each tile is executed in a PE. Wecan con\ufb01gure different shapes of tiles. In order to determine the optimal shape of the tile, we makea search space of different tile shapes. The tile shape has 4 dimensions. The candidates of eachdimension are power-of-2 and do not exceed the corresponding dimension of the feature map.Latency estimation. Then, we evaluate the latency of each tile shape in the search space and selectthe optimal tile shape with the lowest latency. The latency includes the data movement latency andthe computation latency: \u2113= \u2113data + \u2113computation.1) Data movement latency \u2113data. The estimation of the latency for data movement requires us tomodel the memory system of a hardware device. We model the memory system of hardware as athree-level architecture [12]: off-chip memory, on-chip global memory, and local memory in PE.The input data and weight data are \ufb01rst transferred from the off-chip memory to the on-chip globalmemory. We assume the hardware can make full use of the off-chip memory bandwidth to simplifythe latency prediction model.After that, the data used to compute the output tiles is transferred from on-chip global memory tothe local m\n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2210.06223v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 22 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #1, Phase: literature review, Feedback: You requested arXiv papers related to the query real-time edge image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Effective Features of Remote Sensing Image Classification Using Interactive Adaptive Thresholding Method\nSummary: Remote sensing image classification can be performed in many different ways\nto extract meaningful features. One common approach is to perform edge\ndetection. A second approach is to try and detect whole shapes, given the fact\nthat these shapes usually tend to have distinctive properties such as object\nforeground or background. To get optimal results, these two approaches can be\ncombined. This paper adopts a combinatorial optimization method to adaptively\nselect threshold based features to improve remote sensing image. Feature\nselection is an important combinatorial optimization problem in the remote\nsensing image classification. The feature selection method has to achieve three\ncharacteristics: first the performance issues by facilitating data collection\nand reducing storage space and classification time, second to perform semantics\nanalysis helping to understand the problem, and third to improve prediction\naccuracy by avoiding the curse of dimensionality. The goal of this thresholding\nan image is to classify pixels as either dark or light and evaluation of\nclassification results. Interactive adaptive thresholding is a form of\nthresholding that takes into account spatial variations in illumination of\nremote sensing image. We present a technique for remote sensing based adaptive\nthresholding using the interactive satellite image of the input. However, our\nsolution is more robust to illumination changes in the remote sensing image.\nAdditionally, our method is simple and easy to implement but it is effective\nalgorithm to classify the image pixels. This technique is suitable for\npreprocessing the remote sensing image classification, making it a valuable\ntool for interactive remote based applications such as augmented reality of the\nclassification procedure.\nPublication Date: 2014-01-30\narXiv paper ID: 1401.7743v1\n\nTitle: Structure Tensor Based Image Interpolation Method\nSummary: Feature preserving image interpolation is an active area in image processing\nfield. In this paper a new direct edge directed image super-resolution\nalgorithm based on structure tensors is proposed. Using an isotropic Gaussian\nfilter, the structure tensor at each pixel of the input image is computed and\nthe pixels are classified to three distinct classes; uniform region, corners\nand edges, according to the eigenvalues of the structure tensor. Due to\napplication of the isotropic Gaussian filter, the classification is robust to\nnoise presented in image. Based on the tangent eigenvector of the structure\ntensor, the edge direction is determined and used for interpolation along the\nedges. In comparison to some previous edge directed image interpolation\nmethods, the proposed method achieves higher quality in both subjective and\nobjective aspects. Also the proposed method outperforms previous methods in\ncase of noisy and JPEG compressed images. Furthermore, without the need for\noptimization in the process, the algorithm can achieve higher speed.\nPublication Date: 2014-02-22\narXiv paper ID: 1402.5564v3\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2409.08943v1\n```\nStep #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\nStep #20, Phase: literature review, Feedback: 3\n--- Page 1 ---Latency-aware Spatial-wise Dynamic NetworksYizeng Han1\u2217Zhihang Yuan2\u2217 Yifan Pu1\u2217 Chenhao Xue2Shiji Song1 Guangyu Sun2 Gao Huang1\u20201 Department of Automation, BNRist, Tsinghua University, Beijing, China2 School of Electronics Engineering and Computer Science, Peking University, Beijing, China{hanyz18, pyf20}@mails.tsinghua.edu.cn, {shijis, gaohuang}@tsinghua.edu.cn{yuanzhihang, xch927027, gsun}@pku.edu.cnAbstractSpatial-wise dynamic convolution has become a promising approach to improvingthe inference ef\ufb01ciency of deep networks. By allocating more computation to themost informative pixels, such an adaptive inference paradigm reduces the spatialredundancy in image features and saves a considerable amount of unnecessarycomputation. However, the theoretical ef\ufb01ciency achieved by previous methodscan hardly translate into a realistic speedup, especially on the multi-core processors(e.g. GPUs). The key challenge is that the existing literature has only focusedon designing algorithms with minimal computation, ignoring the fact that thepractical latency can also be in\ufb02uenced by scheduling strategies and hardwareproperties. To bridge the gap between theoretical computation and practical ef-\ufb01ciency, we propose a latency-aware spatial-wise dynamic network (LASNet),which performs coarse-grained spatially adaptive inference under the guidanceof a novel latency prediction model. The latency prediction model can ef\ufb01cientlyestimate the inference latency of dynamic networks by simultaneously consideringalgorithms, scheduling strategies, and hardware properties. We use the latencypredictor to guide both the algorithm design and the scheduling optimization onvarious hardware platforms. Experiments on image classi\ufb01cation, object detectionand instance segmentation demonstrate that the proposed framework signi\ufb01cantlyimproves the practical inference ef\ufb01ciency of deep networks. For example, theaverage latency of a ResNet-101 on the ImageNet validation set could be reducedby 36% and 46% on a server GPU (Nvidia Tesla-V100) and an edge device (NvidiaJetson TX2 GPU) respectively without sacri\ufb01cing the accuracy. Code is availableat https://github.com/LeapLabTHU/LASNet.1 IntroductionDynamic neural networks [7] have attracted great research interests in recent years. Compared tostatic models [11, 17, 13, 23] which treat different inputs equally during inference, dynamic networkscan allocate the computation in a data-dependent manner. For example, they can conditionally skipthe computation of network layers [ 15, 9, 32, 30] or convolutional channels [ 19, 1], or performspatially adaptive inference on the most informative image regions ( e.g. the foreground areas)[6, 5, 31, 35, 33, 8]. Spatial-wise dynamic networks, which typically decide whether to computeeach feature pixel with masker modules [5, 31, 35, 8] (Figure 1 (a)), have shown promising results inimproving the inference ef\ufb01ciency of convolution neural networks (CNNs).Despite the remarkable theoretical ef\ufb01ciency achieved by spatial-wise dynamic networks [5, 31, 35],researchers have found it challenging to translate the theoretical results into realistic speedup,\u2217Equal contribution.\u2020Corresponding author.36th Conference on Neural Information Processing Systems (NeurIPS 2022).arXiv:2210.06223v1  [cs.CV]  12 Oct 2022--- Page 2 ---Maskergather ...convolution(s) scatter...Dynamic Convolution(s) AlgorithmSchedulingHardwareLatency(a) Algorithm: Spatially adaptive inference with a masker.(b) Scheduling: the practical inference pipeline of dynamic convolutions.(c) The general idea of our work.in\ufb02uence guidanceselected pixel locationsFigure 1: An overview of our method. (a) illustrates the spatially adaptive inference algorithm; (b) isthe scheduling strategy; and (c) presents the three key factors to the practical latency. For a givenhardware, the latency is used to guide our algorithm design and scheduling optimization.especially on some multi-core processors, e.g., GPUs [35, 3, 8]. The challenges are two-fold: 1) mostprevious approaches [5, 31, 35] perform spatially adaptive inference at the \ufb01nest granularity: everypixel is \ufb02exibly decided whether to be computed or not. Such \ufb02exibility induces non-contiguousmemory access [35] and requires specialized scheduling strategies (Figure 1 (b)); 2) the existingliterature has only adopted the hardware-agnostic FLOPs (\ufb02oating-point operations) as an inaccurateproxy for the ef\ufb01ciency, lacking latency-aware guidance on the algorithm design. For dynamicnetworks, the adaptive computation with sub-optimal scheduling strategies further enlarges thediscrepancy between the theoretical FLOPs and the practical latency. Note that it has been validatedby previous works that the latency on CPUs has a strong correlation with FLOPs [8, 35]. Therefore,we mainly focus on the GPU platform in this paper, which is more challenging and less explored.We address the above challenges by proposing a latency-aware spatial-wise dynamic network(LASNet). Three key factors to the inference latency are considered: the algorithm, the schedulingstrategy, and the hardware properties. Given a target hardware device, we directly use the latency,rather than the FLOPs, to guide our algorithm design and scheduling optimization (Figure 1 (c)).Because the memory access pattern and the scheduling strategies in our dynamic operators differfrom those in static networks, the libraries developed for static models (e.g. cuDNN) are sub-optimalfor the acceleration of dynamic models. Without the support of libraries, each dynamic operatorrequires scheduling optimization, code optimization, compiling, and deployment for each device.Therefore, it is laborious to evaluate the network latency on different hardware platforms. To this end,we propose a novel latency prediction model to ef\ufb01ciently estimate the realistic latency of a networkby simultaneously considering the aforementioned three factors. Compared to the hardware-agnosticFLOPs, our predicted latency can better re\ufb02ect the practical ef\ufb01ciency of dynamic models.Guided by this latency prediction model, we establish our latency-aware spatial-wise dynamic network(LASNet), which adaptively decides whether to allocate computation on feature patches insteadof pixels [5, 31, 35] (Figure 2 top). We name this paradigm as spatially adaptive inference at acoarse granularity. While less \ufb02exible than the pixel-level adaptive computation in previous works[5, 31, 35], it facilitates more contiguous memory access, bene\ufb01ting the realistic speedup on hardware.The scheduling strategy and the implementation are further ameliorated for faster inference.It is worth noting that LASNet is designed as a general framework in two aspects: 1) the coarse-grained spatially adaptive inference paradigm can be conveniently implemented in various CNNbackbones, e.g., ResNets [11], DenseNets [17] and RegNets [25]; and 2) the latency predictor is anoff-the-shell tool which can be directly used for various computing platforms (e.g. server GPUs andedge devices).We evaluate the performance of LASNet on multiple CNN architectures on image classi\ufb01cation,object detection, and instance segmentation tasks. Experiment results show that our LASNet improvesthe ef\ufb01ciency of deep CNNs both theoretically and practically. For example, the inference latencyof ResNet-101 on ImageNet [ 4] is reduced by 36% and 46% on an Nvidia Tesla V100 GPU andan Nvidia Jetson TX2 GPU, respectively, without sacri\ufb01cing the accuracy. Moreover, the proposedmethod outperforms various lightweight networks in a low-FLOPs regime.Our main contributions are summarized as follows:2--- Page 3 ---1. We propose LASNet, which performs coarse-grained spatially adaptive inference guidedby the practical latency instead of the theoretical FLOPs. To the best of our knowledge,LASNet is the \ufb01rst framework that directly considers the real latency in the design phase ofdynamic neural networks;2. We propose a latency prediction model, which can ef\ufb01ciently and accurately estimate thelatency of dynamic operators by simultaneously considering the algorithm, the schedulingstrategy, and the hardware properties;3. Experiments on image classi\ufb01cation and downstream tasks verify that our proposed LAS-Net can effectively improve the practical ef\ufb01ciency of different CNN architectures.2 Related worksSpatial-wise dynamic network is a common type of dynamic neural networks [ 7]. Compared tostatic models which treat different feature locations evenly during inference, these networks performspatially adaptive inference on the most informative regions ( e.g., foregrounds), and reduce theunnecessary computation on less important areas (e.g., backgrounds). Existing works mainly includethree levels of dynamic computation: resolution level [ 36, 37], region level [ 33] and pixel level[5, 31, 35]. The former two generally manipulate the network inputs [ 33, 37] or require specialarchitecture design [36]. In contrast, pixel-level dynamic networks can \ufb02exibly skip the convolutionson certain feature pixels in arbitrary CNN backbones [5, 31, 35]. Despite its remarkable theoreticalef\ufb01ciency, pixel-wise dynamic computation brings considerable dif\ufb01culty to achieving realisticspeedup on multi-core processors, e.g., GPUs. Compared to the previous approaches [ 5, 31, 35]which only focus on reducing the theoretical computation, we propose to directly use the latency toguide our algorithm design and scheduling optimization.Hardware-aware network design. To bridge the gap between theoretical and practical ef\ufb01ciencyof deep models, researchers have started to consider the real latency in the network design phase.There are two lines of works in this direction. One directly performs speed tests on targeteddevices, and summarizes some guidelines to facilitate hand-designing lightweight models [23]. Theother line of work searches for fast models using the neural architecture search (NAS) technique[29, 34]. However, all existing works try to build static models, which have intrinsic computationalredundancy by treating different inputs in the same way. However, speed tests for dynamic operatorson different hardware devices can be very laborious and impractical. In contrast, our proposed latencyprediction model can ef\ufb01ciently estimate the inference latency on any given computing platforms bysimultaneously considering algorithm design, scheduling strategies and hardware properties.3 MethodologyIn this section, we \ufb01rst introduce the preliminaries of spatially adaptive inference, and then demon-strate the architecture design of our LASNet. The latency prediction model is then explained, whichguides the granularity settings and the scheduling optimization for LASNet. We further present theimplementation improvements for faster inference, followed by the training strategies.3.1 PreliminariesSpatially adaptive inference. The existing spatial-wise dynamic networks are usually establishedby attaching a masker Min each convolutional block of a CNN backbone (Figure 1 (a)). Speci\ufb01cally,let x\u2208RH\xd7W\xd7C denote the input of a block, where H and W are the feature height and width, andC is the channel number. The masker Mtakes x as input, and generates a binary-valued spatialmask M = M(x) \u2208{0,1}H\xd7W . Each element of M determines whether to perform convolutionoperations on the corresponding location of the output feature. The unselected regions will be \ufb01lledwith the values from the input [5, 31] or obtained via interpolation [35]. We de\ufb01ne the activation rateof a block as r=\u2211i,j Mi,jH\xd7W , representing the ratio of the calculated pixels.Scheduling strategy. During inference, the current scheduling strategy for spatial-wise dynamicconvolutions generally involve three steps [26] (Figure 1 (b)): 1) gathering, which re-organizes theselected pixels (if the convolution kernel size is greater than 1 \xd71, the neighbors are also required)along the batch dimension; 2) computation, which performs convolution on the gathered input; and3) scattering, which \ufb01lls the computed pixels on their corresponding locations of the output feature.3--- Page 4 ---MaskerMasker-Conv1x1 Conv1x1 ...Scatter-Add Conv1x1 Conv3x3 Gumbel NoiseT raining Inference Input OutputUpsample Element-wise  multiplication Selected pixelGather-Conv3x3 Conv1x1 Regular convolution Operator fusionInput OutputFigure 2: Our proposed LASNet block. Top: we \ufb01rst generate a low-resolution spatial mask Mcoarse,which is then upsampled to obtain the mask M with the same size as the output feature. GumbelSoftmax [18, 24] is used for end-to-end training (Sec. 3.5). Bottom: the scheduling optimization isperformed to decrease the memory access for faster inference (Sec. 3.4).Limitations. Compared to performing convolutions on the entire feature map, the aforementionedscheduling strategy reduces the computation while bringing considerable overhead to memory accessdue to the mask generation and the non-contiguous memory access. Such overhead would increasethe overall latency, especially when the granularity of dynamic convolution is at the \ufb01nest pixel level.3.2 Architecture designSpatial granularity. As mentioned above, pixel-level dynamic convolutions [5, 31, 35] raise sub-stantial challenges to achieving realistic speedup on multi-core processors due to the non-contiguousmemory access. To this end, we propose to optimize the granularity of spatially adaptive inference.Speci\ufb01cally, take the commonly used bottleneck structure in [11] as an example, our coarse-grainedspatial-wise dynamic convolutional block is illustrated in Figure 2. Instead of directly producinga mask with the shape of H\xd7W, we \ufb01rst generate a low-resolution mask Mcoarse \u2208{0,1}HS \xd7WS ,where Sis named as the spatial granularity. Each element in Mcoarse determines the computationof an S\xd7S-sized feature patch. For instance, the feature size in the \ufb01rst ResNet stage3 is 56 \xd756.Then the possible choices for Sare {1,2,4,7,8,14,28,56}.The mask Mcoarse is then upsampledto the size of H\xd7W. Notably, S = 1means that the granularity is still at the pixel level as previousmethods [5, 31, 35]. Note that the other extreme situation (S = 56) is not considered in this paper,when the masker directly determines whether to skip the whole block (i.e. layer skipping [30, 32]).Such an overly aggressive approach will lead to considerable drop of accuracy, as we presented inAppendix C.2. The masker is composed of a pooling layer followed by a 1 \xd71 convolution.Differences to existing works. Without using the interpolation operation [ 35] or the carefullydesigned two-branch structure [8], the proposed block architecture is simple and suf\ufb01ciently generalto be plugged into most backbones with minimal modi\ufb01cation. Our formulation is mostly similar tothat in [31], which could be viewed as a variant of our method with the spatial granularity S=1 for allblocks. Instead of performing spatially adaptive inference at the \ufb01nest pixel level, our granularity Sisoptimized under the guidance of our latency prediction model (details are presented in the followingSec. 4.2) to achieve realistic speedup on target computing platforms.3.3 Latency prediction modelAs stated before, it is laborious to evaluate the latency of dynamic operators on different hardwareplatforms. To ef\ufb01ciently seek preferable granularity settings on arbitrary hardware devices, wepropose a latency prediction model G, which can directly predict the delay of executing dynamicoperators on any target devices. For a spatial-wise dynamic convolutional block, the latency predictorGtakes the hardware propertiesH, the layer parametersP, the spatial granularityS, and the activationrate ras input and predicts the latency \u2113of a dynamic convolutional block: \u2113= G(H,P,S,r ).Hardware modeling. We model a hardware device as multiple processing engines (PEs), and parallelcomputation can be executed on these PEs. As shown in Figure 3, we model the memory system as a3Here we refer to a stage as the cascading of multiple blocks which process features with the same resolution.4--- Page 5 ---Off-chip Memory(GDDR/DDR/HBM)On-chip Memory(LLC/Global Buffer)PE1PEMemoryComputation UnitsPE2PEMemoryComputation UnitsPEnPEMemoryComputation Units\u2026Figure 3: Our hardware model.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)101520253035Latency ( s)PredictedReal Figure 4: Latency prediction results.three-level structure [12]: 1) off-chip memory, 2) on-chip global memory, and 3) memory in PE. Sucha hardware model enables us to accurately predict the cost on both data movement and computation.Latency prediction. When simulating the data movement procedure, the ef\ufb01ciency of non-contiguous memory accesses under different granularity Ssettings is considered. As for the com-putation latency, it is important to adopt a proper scheduling strategy to increase the parallelism ofcomputation. Therefore, we search for the optimal scheduling (the con\ufb01guration of tiling and in-PEparallel computing) of dynamic operations to maximize the utilization of hardware resources. A moredetailed description of our latency prediction model is presented in Appendix A.Empirical validation. We take the \ufb01rst block in ResNet-101 as an example and vary the activationrate rto evaluate the performance of our prediction model. The comparison between our predictionsand the real testing latency on the Nvidia V100 GPU is illustrated in Figure 4, from which we canobserve that our predictor can accurately estimate the real latency in a wide range of activation rates.3.4 Implementation detailsWe use general optimization methods like fusing activation functions and batch normalizationlayers into convolution layers. We also optimize the speci\ufb01c operators in our spatial-wise dynamicconvolutional blocks as follows (see also Figure 2 for an overview).Fusing the masker and the \ufb01rst convolution. As mentioned in Sec. 3.1, the masker in each blockconsumes very little computation, but it takes the whole feature map as input. Therefore, it is amemory-bounded operation (the inference time is mainly spent on memory access). Since the maskerand the \ufb01rst convolution in the block share the same input, there is an opportunity to fuse these twooperations to avoid the repeated access of the input data. Note that a spatial-wise dynamic convolutionrequires the output of the masker. If we fuse the two layers, the \ufb01rst convolution will be changed to astatic operation, which may increase the inference latency. There exists a threshold of activation raterth, when r>r th, the overall latency can be reduced. We decide whether to fuse them according tothe average activation rate. See more details in Appendix B.1.Fusing the gather operation and the dynamic convolution. Traditional approaches \ufb01rst gather theinput pixels of the \ufb01rst dynamic convolution in a block (Figure 1 (b)). The gather operation is alsoa memory-bounded operation. Furthermore, when the size of the convolution kernel exceeds 1\xd71,the area of input patches may overlap, resulting in repeated memory load/store. We fuse the gatheroperation into the dynamic convolution to reduce the memory access.Fusing the scatter operation and the add operation. Traditional approaches scatter the outputpixels of the last dynamic convolution, and then execute the element-wise addition (Figure 1 (b)). Wefuse these two operators to reduce the memory access. The ablation study in Sec. 4.4 validates theeffectiveness of the proposed fusing methods.3.5 TrainingOptimization of non-differentiable maskers. The masker modules are required to produce binary-valued spatial masks for making discrete decisions, and cannot be directly optimized with backpropagation. Following [35, 31, 8], we adopt straight-through Gumbel Softmax [18, 24] to train thenetwork in an end-to-end fashion. Speci\ufb01cally, let \u02dcM \u2208RH\xd7W\xd72 denote the output of the maskgenerator. The decisions are obtained with the argmax function during inference. In the trainingphase, a differentiable approximation is de\ufb01ned by replacing the argmax operation with a Softmax:\u02c6M =exp{(log(\u02dcM:,:,0)+ G:,:,0)/\u03c4}\u22111k=0 exp{(log(\u02dcM:,:,k)+ G:,:,k)/\u03c4} \u2208 [0,1]H\xd7W , (1)5--- Page 6 ---0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1(a) Relationship between r\u2113 and rfor LAS-ResNet blocks on the Nvidia Tesla V100 GPU.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.75Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.752.00Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.4Latency ratio (r )S = 1(b) Relationship between r\u2113 and rfor LAS-RegNetY-800MF blocks on the Nvidia Jetson TX2 GPU.Figure 5: Latency prediction results of LAS-ResNet blocks on V100 (a) and LAS-RegNet blocks onTX2 (b). For both networks, we plot the relationship between the latency ratio r\u2113 and the activationrate r for the blocks in 4 stages with the convolutional stride 1. The practical ef\ufb01ciency is onlyimproved when r\u2113 <1. Note that S = 1can harm the practical latency even for a small r(reducedcomputation), while a larger Swill alleviate this problem. See detailed analysis in Sec. 4.2.where \u03c4 is the Softmax temperature. Following the common practice [ 31, 8], we let \u03c4 decreaseexponentially from 5.0 to 0.1 in training to facilitate the optimization of maskers.Training objective. The FLOPs of each spatial-wise dynamic convolutional block can be calculatedbased on our de\ufb01ned activation rate r[31]. Then we can obtain the FLOPs of the overall dynamicnetwork Fdyn. Let Fstat denotes the FLOPs of its static counterpart. We optimize their ratio toapproximate a target 0 <t< 1:LFLOPs = (FdynFstat\u2212t)2.In addition, we de\ufb01ne loss item Lbounds asin [31] to constrain the upper bound and the lower bound of activation rates in early training epochs.We further propose to leverage the static counterparts of our dynamic networks as \u201cteachers\u201d to guidethe optimization procedure. Let y and y\u2032denote the output logits of a dynamic model (\u201cstudent\u201d)and its \u201cteacher\u201d, respectively. Our \ufb01nal loss can be written asL= Ltask + \u03b1(LFLOPs + Lbounds) +\u03b2T2 \xb7KL(\u03c3(y/T)||\u03c3(y\u2032/T)), (2)where Ltask represents the task-related loss, e.g., cross-entropy loss in image classi\ufb01cation. KL(\xb7||\xb7)denotes the Kullback\u2013Leibler divergence, and \u03b1,\u03b2 are the coef\ufb01cients balancing these items. We use\u03c3to denote the log-Softmax function, and T is the temperature for computing KL-divergence.4 ExperimentsIn this section, we \ufb01rst introduce the experiment settings in Sec. 4.1. Then the latency of differentgranularity settings are analyzed in Sec. 4.2. The performance of our LASNet on ImageNet is furtherevaluated in Sec. 4.3, followed by the ablation studies in Sec. 4.4. Visualization results are illustratedin Sec. 4.5, and we \ufb01nally validate our method on the object detection task (Sec. 4.6). The results onthe instance segmentation task are presented in . For simplicity, we add \u201cLAS-\u201d as a pre\ufb01x beforemodel names to denote our LASNet, e.g., LAS-ResNet-50.4.1 Experiment settingsLatency prediction. Various types of hardware platforms are tested, including a server GPU (TeslaV100), a desktop GPU (GTX1080) and edge devices ( e.g., Nvidia Nano and Jetson TX2). Themajor properties considered by our latency prediction model include the number of processingengines (#PE), the \ufb02oating-point computation in a processing engine (#FP32), the frequency and thebandwidth. It can be observed that the server GPUs generally have a larger #PE than the IoT devices.The batch size is set as 1 for all dynamic models and computing platforms.Image classi\ufb01cation. The image classi\ufb01cation experiments are conducted on the ImageNet [ 4]dataset. Following [31], we initialize the backbone parameter from a pre-trained checkpoint4, and4We use the torchvision pre-trained models at https://pytorch.org/vision/stable/models.html.6--- Page 7 ---1 2 4 7 8 14 28Spatial granularity (S)12345Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.51.01.52.02.53.03.54.0Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.51.01.52.02.53.0Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(a) Relationship between r\u2113 and Sfor LAS-ResNet blocks on V100.1 2 4 7 8 14 28Spatial granularity (S)0.250.500.751.001.251.501.75Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.250.500.751.001.251.501.752.00Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.20.40.60.81.01.21.41.6Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(b) Relationship between r\u2113 and Sfor LAS-RegNetY-800MF blocks on Nvidia Jetson TX2 GPU.Figure 6: The relationship between the latency ratio r\u2113 and the spatial granularity S.\ufb01netune the whole network for 100 epochs with the loss function in Eq. (2). We \ufb01x \u03b1= 10,\u03b2 = 0.5and T = 4.0 for all dynamic models. More details are provided in Appendix B.4.2 Latency prediction resultsIn this subsection, we present the latency prediction results of the spatial-wise dynamic convolutionalblocks in two different models: LAS-ResNet-101 [11] (on V100) and LAS-RegNetY-800MF [25] (onTX2). All the blocks have the bottleneck structure with different channel numbers and convolutiongroups, and the RegNetY is equipped with Squeeze-and-Excitation (SE) [14] modules.We \ufb01rst de\ufb01ne \u2113dyn as the latency of a spatial-wise dynamic convolutional block, and \u2113stat as that ofa static block without a masker. Their ratio is denoted as r\u2113 = \u2113dyn\u2113stat. We investigate the relationshipbetween r\u2113 and the activation rate r(cf. Sec. 3.5) for different granularity settings. The results inFigure 5 demonstrate that: 1) even equipped with our special optimization on the scheduling strategies,pixel-level spatially adaptive inference (S=1) cannot always improve the practical ef\ufb01ciency. Such\ufb01ne-grained adaptive inference is adopted by most previous works [31, 35], and our result can explainthe reason why they can only achieve realistic speedup on less powerful CPUs [35] or specializeddevices [3]; 2) a proper granularity S >1 effectively alleviates this problem on both hardwaredevices. By setting S >1, realistic speedup could be achieved with larger activation rates.The latency prediction results are further used to seek for a preferable granularity setting for the\ufb01rst 3 stages (we \ufb01x S = 1 for the last stage, where the feature resolution is 7 \xd77). Therefore,we plot the relationship between r\u2113 and S in Figure 10. It can be observed that: 1) r\u2113 generallydecreases with Sincreasing for a given r; 2) an overly largeS(less \ufb02exible adaptive inference) bringsinsigni\ufb01cant improvement on both devices. Especially, enlarging S from 8 to 28 in the \ufb01rst stageof a LAS-ResNet brings very little improvement on V100. Based on the results in Figure 10, wecan trade off between \ufb02exibility and ef\ufb01ciency by selecting appropriate Sfor different models andhardware devices. For example, we can simply set Snet=8-4-7-15 in a LAS-ResNet-101 to achiverealistic speedup. The accuracy-latency plots in Figure 7 also validate this observation. More resultsof our latency prediction model on the desktop-level GPU, GTX1080, are presented in Appendix C.1.4.3 ImageNet classi\ufb01cation resultsWe now empirically evaluate our proposed LASNet on the ImageNet dataset. The network perfor-mance is measured in terms of the trade-off between classi\ufb01cation accuracy and inference ef\ufb01ciency.Both theoretical (i.e. FLOPs) and practical ef\ufb01ciency (i.e. latency) are tested in our experiments.5We use this form to represnet the Ssettings for the 4 stages of a network.7--- Page 8 ---2 3 4 5 6 7 8FLOPs (x1e9)73747576777879Accuracy (%)static ResNetsConvAIG-ResNet-101SkipNet-ResNet-101BAS-ResNet-50DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)15 20 25 30 35 40Latency on Nvidia Jetson TX2 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)1.5 2.0 2.5 3.0 3.5Latency on Nvidia Tesla V100 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)(a) LAS-ResNet results.0.2 0.3 0.4 0.5 0.6 0.7 0.8FLOPs (x1e9)717273747576Accuracy (%)RegNets-XRegNets-YMobileNets-v2ShuffleNets-v2CondenseNetsLAS-RegNetY-400MF (Snet=1-1-1-1)LAS-RegNetY-400MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)3 4 5 6 7 8Latency on Nvidia Jetson TX2 GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-XRegNets-YMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)8 10 12 14 16 18 20Latency on Nvidia nano GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-YRegNets-XMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)(b) LAS-RegNetY results.Figure 7: Experimental results on ImageNet. The proposed coarse-grained spatially adaptive inferenceis tested on standard ResNets (a) and lightweight RegNets (b).4.3.1 Standard baseline comparison: ResNetsWe \ufb01rst establish our LASNet based on the standard ResNets [ 11]. Speci\ufb01cally, we build LAS-ResNet-50 and LAS-ResNet-101 by plugging our maskers in the two common ResNet structures.The baselines include various types of dynamic inference approaches: 1) layer skipping (SkipNet[32] and Conv-AIG [30]); 2) channel skipping (BAS [1]); and 3) pixel-level spatial-wise dynamicnetwork (DynConv [31]). For our LASNet, we compare various settings of the spatial granularitySnet. We set training targets (cf. Sec. 3.5) t\u2208{0,4,0.5,0.6,0.7}for our dynamic models to evaluatetheir performance in different sparsity regimes. We apply the same operator fusion (Sec. 3.4) for bothour models and the compared baselines [30, 31] for fair comparison.Results are presented in Figure 7 (a). On the left we plot the relationship of accuracy v.s. FLOPs. Itcan be observed that our LAS-ResNets with different granularity settings signi\ufb01cantly outperformthe competing dynamic neural networks. Surprisingly, coarse-grained spatially adaptive inference(Snet=4-4-2-1 and Snet=8-4-7-1 for the 4 stages) can achieve even higher accuracy when consumingsimilar FLOPs on ResNets, despite the sacri\ufb01ced \ufb02exibility compared toSnet=1-1-1-1. We conjecturethat a larger Sis also bene\ufb01cial to the optimization of maskers.We compare the practical latency of three granularity settings in Figure 7 (a) predicted by our latencyprediction model (middle on TX2 and right on V100). We can witness that although they achievecomparable theoretical ef\ufb01ciency (Figure 7 (a) left), larger Sis more hardware-friendly comparedto the \ufb01nest granularity. For example, the inference latency of LAS-ResNet-101 ( Snet=1-1-1-1)is signi\ufb01cantly higher than the ResNet-101 baseline on V100 (Figure 7 (a) right), even though itstheoretical computation is much smaller than that of the static model. However, larger granularities(Snet=4-4-2-1 and Snet=8-4-7-1) can effectively improve the inference latency due to its lower burdenon the memory access. Remarkably, the latency of ResNet-101 could be reduced by 36% and 46% onV100 and TX2 respectively without sacri\ufb01cing the accuracy when t=0.4. The classi\ufb01cation accuracyis increased by 1.9% with similar inference ef\ufb01ciency. It can be observed that the realistic speedupratio r\u2113 is more close to the theoretical FLOPs ratio target ton the less powerful TX2, because thelatency is computation-bounded (i.e. the latency is mainly spent on computation) on such IoT devices.In contrast, there is a larger gap between practical and theoretical ef\ufb01ciency on the more powerfulV100, as the latency is bounded by the memory access cost.4.3.2 Lightweight baseline comparison: RegNetsWe further evaluate our LASNet in lightweight CNN architectures,i.e. RegNets-Y [25]. Two differentsized models are tested: RegNetY-400MF and RegNetY-800MF. Compared baselines include othertypes of ef\ufb01cient models, e.g., MobileNets-v2 [28], Shuf\ufb02etNets-v2 [23] and CondenseNets [16].The results are presented in Figure 7 (b). The x-axis for the three sub-\ufb01gures are the FLOPs, thelatency on TX2, and the latency on the Nvidia nano GPU, respectively. We can observe that our8--- Page 9 ---1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2Latency on Nvidia Tesla V100 GPU (ms)76.577.077.578.078.579.0Accuracy (%) static ResNetsLAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=4-4-7-1)LAS-ResNet-101 (Snet=8-4-7-1)Figure 8: Ablation studies on S. Figure 9: Visualization results.method outperforms various types of static models in terms of the trade-off between accuracy andef\ufb01ciency. More results on image classi\ufb01cation are provided in Appendix C.2.4.4 Ablation studiesWe conduct ablation studies to validate the effectiveness of our coarse-grained spatially adaptiveinference (Sec. 3.2) and operator fusion operations (Sec. 3.4).More granularities settings. We test various granularity settings on LAS-ResNet-101 to examinethe effects of Sin different stages. The results on the Tesla-V100 GPU are presented in Figure 8. Itcan be found that the \ufb01nest granularity (Snet=1-1-1-1) leads to substantial inef\ufb01ciency despite thereduced FLOPs (cf. Figure 7 (a) left). Coarse-grained spatially adaptive inference in the \ufb01rst twostages (Snet=4-4-1-1) effectively reduces the inference latency. We further increase Sin the thirdstage to 2 and 7, and this procedure consistently improves the realistic ef\ufb01ciency on the V100 GPU.This trend also holds on the GTX 1080 GPU (see the results in Appendix C.2.Table 1: Ablation studies on operator fusion.Masker- Gather- Scatter- LatencyConv1x1 Conv3x3 Add (\xb5s)   163.2   90.1   86.7   71.4Operator fusion. We investigate the effect of ouroperator fusion introduced in Sec. 3.4. One convolu-tional block in the \ufb01rst stage of a LAS-ResNet-101(S=4, r=0.6) is tested. The results in Table 1 vali-date that every step of operator fusion bene\ufb01ts thepractical latency of a block, as the overhead onmemory access is effectively reduced. Especially,the fusion of the masker operation and the \ufb01rst con-volution is crucial to reducing the latency.4.5 VisualizationWe visualize the masks generated by our masker in the third block of a LAS-ResNet-101 (Snet=4-4-2-1) in Figure 12. The brilliant areas correspond to the locations of 1 elements in a mask, andthe computation on the dimmed regions is skipped by our dynamic model. We can witness that themasker accurately locate the most task-related regions (even the tiny aircraft at the corner), whichhelps reduce the unnecessary computation on background areas. These resultsalso suggest that forthe \ufb01rst stage, the granularity S=4 is suf\ufb01ciently \ufb02exible to recognize the important regions, anda win-win can be achieved between accuracy and ef\ufb01ciency. Interestingly, the masker could selectsome objects that are not labeled for the sample, e.g., the \ufb02ower beside the hummingbird and thehuman holding the camera. This indicates that our spatial-wise dynamic networks can automaticallyrecognize the regions with semantics, and their capability is not limited by the classi\ufb01cation labels.This property is helpful in some downstream tasks, such as object detection (Sec. 4.6) and instancesegmentation (Sec. 4.7), which require detecting multiple classes and objects in an image. Morevisualization results could be found in Appendix C.3.4.6 COCO Object detectionWe further evaluate our LASNet on the COCO [22] object detection task. The mean average precision(mAP), the average backbone FLOPs, and the average backbone latency on the validation set areused to measure the network performance. We test two commonly used detection frameworks: FasterR-CNN [27] with Feature Pyramid Network [20] and RetinaNet [21]. Thanks to the generality ofour method, we can conveniently replace the backbones with ours pre-trained on ImageNet, andthe whole models are \ufb01netuned on COCO with the standard setting for 12 epochs (see detailed9--- Page 10 ---Table 2: Object detection results on the COCO dataset.Detection Backbone Backbone Backbone Latency (ms)mAP (%)Framework FLOPs (G) V100 GTX1080 TX2Faster R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 39.4LAS-ResNet-101 (Snet=4-4-2-1,t=0.6) 90.7 33.8 90.6 524.9 40.3LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 79.3 30.7 82.5 477.1 39.8LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.5 29.0 79.9 464.8 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 67.9 25.3 69.1 401.3 39.5RetinaNetResNet-101 (Baseline) 141.2 39.5 119.3 729.4 38.5LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 77.8 30.4 81.8 472.6 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.4 28.9 79.9 464.8 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 66.4 25.3 69.1 401.3 38.9Table 3: Instance Segmentation results on the COCO dataset.Segmentation Backbone Backbone Backbone Latency (ms)APmask(%) APbox(%)Framework FLOPs (G) V100 GTX1080 TX2Mask R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 36.1 40.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 80.5 31.1 83.3 481.9 37.0 41.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.4) 69.2 27.9 74.8 431.6 36.1 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 68.8 25.8 70.9 411.8 36.2 40.0setup in Appendix B.3). The input images are resized to a short side of 800 and a long side notexceeding 1333. The results of our LAS-ResNet-101 with different Snet settings are presented inTable 2. We can observe from the results that when setting the training target as 0.4, the latency ofour LAS-ResNet-101 with Snet=4-4-7-1 is signi\ufb01cantly lower than the static baseline on all deviceswithout sacri\ufb01cing mAP in both detection frameworks. With a larger training targets, our LASNetcan increase the mAP by 0.9% and 0.8% in Faster R-CNN and RetinaNet respectively, while stillbeing faster than the baseline method.4.7 COCO instance segmentationWe also present the results of instance segmentation on COCO, which demonstrate the effectivenessof our LASNet on the dense prediction task. From the results in Table 3, we can observe that whensetting the training target as 0.4, the Mask R-CNN [ 10] models (Snet=4-4-2-1 and Snet=4-4-7-1)runs faster on all tested hardware devices without sacri\ufb01cing the performance. With a training targetof 0.5, the APmask and APbox of the Mask R-CNN model could be increased by 0.9% and 1.0%respectively while still running faster than the baseline method.5 ConclusionIn this paper, we propose to build latency-aware spatial-wise dynamic networks (LASNet) under theguidance of a latency prediction model. By simultaneously considering the algorithm, the schedulingstrategy and the hardware properties, we can ef\ufb01ciently estimate the practical latency of spatial-wise dynamic operators on arbitrary computing platforms. Based on the empirical analysis on therelationship between the latency and the granularity of spatially adaptive inference, we optimizeboth the algorithm and the scheduling strategies to achieve realistic speedup on many multi-coreprocessors, e.g., the Tesla V100 GPU and the Jetson TX2 GPU. Experiments on image classi\ufb01cation,object detection and instance segmentation tasks validate that the proposed method signi\ufb01cantlyimproves the practical ef\ufb01ciency of deep CNNs, and outperforms various competing approaches.AcknowledgementThis work is supported in part by the National Key R&D Program of China under Grant2020AAA0105200, the National Natural Science Foundation of China under Grants 62022048and the Tsinghua University-China Mobile Communications Group Co.,Ltd. Joint Institute..10--- Page 11 ---References[1] Babak Ehteshami Bejnordi, Tijmen Blankevoort, and Max Welling. Batch-shaping for learningconditional channel gated networks. In ICLR, 2020.[2] Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, MeghanCowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et al. Tvm: An automated end-to-end optimizingcompiler for deep learning. In OSDI, 2018.[3] Steven Colleman, Thomas Verelst, Linyan Mei, Tinne Tuytelaars, and Marian Verhelst. Proces-sor architecture optimization for spatially dynamic neural networks. In VLSI-SoC, 2021.[4] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scalehierarchical image database. In CVPR, 2009.[5] Xuanyi Dong, Junshi Huang, Yi Yang, and Shuicheng Yan. More is less: A more complicatednetwork with less inference complexity. In CVPR, 2017.[6] Michael Figurnov, Maxwell D Collins, Yukun Zhu, Li Zhang, Jonathan Huang, Dmitry Vetrov,and Ruslan Salakhutdinov. Spatially adaptive computation time for residual networks. In CVPR,2017.[7] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Honghui Wang, and Yulin Wang. Dynamicneural networks: A survey. TPAMI, 2021.[8] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Yitian Zhang, and Haojun Jiang. Spatiallyadaptive feature re\ufb01nement for ef\ufb01cient inference. TIP, 2021.[9] Yizeng Han, Yifan Pu, Zihang Lai, Chaofei Wang, Shiji Song, Junfen Cao, Wenhui Huang,Chao Deng, and Gao Huang. Learning to weight samples for dynamic early-exiting networks.In ECCV, 2022.[10] Kaiming He, Georgia Gkioxari, Piotr Doll\xe1r, and Ross Girshick. Mask r-cnn. In Proceedings ofthe IEEE international conference on computer vision, pages 2961\u20132969, 2017.[11] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for imagerecognition. In CVPR, 2016.[12] John L Hennessy and David A Patterson. Computer architecture: a quantitative approach .Elsevier, 2011.[13] Andrew G Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, TobiasWeyand, Marco Andreetto, and Hartwig Adam. Mobilenets: Ef\ufb01cient convolutional neuralnetworks for mobile vision applications. arXiv preprint arXiv:1704.04861, 2017.[14] Jie Hu, Li Shen, and Gang Sun. Squeeze-and-excitation networks. In CVPR, 2018.[15] Gao Huang, Danlu Chen, Tianhong Li, Felix Wu, Laurens van der Maaten, and Kilian Wein-berger. Multi-scale dense networks for resource ef\ufb01cient image classi\ufb01cation. In ICLR, 2018.[16] Gao Huang, Shichen Liu, Laurens Van der Maaten, and Kilian Q Weinberger. Condensenet: Anef\ufb01cient densenet using learned group convolutions. In CVPR, 2018.[17] Gao Huang, Zhuang Liu, Geoff Pleiss, Laurens Van Der Maaten, and Kilian Weinberger.Densely connected convolutional networks. TPAMI, 2019.[18] Eric Jang, Shixiang Gu, and Ben Poole. Categorical reparameterization with gumbel-softmax.In ICLR, 2017.[19] Ji Lin, Yongming Rao, Jiwen Lu, and Jie Zhou. Runtime neural pruning. In NeurIPS, 2017.[20] Tsung-Yi Lin, Piotr Doll\xe1r, Ross Girshick, Kaiming He, Bharath Hariharan, and Serge Belongie.Feature pyramid networks for object detection. In CVPR, 2017.[21] Tsung-Yi Lin, Priya Goyal, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Focal loss for denseobject detection. In ICCV, 2017.11--- Page 12 ---[22] Tsung-Yi Lin, Michael Maire, Serge Belongie, James Hays, Pietro Perona, Deva Ramanan,Piotr Doll\xe1r, and C Lawrence Zitnick. Microsoft coco: Common objects in context. In ECCV,2014.[23] Ningning Ma, Xiangyu Zhang, Hai-Tao Zheng, and Jian Sun. Shuf\ufb02enet v2: Practical guidelinesfor ef\ufb01cient cnn architecture design. In ECCV, 2018.[24] Chris J Maddison, Andriy Mnih, and Yee Whye Teh. The concrete distribution: A continuousrelaxation of discrete random variables. In ICLR, 2017.[25] Ilija Radosavovic, Raj Prateek Kosaraju, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Design-ing network design spaces. In CVPR, 2020.[26] Mengye Ren, Andrei Pokrovsky, Bin Yang, and Raquel Urtasun. SBNet: Sparse Blocks Networkfor Fast Inference. CVPR, 2018.[27] Shaoqing Ren, Kaiming He, Ross Girshick, and Jian Sun. Faster r-cnn: Towards real-timeobject detection with region proposal networks. In NeurIPS, 2015.[28] Mark Sandler, Andrew Howard, Menglong Zhu, Andrey Zhmoginov, and Liang-Chieh Chen.Mobilenetv2: Inverted residuals and linear bottlenecks. In CVPR, 2018.[29] Mingxing Tan, Bo Chen, Ruoming Pang, Vijay Vasudevan, Mark Sandler, Andrew Howard, andQuoc V Le. Mnasnet: Platform-aware neural architecture search for mobile. In Proceedingsof the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pages 2820\u20132828,2019.[30] Andreas Veit and Serge Belongie. Convolutional networks with adaptive inference graphs. InECCV, 2018.[31] Thomas Verelst and Tinne Tuytelaars. Dynamic convolutions: Exploiting Spatial Sparsity forFaster Inference. In CVPR, 2020.[32] Xin Wang, Fisher Yu, Zi-Yi Dou, Trevor Darrell, and Joseph E Gonzalez. Skipnet: Learningdynamic routing in convolutional networks. In ECCV, 2018.[33] Yulin Wang, Kangchen Lv, Rui Huang, Shiji Song, Le Yang, and Gao Huang. Glance and focus:a dynamic approach to reducing spatial redundancy in image classi\ufb01cation. In NeurIPS, 2020.[34] Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, YuandongTian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. Fbnet: Hardware-aware ef\ufb01cient convnetdesign via differentiable neural architecture search. InProceedings of the IEEE/CVF Conferenceon Computer Vision and Pattern Recognition, pages 10734\u201310742, 2019.[35] Zhenda Xie, Zheng Zhang, Xizhou Zhu, Gao Huang, and Stephen Lin. Spatially adaptiveinference with stochastic feature sampling and interpolation. In ECCV, 2020.[36] Le Yang, Yizeng Han, Xi Chen, Shiji Song, Jifeng Dai, and Gao Huang. Resolution adaptivenetworks for ef\ufb01cient inference. In CVPR, 2020.[37] Mingjian Zhu, Kai Han, Enhua Wu, Qiulin Zhang, Ying Nie, Zhenzhong Lan, and Yunhe Wang.Dynamic resolution network. NeurIPS, 2021.12--- Page 13 ---AppendixA Latency prediction model.As the dynamic operators in our method have not been supported by current deep learning libraries,we propose a latency prediction model to ef\ufb01ciently estimate the real latency of these operators onhardware device. The inputs of the latency prediction model include: 1) the structural con\ufb01gurationof a convolutional block, 2) its activation rate rwhich decides the computation amount, 3) the spatialgranularity S, and 4) the hardware properties mentioned in Table 4. The latency of a dynamic blockis predicted as follows.Input/output shape de\ufb01nition. The \ufb01rst step of predicting the latency of an operation is to calculatethe shape of input and output. Taking the gather-conv2 operation as an example, the input of thisoperation is the activation with the shape of Cin \xd7H \xd7W, where Cin is the number of inputchannels, and H and W are the resolution of the feature map. The shape of the output tensor isP \xd7Cout \xd7S\xd7S, where P is the number of output patches, Cout is the number of output channelsand Sis the spatial granularity. Note that P is obtained based on the output of our maskers.Operation-to-hardware mapping. Next, we map the operations to hardware. As is mentioned in thepaper, we model a hardware device as multiple processing engines (PEs). We assign the computationof each element in the output feature map to a PE. Speci\ufb01cally, we consecutively split the outputfeature map into multiple tiles. The shape of each tile is TP \xd7TC \xd7TS1 \xd7TS2. These split tilesare assigned to multiple PEs. The computation of the elements in each tile is executed in a PE. Wecan con\ufb01gure different shapes of tiles. In order to determine the optimal shape of the tile, we makea search space of different tile shapes. The tile shape has 4 dimensions. The candidates of eachdimension are power-of-2 and do not exceed the corresponding dimension of the feature map.Latency estimation. Then, we evaluate the latency of each tile shape in the search space and selectthe optimal tile shape with the lowest latency. The latency includes the data movement latency andthe computation latency: \u2113= \u2113data + \u2113computation.1) Data movement latency \u2113data. The estimation of the latency for data movement requires us tomodel the memory system of a hardware device. We model the memory system of hardware as athree-level architecture [12]: off-chip memory, on-chip global memory, and local memory in PE.The input data and weight data are \ufb01rst transferred from the off-chip memory to the on-chip globalmemory. We assume the hardware can make full use of the off-chip memory bandwidth to simplifythe latency prediction model.After that, the data used to compute the output tiles is transferred from on-chip global memory tothe local m, Your response: ```ADD_PAPER\n2210.06223v1\nThis paper proposes LASNet, a latency-aware spatial-wise dynamic network that optimizes inference efficiency for edge devices by performing coarse-grained spatially adaptive inference. The key innovation is a latency prediction model that guides algorithm design and scheduling optimization by considering hardware properties, achieving up to 46% latency reduction on Jetson TX2 GPUs while maintaining accuracy. Experimental results on ImageNet classification and COCO object detection demonstrate significant improvements in practical inference efficiency compared to pixel-level dynamic networks.\n```\n~~~~~~~~~~\nCurrent Step #21, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: Successfully added paper 2210.06223v1\nNotes: \nYour previous command was: ```ADD_PAPER\n2210.06223v1\nThis paper proposes LASNet, a latency-aware spatial-wise dynamic network that optimizes inference efficiency for edge devices by performing coarse-grained spatially adaptive inference. The key innovation is a latency prediction model that guides algorithm design and scheduling optimization by considering hardware properties, achieving up to 46% latency reduction on Jetson TX2 GPUs while maintaining accuracy. Experimental results on ImageNet classification and COCO object detection demonstrate significant improvements in practical inference efficiency compared to pixel-level dynamic networks.\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 23 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #3, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Efficient Feature Compression for Edge-Cloud Systems\nSummary: Optimizing computation in an edge-cloud system is an important yet\nchallenging problem. In this paper, we consider a three-way trade-off between\nbit rate, classification accuracy, and encoding complexity in an edge-cloud\nimage classification system. Our method includes a new training strategy and an\nefficient encoder architecture to improve the rate-accuracy performance. Our\ndesign can also be easily scaled according to different computation resources\non the edge device, taking a step towards achieving a rate-accuracy-complexity\n(RAC) trade-off. Under various settings, our feature coding system consistently\noutperforms previous methods in terms of the RAC performance.\nPublication Date: 2022-11-17\narXiv paper ID: 2211.09897v1\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Improved Multiple-Image-Based Reflection Removal Algorithm Using Deep Neural Networks\nSummary: When imaging through a semi-reflective medium such as glass, the reflection\nof another scene can often be found in the captured images. It degrades the\nquality of the images and affects their subsequent analyses. In this paper, a\nnovel deep neural network approach for solving the reflection problem in\nimaging is presented. Traditional reflection removal methods not only require\nlong computation time for solving different optimization functions, their\nperformance is also not guaranteed. As array cameras are readily available in\nnowadays imaging devices, we first suggest in this paper a multiple-image based\ndepth estimation method using a convolutional neural network (CNN). The\nproposed network avoids the depth ambiguity problem due to the reflection in\nthe image, and directly estimates the depths along the image edges. They are\nthen used to classify the edges as belonging to the background or reflection.\nSince edges having similar depth values are error prone in the classification,\nthey are removed from the reflection removal process. We suggest a generative\nadversarial network (GAN) to regenerate the removed background edges. Finally,\nthe estimated background edge map is fed to another auto-encoder network to\nassist the extraction of the background from the original image. Experimental\nresults show that the proposed reflection removal algorithm achieves superior\nperformance both quantitatively and qualitatively as compared to the\nstate-of-the-art methods. The proposed algorithm also shows much faster speed\ncompared to the existing approaches using the traditional optimization methods.\nPublication Date: 2022-08-09\narXiv paper ID: 2208.04679v2\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\nStep #20, Phase: literature review, Feedback: 3\n--- Page 1 ---Latency-aware Spatial-wise Dynamic NetworksYizeng Han1\u2217Zhihang Yuan2\u2217 Yifan Pu1\u2217 Chenhao Xue2Shiji Song1 Guangyu Sun2 Gao Huang1\u20201 Department of Automation, BNRist, Tsinghua University, Beijing, China2 School of Electronics Engineering and Computer Science, Peking University, Beijing, China{hanyz18, pyf20}@mails.tsinghua.edu.cn, {shijis, gaohuang}@tsinghua.edu.cn{yuanzhihang, xch927027, gsun}@pku.edu.cnAbstractSpatial-wise dynamic convolution has become a promising approach to improvingthe inference ef\ufb01ciency of deep networks. By allocating more computation to themost informative pixels, such an adaptive inference paradigm reduces the spatialredundancy in image features and saves a considerable amount of unnecessarycomputation. However, the theoretical ef\ufb01ciency achieved by previous methodscan hardly translate into a realistic speedup, especially on the multi-core processors(e.g. GPUs). The key challenge is that the existing literature has only focusedon designing algorithms with minimal computation, ignoring the fact that thepractical latency can also be in\ufb02uenced by scheduling strategies and hardwareproperties. To bridge the gap between theoretical computation and practical ef-\ufb01ciency, we propose a latency-aware spatial-wise dynamic network (LASNet),which performs coarse-grained spatially adaptive inference under the guidanceof a novel latency prediction model. The latency prediction model can ef\ufb01cientlyestimate the inference latency of dynamic networks by simultaneously consideringalgorithms, scheduling strategies, and hardware properties. We use the latencypredictor to guide both the algorithm design and the scheduling optimization onvarious hardware platforms. Experiments on image classi\ufb01cation, object detectionand instance segmentation demonstrate that the proposed framework signi\ufb01cantlyimproves the practical inference ef\ufb01ciency of deep networks. For example, theaverage latency of a ResNet-101 on the ImageNet validation set could be reducedby 36% and 46% on a server GPU (Nvidia Tesla-V100) and an edge device (NvidiaJetson TX2 GPU) respectively without sacri\ufb01cing the accuracy. Code is availableat https://github.com/LeapLabTHU/LASNet.1 IntroductionDynamic neural networks [7] have attracted great research interests in recent years. Compared tostatic models [11, 17, 13, 23] which treat different inputs equally during inference, dynamic networkscan allocate the computation in a data-dependent manner. For example, they can conditionally skipthe computation of network layers [ 15, 9, 32, 30] or convolutional channels [ 19, 1], or performspatially adaptive inference on the most informative image regions ( e.g. the foreground areas)[6, 5, 31, 35, 33, 8]. Spatial-wise dynamic networks, which typically decide whether to computeeach feature pixel with masker modules [5, 31, 35, 8] (Figure 1 (a)), have shown promising results inimproving the inference ef\ufb01ciency of convolution neural networks (CNNs).Despite the remarkable theoretical ef\ufb01ciency achieved by spatial-wise dynamic networks [5, 31, 35],researchers have found it challenging to translate the theoretical results into realistic speedup,\u2217Equal contribution.\u2020Corresponding author.36th Conference on Neural Information Processing Systems (NeurIPS 2022).arXiv:2210.06223v1  [cs.CV]  12 Oct 2022--- Page 2 ---Maskergather ...convolution(s) scatter...Dynamic Convolution(s) AlgorithmSchedulingHardwareLatency(a) Algorithm: Spatially adaptive inference with a masker.(b) Scheduling: the practical inference pipeline of dynamic convolutions.(c) The general idea of our work.in\ufb02uence guidanceselected pixel locationsFigure 1: An overview of our method. (a) illustrates the spatially adaptive inference algorithm; (b) isthe scheduling strategy; and (c) presents the three key factors to the practical latency. For a givenhardware, the latency is used to guide our algorithm design and scheduling optimization.especially on some multi-core processors, e.g., GPUs [35, 3, 8]. The challenges are two-fold: 1) mostprevious approaches [5, 31, 35] perform spatially adaptive inference at the \ufb01nest granularity: everypixel is \ufb02exibly decided whether to be computed or not. Such \ufb02exibility induces non-contiguousmemory access [35] and requires specialized scheduling strategies (Figure 1 (b)); 2) the existingliterature has only adopted the hardware-agnostic FLOPs (\ufb02oating-point operations) as an inaccurateproxy for the ef\ufb01ciency, lacking latency-aware guidance on the algorithm design. For dynamicnetworks, the adaptive computation with sub-optimal scheduling strategies further enlarges thediscrepancy between the theoretical FLOPs and the practical latency. Note that it has been validatedby previous works that the latency on CPUs has a strong correlation with FLOPs [8, 35]. Therefore,we mainly focus on the GPU platform in this paper, which is more challenging and less explored.We address the above challenges by proposing a latency-aware spatial-wise dynamic network(LASNet). Three key factors to the inference latency are considered: the algorithm, the schedulingstrategy, and the hardware properties. Given a target hardware device, we directly use the latency,rather than the FLOPs, to guide our algorithm design and scheduling optimization (Figure 1 (c)).Because the memory access pattern and the scheduling strategies in our dynamic operators differfrom those in static networks, the libraries developed for static models (e.g. cuDNN) are sub-optimalfor the acceleration of dynamic models. Without the support of libraries, each dynamic operatorrequires scheduling optimization, code optimization, compiling, and deployment for each device.Therefore, it is laborious to evaluate the network latency on different hardware platforms. To this end,we propose a novel latency prediction model to ef\ufb01ciently estimate the realistic latency of a networkby simultaneously considering the aforementioned three factors. Compared to the hardware-agnosticFLOPs, our predicted latency can better re\ufb02ect the practical ef\ufb01ciency of dynamic models.Guided by this latency prediction model, we establish our latency-aware spatial-wise dynamic network(LASNet), which adaptively decides whether to allocate computation on feature patches insteadof pixels [5, 31, 35] (Figure 2 top). We name this paradigm as spatially adaptive inference at acoarse granularity. While less \ufb02exible than the pixel-level adaptive computation in previous works[5, 31, 35], it facilitates more contiguous memory access, bene\ufb01ting the realistic speedup on hardware.The scheduling strategy and the implementation are further ameliorated for faster inference.It is worth noting that LASNet is designed as a general framework in two aspects: 1) the coarse-grained spatially adaptive inference paradigm can be conveniently implemented in various CNNbackbones, e.g., ResNets [11], DenseNets [17] and RegNets [25]; and 2) the latency predictor is anoff-the-shell tool which can be directly used for various computing platforms (e.g. server GPUs andedge devices).We evaluate the performance of LASNet on multiple CNN architectures on image classi\ufb01cation,object detection, and instance segmentation tasks. Experiment results show that our LASNet improvesthe ef\ufb01ciency of deep CNNs both theoretically and practically. For example, the inference latencyof ResNet-101 on ImageNet [ 4] is reduced by 36% and 46% on an Nvidia Tesla V100 GPU andan Nvidia Jetson TX2 GPU, respectively, without sacri\ufb01cing the accuracy. Moreover, the proposedmethod outperforms various lightweight networks in a low-FLOPs regime.Our main contributions are summarized as follows:2--- Page 3 ---1. We propose LASNet, which performs coarse-grained spatially adaptive inference guidedby the practical latency instead of the theoretical FLOPs. To the best of our knowledge,LASNet is the \ufb01rst framework that directly considers the real latency in the design phase ofdynamic neural networks;2. We propose a latency prediction model, which can ef\ufb01ciently and accurately estimate thelatency of dynamic operators by simultaneously considering the algorithm, the schedulingstrategy, and the hardware properties;3. Experiments on image classi\ufb01cation and downstream tasks verify that our proposed LAS-Net can effectively improve the practical ef\ufb01ciency of different CNN architectures.2 Related worksSpatial-wise dynamic network is a common type of dynamic neural networks [ 7]. Compared tostatic models which treat different feature locations evenly during inference, these networks performspatially adaptive inference on the most informative regions ( e.g., foregrounds), and reduce theunnecessary computation on less important areas (e.g., backgrounds). Existing works mainly includethree levels of dynamic computation: resolution level [ 36, 37], region level [ 33] and pixel level[5, 31, 35]. The former two generally manipulate the network inputs [ 33, 37] or require specialarchitecture design [36]. In contrast, pixel-level dynamic networks can \ufb02exibly skip the convolutionson certain feature pixels in arbitrary CNN backbones [5, 31, 35]. Despite its remarkable theoreticalef\ufb01ciency, pixel-wise dynamic computation brings considerable dif\ufb01culty to achieving realisticspeedup on multi-core processors, e.g., GPUs. Compared to the previous approaches [ 5, 31, 35]which only focus on reducing the theoretical computation, we propose to directly use the latency toguide our algorithm design and scheduling optimization.Hardware-aware network design. To bridge the gap between theoretical and practical ef\ufb01ciencyof deep models, researchers have started to consider the real latency in the network design phase.There are two lines of works in this direction. One directly performs speed tests on targeteddevices, and summarizes some guidelines to facilitate hand-designing lightweight models [23]. Theother line of work searches for fast models using the neural architecture search (NAS) technique[29, 34]. However, all existing works try to build static models, which have intrinsic computationalredundancy by treating different inputs in the same way. However, speed tests for dynamic operatorson different hardware devices can be very laborious and impractical. In contrast, our proposed latencyprediction model can ef\ufb01ciently estimate the inference latency on any given computing platforms bysimultaneously considering algorithm design, scheduling strategies and hardware properties.3 MethodologyIn this section, we \ufb01rst introduce the preliminaries of spatially adaptive inference, and then demon-strate the architecture design of our LASNet. The latency prediction model is then explained, whichguides the granularity settings and the scheduling optimization for LASNet. We further present theimplementation improvements for faster inference, followed by the training strategies.3.1 PreliminariesSpatially adaptive inference. The existing spatial-wise dynamic networks are usually establishedby attaching a masker Min each convolutional block of a CNN backbone (Figure 1 (a)). Speci\ufb01cally,let x\u2208RH\xd7W\xd7C denote the input of a block, where H and W are the feature height and width, andC is the channel number. The masker Mtakes x as input, and generates a binary-valued spatialmask M = M(x) \u2208{0,1}H\xd7W . Each element of M determines whether to perform convolutionoperations on the corresponding location of the output feature. The unselected regions will be \ufb01lledwith the values from the input [5, 31] or obtained via interpolation [35]. We de\ufb01ne the activation rateof a block as r=\u2211i,j Mi,jH\xd7W , representing the ratio of the calculated pixels.Scheduling strategy. During inference, the current scheduling strategy for spatial-wise dynamicconvolutions generally involve three steps [26] (Figure 1 (b)): 1) gathering, which re-organizes theselected pixels (if the convolution kernel size is greater than 1 \xd71, the neighbors are also required)along the batch dimension; 2) computation, which performs convolution on the gathered input; and3) scattering, which \ufb01lls the computed pixels on their corresponding locations of the output feature.3--- Page 4 ---MaskerMasker-Conv1x1 Conv1x1 ...Scatter-Add Conv1x1 Conv3x3 Gumbel NoiseT raining Inference Input OutputUpsample Element-wise  multiplication Selected pixelGather-Conv3x3 Conv1x1 Regular convolution Operator fusionInput OutputFigure 2: Our proposed LASNet block. Top: we \ufb01rst generate a low-resolution spatial mask Mcoarse,which is then upsampled to obtain the mask M with the same size as the output feature. GumbelSoftmax [18, 24] is used for end-to-end training (Sec. 3.5). Bottom: the scheduling optimization isperformed to decrease the memory access for faster inference (Sec. 3.4).Limitations. Compared to performing convolutions on the entire feature map, the aforementionedscheduling strategy reduces the computation while bringing considerable overhead to memory accessdue to the mask generation and the non-contiguous memory access. Such overhead would increasethe overall latency, especially when the granularity of dynamic convolution is at the \ufb01nest pixel level.3.2 Architecture designSpatial granularity. As mentioned above, pixel-level dynamic convolutions [5, 31, 35] raise sub-stantial challenges to achieving realistic speedup on multi-core processors due to the non-contiguousmemory access. To this end, we propose to optimize the granularity of spatially adaptive inference.Speci\ufb01cally, take the commonly used bottleneck structure in [11] as an example, our coarse-grainedspatial-wise dynamic convolutional block is illustrated in Figure 2. Instead of directly producinga mask with the shape of H\xd7W, we \ufb01rst generate a low-resolution mask Mcoarse \u2208{0,1}HS \xd7WS ,where Sis named as the spatial granularity. Each element in Mcoarse determines the computationof an S\xd7S-sized feature patch. For instance, the feature size in the \ufb01rst ResNet stage3 is 56 \xd756.Then the possible choices for Sare {1,2,4,7,8,14,28,56}.The mask Mcoarse is then upsampledto the size of H\xd7W. Notably, S = 1means that the granularity is still at the pixel level as previousmethods [5, 31, 35]. Note that the other extreme situation (S = 56) is not considered in this paper,when the masker directly determines whether to skip the whole block (i.e. layer skipping [30, 32]).Such an overly aggressive approach will lead to considerable drop of accuracy, as we presented inAppendix C.2. The masker is composed of a pooling layer followed by a 1 \xd71 convolution.Differences to existing works. Without using the interpolation operation [ 35] or the carefullydesigned two-branch structure [8], the proposed block architecture is simple and suf\ufb01ciently generalto be plugged into most backbones with minimal modi\ufb01cation. Our formulation is mostly similar tothat in [31], which could be viewed as a variant of our method with the spatial granularity S=1 for allblocks. Instead of performing spatially adaptive inference at the \ufb01nest pixel level, our granularity Sisoptimized under the guidance of our latency prediction model (details are presented in the followingSec. 4.2) to achieve realistic speedup on target computing platforms.3.3 Latency prediction modelAs stated before, it is laborious to evaluate the latency of dynamic operators on different hardwareplatforms. To ef\ufb01ciently seek preferable granularity settings on arbitrary hardware devices, wepropose a latency prediction model G, which can directly predict the delay of executing dynamicoperators on any target devices. For a spatial-wise dynamic convolutional block, the latency predictorGtakes the hardware propertiesH, the layer parametersP, the spatial granularityS, and the activationrate ras input and predicts the latency \u2113of a dynamic convolutional block: \u2113= G(H,P,S,r ).Hardware modeling. We model a hardware device as multiple processing engines (PEs), and parallelcomputation can be executed on these PEs. As shown in Figure 3, we model the memory system as a3Here we refer to a stage as the cascading of multiple blocks which process features with the same resolution.4--- Page 5 ---Off-chip Memory(GDDR/DDR/HBM)On-chip Memory(LLC/Global Buffer)PE1PEMemoryComputation UnitsPE2PEMemoryComputation UnitsPEnPEMemoryComputation Units\u2026Figure 3: Our hardware model.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)101520253035Latency ( s)PredictedReal Figure 4: Latency prediction results.three-level structure [12]: 1) off-chip memory, 2) on-chip global memory, and 3) memory in PE. Sucha hardware model enables us to accurately predict the cost on both data movement and computation.Latency prediction. When simulating the data movement procedure, the ef\ufb01ciency of non-contiguous memory accesses under different granularity Ssettings is considered. As for the com-putation latency, it is important to adopt a proper scheduling strategy to increase the parallelism ofcomputation. Therefore, we search for the optimal scheduling (the con\ufb01guration of tiling and in-PEparallel computing) of dynamic operations to maximize the utilization of hardware resources. A moredetailed description of our latency prediction model is presented in Appendix A.Empirical validation. We take the \ufb01rst block in ResNet-101 as an example and vary the activationrate rto evaluate the performance of our prediction model. The comparison between our predictionsand the real testing latency on the Nvidia V100 GPU is illustrated in Figure 4, from which we canobserve that our predictor can accurately estimate the real latency in a wide range of activation rates.3.4 Implementation detailsWe use general optimization methods like fusing activation functions and batch normalizationlayers into convolution layers. We also optimize the speci\ufb01c operators in our spatial-wise dynamicconvolutional blocks as follows (see also Figure 2 for an overview).Fusing the masker and the \ufb01rst convolution. As mentioned in Sec. 3.1, the masker in each blockconsumes very little computation, but it takes the whole feature map as input. Therefore, it is amemory-bounded operation (the inference time is mainly spent on memory access). Since the maskerand the \ufb01rst convolution in the block share the same input, there is an opportunity to fuse these twooperations to avoid the repeated access of the input data. Note that a spatial-wise dynamic convolutionrequires the output of the masker. If we fuse the two layers, the \ufb01rst convolution will be changed to astatic operation, which may increase the inference latency. There exists a threshold of activation raterth, when r>r th, the overall latency can be reduced. We decide whether to fuse them according tothe average activation rate. See more details in Appendix B.1.Fusing the gather operation and the dynamic convolution. Traditional approaches \ufb01rst gather theinput pixels of the \ufb01rst dynamic convolution in a block (Figure 1 (b)). The gather operation is alsoa memory-bounded operation. Furthermore, when the size of the convolution kernel exceeds 1\xd71,the area of input patches may overlap, resulting in repeated memory load/store. We fuse the gatheroperation into the dynamic convolution to reduce the memory access.Fusing the scatter operation and the add operation. Traditional approaches scatter the outputpixels of the last dynamic convolution, and then execute the element-wise addition (Figure 1 (b)). Wefuse these two operators to reduce the memory access. The ablation study in Sec. 4.4 validates theeffectiveness of the proposed fusing methods.3.5 TrainingOptimization of non-differentiable maskers. The masker modules are required to produce binary-valued spatial masks for making discrete decisions, and cannot be directly optimized with backpropagation. Following [35, 31, 8], we adopt straight-through Gumbel Softmax [18, 24] to train thenetwork in an end-to-end fashion. Speci\ufb01cally, let \u02dcM \u2208RH\xd7W\xd72 denote the output of the maskgenerator. The decisions are obtained with the argmax function during inference. In the trainingphase, a differentiable approximation is de\ufb01ned by replacing the argmax operation with a Softmax:\u02c6M =exp{(log(\u02dcM:,:,0)+ G:,:,0)/\u03c4}\u22111k=0 exp{(log(\u02dcM:,:,k)+ G:,:,k)/\u03c4} \u2208 [0,1]H\xd7W , (1)5--- Page 6 ---0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1(a) Relationship between r\u2113 and rfor LAS-ResNet blocks on the Nvidia Tesla V100 GPU.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.75Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.752.00Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.4Latency ratio (r )S = 1(b) Relationship between r\u2113 and rfor LAS-RegNetY-800MF blocks on the Nvidia Jetson TX2 GPU.Figure 5: Latency prediction results of LAS-ResNet blocks on V100 (a) and LAS-RegNet blocks onTX2 (b). For both networks, we plot the relationship between the latency ratio r\u2113 and the activationrate r for the blocks in 4 stages with the convolutional stride 1. The practical ef\ufb01ciency is onlyimproved when r\u2113 <1. Note that S = 1can harm the practical latency even for a small r(reducedcomputation), while a larger Swill alleviate this problem. See detailed analysis in Sec. 4.2.where \u03c4 is the Softmax temperature. Following the common practice [ 31, 8], we let \u03c4 decreaseexponentially from 5.0 to 0.1 in training to facilitate the optimization of maskers.Training objective. The FLOPs of each spatial-wise dynamic convolutional block can be calculatedbased on our de\ufb01ned activation rate r[31]. Then we can obtain the FLOPs of the overall dynamicnetwork Fdyn. Let Fstat denotes the FLOPs of its static counterpart. We optimize their ratio toapproximate a target 0 <t< 1:LFLOPs = (FdynFstat\u2212t)2.In addition, we de\ufb01ne loss item Lbounds asin [31] to constrain the upper bound and the lower bound of activation rates in early training epochs.We further propose to leverage the static counterparts of our dynamic networks as \u201cteachers\u201d to guidethe optimization procedure. Let y and y\u2032denote the output logits of a dynamic model (\u201cstudent\u201d)and its \u201cteacher\u201d, respectively. Our \ufb01nal loss can be written asL= Ltask + \u03b1(LFLOPs + Lbounds) +\u03b2T2 \xb7KL(\u03c3(y/T)||\u03c3(y\u2032/T)), (2)where Ltask represents the task-related loss, e.g., cross-entropy loss in image classi\ufb01cation. KL(\xb7||\xb7)denotes the Kullback\u2013Leibler divergence, and \u03b1,\u03b2 are the coef\ufb01cients balancing these items. We use\u03c3to denote the log-Softmax function, and T is the temperature for computing KL-divergence.4 ExperimentsIn this section, we \ufb01rst introduce the experiment settings in Sec. 4.1. Then the latency of differentgranularity settings are analyzed in Sec. 4.2. The performance of our LASNet on ImageNet is furtherevaluated in Sec. 4.3, followed by the ablation studies in Sec. 4.4. Visualization results are illustratedin Sec. 4.5, and we \ufb01nally validate our method on the object detection task (Sec. 4.6). The results onthe instance segmentation task are presented in . For simplicity, we add \u201cLAS-\u201d as a pre\ufb01x beforemodel names to denote our LASNet, e.g., LAS-ResNet-50.4.1 Experiment settingsLatency prediction. Various types of hardware platforms are tested, including a server GPU (TeslaV100), a desktop GPU (GTX1080) and edge devices ( e.g., Nvidia Nano and Jetson TX2). Themajor properties considered by our latency prediction model include the number of processingengines (#PE), the \ufb02oating-point computation in a processing engine (#FP32), the frequency and thebandwidth. It can be observed that the server GPUs generally have a larger #PE than the IoT devices.The batch size is set as 1 for all dynamic models and computing platforms.Image classi\ufb01cation. The image classi\ufb01cation experiments are conducted on the ImageNet [ 4]dataset. Following [31], we initialize the backbone parameter from a pre-trained checkpoint4, and4We use the torchvision pre-trained models at https://pytorch.org/vision/stable/models.html.6--- Page 7 ---1 2 4 7 8 14 28Spatial granularity (S)12345Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.51.01.52.02.53.03.54.0Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.51.01.52.02.53.0Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(a) Relationship between r\u2113 and Sfor LAS-ResNet blocks on V100.1 2 4 7 8 14 28Spatial granularity (S)0.250.500.751.001.251.501.75Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.250.500.751.001.251.501.752.00Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.20.40.60.81.01.21.41.6Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(b) Relationship between r\u2113 and Sfor LAS-RegNetY-800MF blocks on Nvidia Jetson TX2 GPU.Figure 6: The relationship between the latency ratio r\u2113 and the spatial granularity S.\ufb01netune the whole network for 100 epochs with the loss function in Eq. (2). We \ufb01x \u03b1= 10,\u03b2 = 0.5and T = 4.0 for all dynamic models. More details are provided in Appendix B.4.2 Latency prediction resultsIn this subsection, we present the latency prediction results of the spatial-wise dynamic convolutionalblocks in two different models: LAS-ResNet-101 [11] (on V100) and LAS-RegNetY-800MF [25] (onTX2). All the blocks have the bottleneck structure with different channel numbers and convolutiongroups, and the RegNetY is equipped with Squeeze-and-Excitation (SE) [14] modules.We \ufb01rst de\ufb01ne \u2113dyn as the latency of a spatial-wise dynamic convolutional block, and \u2113stat as that ofa static block without a masker. Their ratio is denoted as r\u2113 = \u2113dyn\u2113stat. We investigate the relationshipbetween r\u2113 and the activation rate r(cf. Sec. 3.5) for different granularity settings. The results inFigure 5 demonstrate that: 1) even equipped with our special optimization on the scheduling strategies,pixel-level spatially adaptive inference (S=1) cannot always improve the practical ef\ufb01ciency. Such\ufb01ne-grained adaptive inference is adopted by most previous works [31, 35], and our result can explainthe reason why they can only achieve realistic speedup on less powerful CPUs [35] or specializeddevices [3]; 2) a proper granularity S >1 effectively alleviates this problem on both hardwaredevices. By setting S >1, realistic speedup could be achieved with larger activation rates.The latency prediction results are further used to seek for a preferable granularity setting for the\ufb01rst 3 stages (we \ufb01x S = 1 for the last stage, where the feature resolution is 7 \xd77). Therefore,we plot the relationship between r\u2113 and S in Figure 10. It can be observed that: 1) r\u2113 generallydecreases with Sincreasing for a given r; 2) an overly largeS(less \ufb02exible adaptive inference) bringsinsigni\ufb01cant improvement on both devices. Especially, enlarging S from 8 to 28 in the \ufb01rst stageof a LAS-ResNet brings very little improvement on V100. Based on the results in Figure 10, wecan trade off between \ufb02exibility and ef\ufb01ciency by selecting appropriate Sfor different models andhardware devices. For example, we can simply set Snet=8-4-7-15 in a LAS-ResNet-101 to achiverealistic speedup. The accuracy-latency plots in Figure 7 also validate this observation. More resultsof our latency prediction model on the desktop-level GPU, GTX1080, are presented in Appendix C.1.4.3 ImageNet classi\ufb01cation resultsWe now empirically evaluate our proposed LASNet on the ImageNet dataset. The network perfor-mance is measured in terms of the trade-off between classi\ufb01cation accuracy and inference ef\ufb01ciency.Both theoretical (i.e. FLOPs) and practical ef\ufb01ciency (i.e. latency) are tested in our experiments.5We use this form to represnet the Ssettings for the 4 stages of a network.7--- Page 8 ---2 3 4 5 6 7 8FLOPs (x1e9)73747576777879Accuracy (%)static ResNetsConvAIG-ResNet-101SkipNet-ResNet-101BAS-ResNet-50DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)15 20 25 30 35 40Latency on Nvidia Jetson TX2 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)1.5 2.0 2.5 3.0 3.5Latency on Nvidia Tesla V100 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)(a) LAS-ResNet results.0.2 0.3 0.4 0.5 0.6 0.7 0.8FLOPs (x1e9)717273747576Accuracy (%)RegNets-XRegNets-YMobileNets-v2ShuffleNets-v2CondenseNetsLAS-RegNetY-400MF (Snet=1-1-1-1)LAS-RegNetY-400MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)3 4 5 6 7 8Latency on Nvidia Jetson TX2 GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-XRegNets-YMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)8 10 12 14 16 18 20Latency on Nvidia nano GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-YRegNets-XMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)(b) LAS-RegNetY results.Figure 7: Experimental results on ImageNet. The proposed coarse-grained spatially adaptive inferenceis tested on standard ResNets (a) and lightweight RegNets (b).4.3.1 Standard baseline comparison: ResNetsWe \ufb01rst establish our LASNet based on the standard ResNets [ 11]. Speci\ufb01cally, we build LAS-ResNet-50 and LAS-ResNet-101 by plugging our maskers in the two common ResNet structures.The baselines include various types of dynamic inference approaches: 1) layer skipping (SkipNet[32] and Conv-AIG [30]); 2) channel skipping (BAS [1]); and 3) pixel-level spatial-wise dynamicnetwork (DynConv [31]). For our LASNet, we compare various settings of the spatial granularitySnet. We set training targets (cf. Sec. 3.5) t\u2208{0,4,0.5,0.6,0.7}for our dynamic models to evaluatetheir performance in different sparsity regimes. We apply the same operator fusion (Sec. 3.4) for bothour models and the compared baselines [30, 31] for fair comparison.Results are presented in Figure 7 (a). On the left we plot the relationship of accuracy v.s. FLOPs. Itcan be observed that our LAS-ResNets with different granularity settings signi\ufb01cantly outperformthe competing dynamic neural networks. Surprisingly, coarse-grained spatially adaptive inference(Snet=4-4-2-1 and Snet=8-4-7-1 for the 4 stages) can achieve even higher accuracy when consumingsimilar FLOPs on ResNets, despite the sacri\ufb01ced \ufb02exibility compared toSnet=1-1-1-1. We conjecturethat a larger Sis also bene\ufb01cial to the optimization of maskers.We compare the practical latency of three granularity settings in Figure 7 (a) predicted by our latencyprediction model (middle on TX2 and right on V100). We can witness that although they achievecomparable theoretical ef\ufb01ciency (Figure 7 (a) left), larger Sis more hardware-friendly comparedto the \ufb01nest granularity. For example, the inference latency of LAS-ResNet-101 ( Snet=1-1-1-1)is signi\ufb01cantly higher than the ResNet-101 baseline on V100 (Figure 7 (a) right), even though itstheoretical computation is much smaller than that of the static model. However, larger granularities(Snet=4-4-2-1 and Snet=8-4-7-1) can effectively improve the inference latency due to its lower burdenon the memory access. Remarkably, the latency of ResNet-101 could be reduced by 36% and 46% onV100 and TX2 respectively without sacri\ufb01cing the accuracy when t=0.4. The classi\ufb01cation accuracyis increased by 1.9% with similar inference ef\ufb01ciency. It can be observed that the realistic speedupratio r\u2113 is more close to the theoretical FLOPs ratio target ton the less powerful TX2, because thelatency is computation-bounded (i.e. the latency is mainly spent on computation) on such IoT devices.In contrast, there is a larger gap between practical and theoretical ef\ufb01ciency on the more powerfulV100, as the latency is bounded by the memory access cost.4.3.2 Lightweight baseline comparison: RegNetsWe further evaluate our LASNet in lightweight CNN architectures,i.e. RegNets-Y [25]. Two differentsized models are tested: RegNetY-400MF and RegNetY-800MF. Compared baselines include othertypes of ef\ufb01cient models, e.g., MobileNets-v2 [28], Shuf\ufb02etNets-v2 [23] and CondenseNets [16].The results are presented in Figure 7 (b). The x-axis for the three sub-\ufb01gures are the FLOPs, thelatency on TX2, and the latency on the Nvidia nano GPU, respectively. We can observe that our8--- Page 9 ---1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2Latency on Nvidia Tesla V100 GPU (ms)76.577.077.578.078.579.0Accuracy (%) static ResNetsLAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=4-4-7-1)LAS-ResNet-101 (Snet=8-4-7-1)Figure 8: Ablation studies on S. Figure 9: Visualization results.method outperforms various types of static models in terms of the trade-off between accuracy andef\ufb01ciency. More results on image classi\ufb01cation are provided in Appendix C.2.4.4 Ablation studiesWe conduct ablation studies to validate the effectiveness of our coarse-grained spatially adaptiveinference (Sec. 3.2) and operator fusion operations (Sec. 3.4).More granularities settings. We test various granularity settings on LAS-ResNet-101 to examinethe effects of Sin different stages. The results on the Tesla-V100 GPU are presented in Figure 8. Itcan be found that the \ufb01nest granularity (Snet=1-1-1-1) leads to substantial inef\ufb01ciency despite thereduced FLOPs (cf. Figure 7 (a) left). Coarse-grained spatially adaptive inference in the \ufb01rst twostages (Snet=4-4-1-1) effectively reduces the inference latency. We further increase Sin the thirdstage to 2 and 7, and this procedure consistently improves the realistic ef\ufb01ciency on the V100 GPU.This trend also holds on the GTX 1080 GPU (see the results in Appendix C.2.Table 1: Ablation studies on operator fusion.Masker- Gather- Scatter- LatencyConv1x1 Conv3x3 Add (\xb5s)   163.2   90.1   86.7   71.4Operator fusion. We investigate the effect of ouroperator fusion introduced in Sec. 3.4. One convolu-tional block in the \ufb01rst stage of a LAS-ResNet-101(S=4, r=0.6) is tested. The results in Table 1 vali-date that every step of operator fusion bene\ufb01ts thepractical latency of a block, as the overhead onmemory access is effectively reduced. Especially,the fusion of the masker operation and the \ufb01rst con-volution is crucial to reducing the latency.4.5 VisualizationWe visualize the masks generated by our masker in the third block of a LAS-ResNet-101 (Snet=4-4-2-1) in Figure 12. The brilliant areas correspond to the locations of 1 elements in a mask, andthe computation on the dimmed regions is skipped by our dynamic model. We can witness that themasker accurately locate the most task-related regions (even the tiny aircraft at the corner), whichhelps reduce the unnecessary computation on background areas. These resultsalso suggest that forthe \ufb01rst stage, the granularity S=4 is suf\ufb01ciently \ufb02exible to recognize the important regions, anda win-win can be achieved between accuracy and ef\ufb01ciency. Interestingly, the masker could selectsome objects that are not labeled for the sample, e.g., the \ufb02ower beside the hummingbird and thehuman holding the camera. This indicates that our spatial-wise dynamic networks can automaticallyrecognize the regions with semantics, and their capability is not limited by the classi\ufb01cation labels.This property is helpful in some downstream tasks, such as object detection (Sec. 4.6) and instancesegmentation (Sec. 4.7), which require detecting multiple classes and objects in an image. Morevisualization results could be found in Appendix C.3.4.6 COCO Object detectionWe further evaluate our LASNet on the COCO [22] object detection task. The mean average precision(mAP), the average backbone FLOPs, and the average backbone latency on the validation set areused to measure the network performance. We test two commonly used detection frameworks: FasterR-CNN [27] with Feature Pyramid Network [20] and RetinaNet [21]. Thanks to the generality ofour method, we can conveniently replace the backbones with ours pre-trained on ImageNet, andthe whole models are \ufb01netuned on COCO with the standard setting for 12 epochs (see detailed9--- Page 10 ---Table 2: Object detection results on the COCO dataset.Detection Backbone Backbone Backbone Latency (ms)mAP (%)Framework FLOPs (G) V100 GTX1080 TX2Faster R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 39.4LAS-ResNet-101 (Snet=4-4-2-1,t=0.6) 90.7 33.8 90.6 524.9 40.3LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 79.3 30.7 82.5 477.1 39.8LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.5 29.0 79.9 464.8 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 67.9 25.3 69.1 401.3 39.5RetinaNetResNet-101 (Baseline) 141.2 39.5 119.3 729.4 38.5LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 77.8 30.4 81.8 472.6 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.4 28.9 79.9 464.8 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 66.4 25.3 69.1 401.3 38.9Table 3: Instance Segmentation results on the COCO dataset.Segmentation Backbone Backbone Backbone Latency (ms)APmask(%) APbox(%)Framework FLOPs (G) V100 GTX1080 TX2Mask R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 36.1 40.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 80.5 31.1 83.3 481.9 37.0 41.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.4) 69.2 27.9 74.8 431.6 36.1 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 68.8 25.8 70.9 411.8 36.2 40.0setup in Appendix B.3). The input images are resized to a short side of 800 and a long side notexceeding 1333. The results of our LAS-ResNet-101 with different Snet settings are presented inTable 2. We can observe from the results that when setting the training target as 0.4, the latency ofour LAS-ResNet-101 with Snet=4-4-7-1 is signi\ufb01cantly lower than the static baseline on all deviceswithout sacri\ufb01cing mAP in both detection frameworks. With a larger training targets, our LASNetcan increase the mAP by 0.9% and 0.8% in Faster R-CNN and RetinaNet respectively, while stillbeing faster than the baseline method.4.7 COCO instance segmentationWe also present the results of instance segmentation on COCO, which demonstrate the effectivenessof our LASNet on the dense prediction task. From the results in Table 3, we can observe that whensetting the training target as 0.4, the Mask R-CNN [ 10] models (Snet=4-4-2-1 and Snet=4-4-7-1)runs faster on all tested hardware devices without sacri\ufb01cing the performance. With a training targetof 0.5, the APmask and APbox of the Mask R-CNN model could be increased by 0.9% and 1.0%respectively while still running faster than the baseline method.5 ConclusionIn this paper, we propose to build latency-aware spatial-wise dynamic networks (LASNet) under theguidance of a latency prediction model. By simultaneously considering the algorithm, the schedulingstrategy and the hardware properties, we can ef\ufb01ciently estimate the practical latency of spatial-wise dynamic operators on arbitrary computing platforms. Based on the empirical analysis on therelationship between the latency and the granularity of spatially adaptive inference, we optimizeboth the algorithm and the scheduling strategies to achieve realistic speedup on many multi-coreprocessors, e.g., the Tesla V100 GPU and the Jetson TX2 GPU. Experiments on image classi\ufb01cation,object detection and instance segmentation tasks validate that the proposed method signi\ufb01cantlyimproves the practical ef\ufb01ciency of deep CNNs, and outperforms various competing approaches.AcknowledgementThis work is supported in part by the National Key R&D Program of China under Grant2020AAA0105200, the National Natural Science Foundation of China under Grants 62022048and the Tsinghua University-China Mobile Communications Group Co.,Ltd. Joint Institute..10--- Page 11 ---References[1] Babak Ehteshami Bejnordi, Tijmen Blankevoort, and Max Welling. Batch-shaping for learningconditional channel gated networks. In ICLR, 2020.[2] Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, MeghanCowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et al. Tvm: An automated end-to-end optimizingcompiler for deep learning. In OSDI, 2018.[3] Steven Colleman, Thomas Verelst, Linyan Mei, Tinne Tuytelaars, and Marian Verhelst. Proces-sor architecture optimization for spatially dynamic neural networks. In VLSI-SoC, 2021.[4] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scalehierarchical image database. In CVPR, 2009.[5] Xuanyi Dong, Junshi Huang, Yi Yang, and Shuicheng Yan. More is less: A more complicatednetwork with less inference complexity. In CVPR, 2017.[6] Michael Figurnov, Maxwell D Collins, Yukun Zhu, Li Zhang, Jonathan Huang, Dmitry Vetrov,and Ruslan Salakhutdinov. Spatially adaptive computation time for residual networks. In CVPR,2017.[7] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Honghui Wang, and Yulin Wang. Dynamicneural networks: A survey. TPAMI, 2021.[8] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Yitian Zhang, and Haojun Jiang. Spatiallyadaptive feature re\ufb01nement for ef\ufb01cient inference. TIP, 2021.[9] Yizeng Han, Yifan Pu, Zihang Lai, Chaofei Wang, Shiji Song, Junfen Cao, Wenhui Huang,Chao Deng, and Gao Huang. Learning to weight samples for dynamic early-exiting networks.In ECCV, 2022.[10] Kaiming He, Georgia Gkioxari, Piotr Doll\xe1r, and Ross Girshick. Mask r-cnn. In Proceedings ofthe IEEE international conference on computer vision, pages 2961\u20132969, 2017.[11] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for imagerecognition. In CVPR, 2016.[12] John L Hennessy and David A Patterson. Computer architecture: a quantitative approach .Elsevier, 2011.[13] Andrew G Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, TobiasWeyand, Marco Andreetto, and Hartwig Adam. Mobilenets: Ef\ufb01cient convolutional neuralnetworks for mobile vision applications. arXiv preprint arXiv:1704.04861, 2017.[14] Jie Hu, Li Shen, and Gang Sun. Squeeze-and-excitation networks. In CVPR, 2018.[15] Gao Huang, Danlu Chen, Tianhong Li, Felix Wu, Laurens van der Maaten, and Kilian Wein-berger. Multi-scale dense networks for resource ef\ufb01cient image classi\ufb01cation. In ICLR, 2018.[16] Gao Huang, Shichen Liu, Laurens Van der Maaten, and Kilian Q Weinberger. Condensenet: Anef\ufb01cient densenet using learned group convolutions. In CVPR, 2018.[17] Gao Huang, Zhuang Liu, Geoff Pleiss, Laurens Van Der Maaten, and Kilian Weinberger.Densely connected convolutional networks. TPAMI, 2019.[18] Eric Jang, Shixiang Gu, and Ben Poole. Categorical reparameterization with gumbel-softmax.In ICLR, 2017.[19] Ji Lin, Yongming Rao, Jiwen Lu, and Jie Zhou. Runtime neural pruning. In NeurIPS, 2017.[20] Tsung-Yi Lin, Piotr Doll\xe1r, Ross Girshick, Kaiming He, Bharath Hariharan, and Serge Belongie.Feature pyramid networks for object detection. In CVPR, 2017.[21] Tsung-Yi Lin, Priya Goyal, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Focal loss for denseobject detection. In ICCV, 2017.11--- Page 12 ---[22] Tsung-Yi Lin, Michael Maire, Serge Belongie, James Hays, Pietro Perona, Deva Ramanan,Piotr Doll\xe1r, and C Lawrence Zitnick. Microsoft coco: Common objects in context. In ECCV,2014.[23] Ningning Ma, Xiangyu Zhang, Hai-Tao Zheng, and Jian Sun. Shuf\ufb02enet v2: Practical guidelinesfor ef\ufb01cient cnn architecture design. In ECCV, 2018.[24] Chris J Maddison, Andriy Mnih, and Yee Whye Teh. The concrete distribution: A continuousrelaxation of discrete random variables. In ICLR, 2017.[25] Ilija Radosavovic, Raj Prateek Kosaraju, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Design-ing network design spaces. In CVPR, 2020.[26] Mengye Ren, Andrei Pokrovsky, Bin Yang, and Raquel Urtasun. SBNet: Sparse Blocks Networkfor Fast Inference. CVPR, 2018.[27] Shaoqing Ren, Kaiming He, Ross Girshick, and Jian Sun. Faster r-cnn: Towards real-timeobject detection with region proposal networks. In NeurIPS, 2015.[28] Mark Sandler, Andrew Howard, Menglong Zhu, Andrey Zhmoginov, and Liang-Chieh Chen.Mobilenetv2: Inverted residuals and linear bottlenecks. In CVPR, 2018.[29] Mingxing Tan, Bo Chen, Ruoming Pang, Vijay Vasudevan, Mark Sandler, Andrew Howard, andQuoc V Le. Mnasnet: Platform-aware neural architecture search for mobile. In Proceedingsof the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pages 2820\u20132828,2019.[30] Andreas Veit and Serge Belongie. Convolutional networks with adaptive inference graphs. InECCV, 2018.[31] Thomas Verelst and Tinne Tuytelaars. Dynamic convolutions: Exploiting Spatial Sparsity forFaster Inference. In CVPR, 2020.[32] Xin Wang, Fisher Yu, Zi-Yi Dou, Trevor Darrell, and Joseph E Gonzalez. Skipnet: Learningdynamic routing in convolutional networks. In ECCV, 2018.[33] Yulin Wang, Kangchen Lv, Rui Huang, Shiji Song, Le Yang, and Gao Huang. Glance and focus:a dynamic approach to reducing spatial redundancy in image classi\ufb01cation. In NeurIPS, 2020.[34] Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, YuandongTian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. Fbnet: Hardware-aware ef\ufb01cient convnetdesign via differentiable neural architecture search. InProceedings of the IEEE/CVF Conferenceon Computer Vision and Pattern Recognition, pages 10734\u201310742, 2019.[35] Zhenda Xie, Zheng Zhang, Xizhou Zhu, Gao Huang, and Stephen Lin. Spatially adaptiveinference with stochastic feature sampling and interpolation. In ECCV, 2020.[36] Le Yang, Yizeng Han, Xi Chen, Shiji Song, Jifeng Dai, and Gao Huang. Resolution adaptivenetworks for ef\ufb01cient inference. In CVPR, 2020.[37] Mingjian Zhu, Kai Han, Enhua Wu, Qiulin Zhang, Ying Nie, Zhenzhong Lan, and Yunhe Wang.Dynamic resolution network. NeurIPS, 2021.12--- Page 13 ---AppendixA Latency prediction model.As the dynamic operators in our method have not been supported by current deep learning libraries,we propose a latency prediction model to ef\ufb01ciently estimate the real latency of these operators onhardware device. The inputs of the latency prediction model include: 1) the structural con\ufb01gurationof a convolutional block, 2) its activation rate rwhich decides the computation amount, 3) the spatialgranularity S, and 4) the hardware properties mentioned in Table 4. The latency of a dynamic blockis predicted as follows.Input/output shape de\ufb01nition. The \ufb01rst step of predicting the latency of an operation is to calculatethe shape of input and output. Taking the gather-conv2 operation as an example, the input of thisoperation is the activation with the shape of Cin \xd7H \xd7W, where Cin is the number of inputchannels, and H and W are the resolution of the feature map. The shape of the output tensor isP \xd7Cout \xd7S\xd7S, where P is the number of output patches, Cout is the number of output channelsand Sis the spatial granularity. Note that P is obtained based on the output of our maskers.Operation-to-hardware mapping. Next, we map the operations to hardware. As is mentioned in thepaper, we model a hardware device as multiple processing engines (PEs). We assign the computationof each element in the output feature map to a PE. Speci\ufb01cally, we consecutively split the outputfeature map into multiple tiles. The shape of each tile is TP \xd7TC \xd7TS1 \xd7TS2. These split tilesare assigned to multiple PEs. The computation of the elements in each tile is executed in a PE. Wecan con\ufb01gure different shapes of tiles. In order to determine the optimal shape of the tile, we makea search space of different tile shapes. The tile shape has 4 dimensions. The candidates of eachdimension are power-of-2 and do not exceed the corresponding dimension of the feature map.Latency estimation. Then, we evaluate the latency of each tile shape in the search space and selectthe optimal tile shape with the lowest latency. The latency includes the data movement latency andthe computation latency: \u2113= \u2113data + \u2113computation.1) Data movement latency \u2113data. The estimation of the latency for data movement requires us tomodel the memory system of a hardware device. We model the memory system of hardware as athree-level architecture [12]: off-chip memory, on-chip global memory, and local memory in PE.The input data and weight data are \ufb01rst transferred from the off-chip memory to the on-chip globalmemory. We assume the hardware can make full use of the off-chip memory bandwidth to simplifythe latency prediction model.After that, the data used to compute the output tiles is transferred from on-chip global memory tothe local m, Your response: ```ADD_PAPER\n2210.06223v1\nThis paper proposes LASNet, a latency-aware spatial-wise dynamic network that optimizes inference efficiency for edge devices by performing coarse-grained spatially adaptive inference. The key innovation is a latency prediction model that guides algorithm design and scheduling optimization by considering hardware properties, achieving up to 46% latency reduction on Jetson TX2 GPUs while maintaining accuracy. Experimental results on ImageNet classification and COCO object detection demonstrate significant improvements in practical inference efficiency compared to pixel-level dynamic networks.\n```\nStep #21, Phase: literature review, Feedback: Successfully added paper 2210.06223v1, Your response: ```SUMMARY\nedge AI image classification energy efficiency optimization\n```\n~~~~~~~~~~\nCurrent Step #22, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge AI image classification energy efficiency optimization, here was the response\nTitle: Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory\nSummary: Realizing today's cloud-level artificial intelligence functionalities\ndirectly on devices distributed at the edge of the internet calls for edge\nhardware capable of processing multiple modalities of sensory data (e.g. video,\naudio) at unprecedented energy-efficiency. AI hardware architectures today\ncannot meet the demand due to a fundamental "memory wall": data movement\nbetween separate compute and memory units consumes large energy and incurs long\nlatency. Resistive random-access memory (RRAM) based compute-in-memory (CIM)\narchitectures promise to bring orders of magnitude energy-efficiency\nimprovement by performing computation directly within memory. However,\nconventional approaches to CIM hardware design limit its functional flexibility\nnecessary for processing diverse AI workloads, and must overcome hardware\nimperfections that degrade inference accuracy. Such trade-offs between\nefficiency, versatility and accuracy cannot be addressed by isolated\nimprovements on any single level of the design. By co-optimizing across all\nhierarchies of the design from algorithms and architecture to circuits and\ndevices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM\nto simultaneously deliver a high degree of versatility for diverse model\narchitectures, record energy-efficiency $5\\times$ - $8\\times$ better than prior\nart across various computational bit-precisions, and inference accuracy\ncomparable to software models with 4-bit weights on all measured standard AI\nbenchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image\nclassification, 84.7% accuracy on Google speech command recognition, and a 70%\nreduction in image reconstruction error on a Bayesian image recovery task. This\nwork paves a way towards building highly efficient and reconfigurable edge AI\nhardware platforms for the more demanding and heterogeneous AI applications of\nthe future.\nPublication Date: 2021-08-17\narXiv paper ID: 2108.07879v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Enabling Efficient Processing of Spiking Neural Networks with On-Chip Learning on Commodity Neuromorphic Processors for Edge AI Systems\nSummary: The rising demand for energy-efficient edge AI systems (e.g., mobile\nagents/robots) has increased the interest in neuromorphic computing, since it\noffers ultra-low power/energy AI computation through spiking neural network\n(SNN) algorithms on neuromorphic processors. However, their efficient\nimplementation strategy has not been comprehensively studied, hence limiting\nSNN deployments for edge AI systems. Toward this, we propose a design\nmethodology to enable efficient SNN processing on commodity neuromorphic\nprocessors. To do this, we first study the key characteristics of targeted\nneuromorphic hardware (e.g., memory and compute budgets), and leverage this\ninformation to perform compatibility analysis for network selection. Afterward,\nwe employ a mapping strategy for efficient SNN implementation on the targeted\nprocessor. Furthermore, we incorporate an efficient on-chip learning mechanism\nto update the systems' knowledge for adapting to new input classes and dynamic\nenvironments. The experimental results show that the proposed methodology leads\nthe system to achieve low latency of inference (i.e., less than 50ms for image\nclassification, less than 200ms for real-time object detection in video\nstreaming, and less than 1ms in keyword recognition) and low latency of on-chip\nlearning (i.e., less than 2ms for keyword recognition), while incurring less\nthan 250mW of processing power and less than 15mJ of energy consumption across\nthe respective different applications and scenarios. These results show the\npotential of the proposed methodology in enabling efficient edge AI systems for\ndiverse application use-cases.\nPublication Date: 2025-04-01\narXiv paper ID: 2504.00957v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge AI image classification energy efficiency optimization\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 24 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\nStep #20, Phase: literature review, Feedback: 3\n--- Page 1 ---Latency-aware Spatial-wise Dynamic NetworksYizeng Han1\u2217Zhihang Yuan2\u2217 Yifan Pu1\u2217 Chenhao Xue2Shiji Song1 Guangyu Sun2 Gao Huang1\u20201 Department of Automation, BNRist, Tsinghua University, Beijing, China2 School of Electronics Engineering and Computer Science, Peking University, Beijing, China{hanyz18, pyf20}@mails.tsinghua.edu.cn, {shijis, gaohuang}@tsinghua.edu.cn{yuanzhihang, xch927027, gsun}@pku.edu.cnAbstractSpatial-wise dynamic convolution has become a promising approach to improvingthe inference ef\ufb01ciency of deep networks. By allocating more computation to themost informative pixels, such an adaptive inference paradigm reduces the spatialredundancy in image features and saves a considerable amount of unnecessarycomputation. However, the theoretical ef\ufb01ciency achieved by previous methodscan hardly translate into a realistic speedup, especially on the multi-core processors(e.g. GPUs). The key challenge is that the existing literature has only focusedon designing algorithms with minimal computation, ignoring the fact that thepractical latency can also be in\ufb02uenced by scheduling strategies and hardwareproperties. To bridge the gap between theoretical computation and practical ef-\ufb01ciency, we propose a latency-aware spatial-wise dynamic network (LASNet),which performs coarse-grained spatially adaptive inference under the guidanceof a novel latency prediction model. The latency prediction model can ef\ufb01cientlyestimate the inference latency of dynamic networks by simultaneously consideringalgorithms, scheduling strategies, and hardware properties. We use the latencypredictor to guide both the algorithm design and the scheduling optimization onvarious hardware platforms. Experiments on image classi\ufb01cation, object detectionand instance segmentation demonstrate that the proposed framework signi\ufb01cantlyimproves the practical inference ef\ufb01ciency of deep networks. For example, theaverage latency of a ResNet-101 on the ImageNet validation set could be reducedby 36% and 46% on a server GPU (Nvidia Tesla-V100) and an edge device (NvidiaJetson TX2 GPU) respectively without sacri\ufb01cing the accuracy. Code is availableat https://github.com/LeapLabTHU/LASNet.1 IntroductionDynamic neural networks [7] have attracted great research interests in recent years. Compared tostatic models [11, 17, 13, 23] which treat different inputs equally during inference, dynamic networkscan allocate the computation in a data-dependent manner. For example, they can conditionally skipthe computation of network layers [ 15, 9, 32, 30] or convolutional channels [ 19, 1], or performspatially adaptive inference on the most informative image regions ( e.g. the foreground areas)[6, 5, 31, 35, 33, 8]. Spatial-wise dynamic networks, which typically decide whether to computeeach feature pixel with masker modules [5, 31, 35, 8] (Figure 1 (a)), have shown promising results inimproving the inference ef\ufb01ciency of convolution neural networks (CNNs).Despite the remarkable theoretical ef\ufb01ciency achieved by spatial-wise dynamic networks [5, 31, 35],researchers have found it challenging to translate the theoretical results into realistic speedup,\u2217Equal contribution.\u2020Corresponding author.36th Conference on Neural Information Processing Systems (NeurIPS 2022).arXiv:2210.06223v1  [cs.CV]  12 Oct 2022--- Page 2 ---Maskergather ...convolution(s) scatter...Dynamic Convolution(s) AlgorithmSchedulingHardwareLatency(a) Algorithm: Spatially adaptive inference with a masker.(b) Scheduling: the practical inference pipeline of dynamic convolutions.(c) The general idea of our work.in\ufb02uence guidanceselected pixel locationsFigure 1: An overview of our method. (a) illustrates the spatially adaptive inference algorithm; (b) isthe scheduling strategy; and (c) presents the three key factors to the practical latency. For a givenhardware, the latency is used to guide our algorithm design and scheduling optimization.especially on some multi-core processors, e.g., GPUs [35, 3, 8]. The challenges are two-fold: 1) mostprevious approaches [5, 31, 35] perform spatially adaptive inference at the \ufb01nest granularity: everypixel is \ufb02exibly decided whether to be computed or not. Such \ufb02exibility induces non-contiguousmemory access [35] and requires specialized scheduling strategies (Figure 1 (b)); 2) the existingliterature has only adopted the hardware-agnostic FLOPs (\ufb02oating-point operations) as an inaccurateproxy for the ef\ufb01ciency, lacking latency-aware guidance on the algorithm design. For dynamicnetworks, the adaptive computation with sub-optimal scheduling strategies further enlarges thediscrepancy between the theoretical FLOPs and the practical latency. Note that it has been validatedby previous works that the latency on CPUs has a strong correlation with FLOPs [8, 35]. Therefore,we mainly focus on the GPU platform in this paper, which is more challenging and less explored.We address the above challenges by proposing a latency-aware spatial-wise dynamic network(LASNet). Three key factors to the inference latency are considered: the algorithm, the schedulingstrategy, and the hardware properties. Given a target hardware device, we directly use the latency,rather than the FLOPs, to guide our algorithm design and scheduling optimization (Figure 1 (c)).Because the memory access pattern and the scheduling strategies in our dynamic operators differfrom those in static networks, the libraries developed for static models (e.g. cuDNN) are sub-optimalfor the acceleration of dynamic models. Without the support of libraries, each dynamic operatorrequires scheduling optimization, code optimization, compiling, and deployment for each device.Therefore, it is laborious to evaluate the network latency on different hardware platforms. To this end,we propose a novel latency prediction model to ef\ufb01ciently estimate the realistic latency of a networkby simultaneously considering the aforementioned three factors. Compared to the hardware-agnosticFLOPs, our predicted latency can better re\ufb02ect the practical ef\ufb01ciency of dynamic models.Guided by this latency prediction model, we establish our latency-aware spatial-wise dynamic network(LASNet), which adaptively decides whether to allocate computation on feature patches insteadof pixels [5, 31, 35] (Figure 2 top). We name this paradigm as spatially adaptive inference at acoarse granularity. While less \ufb02exible than the pixel-level adaptive computation in previous works[5, 31, 35], it facilitates more contiguous memory access, bene\ufb01ting the realistic speedup on hardware.The scheduling strategy and the implementation are further ameliorated for faster inference.It is worth noting that LASNet is designed as a general framework in two aspects: 1) the coarse-grained spatially adaptive inference paradigm can be conveniently implemented in various CNNbackbones, e.g., ResNets [11], DenseNets [17] and RegNets [25]; and 2) the latency predictor is anoff-the-shell tool which can be directly used for various computing platforms (e.g. server GPUs andedge devices).We evaluate the performance of LASNet on multiple CNN architectures on image classi\ufb01cation,object detection, and instance segmentation tasks. Experiment results show that our LASNet improvesthe ef\ufb01ciency of deep CNNs both theoretically and practically. For example, the inference latencyof ResNet-101 on ImageNet [ 4] is reduced by 36% and 46% on an Nvidia Tesla V100 GPU andan Nvidia Jetson TX2 GPU, respectively, without sacri\ufb01cing the accuracy. Moreover, the proposedmethod outperforms various lightweight networks in a low-FLOPs regime.Our main contributions are summarized as follows:2--- Page 3 ---1. We propose LASNet, which performs coarse-grained spatially adaptive inference guidedby the practical latency instead of the theoretical FLOPs. To the best of our knowledge,LASNet is the \ufb01rst framework that directly considers the real latency in the design phase ofdynamic neural networks;2. We propose a latency prediction model, which can ef\ufb01ciently and accurately estimate thelatency of dynamic operators by simultaneously considering the algorithm, the schedulingstrategy, and the hardware properties;3. Experiments on image classi\ufb01cation and downstream tasks verify that our proposed LAS-Net can effectively improve the practical ef\ufb01ciency of different CNN architectures.2 Related worksSpatial-wise dynamic network is a common type of dynamic neural networks [ 7]. Compared tostatic models which treat different feature locations evenly during inference, these networks performspatially adaptive inference on the most informative regions ( e.g., foregrounds), and reduce theunnecessary computation on less important areas (e.g., backgrounds). Existing works mainly includethree levels of dynamic computation: resolution level [ 36, 37], region level [ 33] and pixel level[5, 31, 35]. The former two generally manipulate the network inputs [ 33, 37] or require specialarchitecture design [36]. In contrast, pixel-level dynamic networks can \ufb02exibly skip the convolutionson certain feature pixels in arbitrary CNN backbones [5, 31, 35]. Despite its remarkable theoreticalef\ufb01ciency, pixel-wise dynamic computation brings considerable dif\ufb01culty to achieving realisticspeedup on multi-core processors, e.g., GPUs. Compared to the previous approaches [ 5, 31, 35]which only focus on reducing the theoretical computation, we propose to directly use the latency toguide our algorithm design and scheduling optimization.Hardware-aware network design. To bridge the gap between theoretical and practical ef\ufb01ciencyof deep models, researchers have started to consider the real latency in the network design phase.There are two lines of works in this direction. One directly performs speed tests on targeteddevices, and summarizes some guidelines to facilitate hand-designing lightweight models [23]. Theother line of work searches for fast models using the neural architecture search (NAS) technique[29, 34]. However, all existing works try to build static models, which have intrinsic computationalredundancy by treating different inputs in the same way. However, speed tests for dynamic operatorson different hardware devices can be very laborious and impractical. In contrast, our proposed latencyprediction model can ef\ufb01ciently estimate the inference latency on any given computing platforms bysimultaneously considering algorithm design, scheduling strategies and hardware properties.3 MethodologyIn this section, we \ufb01rst introduce the preliminaries of spatially adaptive inference, and then demon-strate the architecture design of our LASNet. The latency prediction model is then explained, whichguides the granularity settings and the scheduling optimization for LASNet. We further present theimplementation improvements for faster inference, followed by the training strategies.3.1 PreliminariesSpatially adaptive inference. The existing spatial-wise dynamic networks are usually establishedby attaching a masker Min each convolutional block of a CNN backbone (Figure 1 (a)). Speci\ufb01cally,let x\u2208RH\xd7W\xd7C denote the input of a block, where H and W are the feature height and width, andC is the channel number. The masker Mtakes x as input, and generates a binary-valued spatialmask M = M(x) \u2208{0,1}H\xd7W . Each element of M determines whether to perform convolutionoperations on the corresponding location of the output feature. The unselected regions will be \ufb01lledwith the values from the input [5, 31] or obtained via interpolation [35]. We de\ufb01ne the activation rateof a block as r=\u2211i,j Mi,jH\xd7W , representing the ratio of the calculated pixels.Scheduling strategy. During inference, the current scheduling strategy for spatial-wise dynamicconvolutions generally involve three steps [26] (Figure 1 (b)): 1) gathering, which re-organizes theselected pixels (if the convolution kernel size is greater than 1 \xd71, the neighbors are also required)along the batch dimension; 2) computation, which performs convolution on the gathered input; and3) scattering, which \ufb01lls the computed pixels on their corresponding locations of the output feature.3--- Page 4 ---MaskerMasker-Conv1x1 Conv1x1 ...Scatter-Add Conv1x1 Conv3x3 Gumbel NoiseT raining Inference Input OutputUpsample Element-wise  multiplication Selected pixelGather-Conv3x3 Conv1x1 Regular convolution Operator fusionInput OutputFigure 2: Our proposed LASNet block. Top: we \ufb01rst generate a low-resolution spatial mask Mcoarse,which is then upsampled to obtain the mask M with the same size as the output feature. GumbelSoftmax [18, 24] is used for end-to-end training (Sec. 3.5). Bottom: the scheduling optimization isperformed to decrease the memory access for faster inference (Sec. 3.4).Limitations. Compared to performing convolutions on the entire feature map, the aforementionedscheduling strategy reduces the computation while bringing considerable overhead to memory accessdue to the mask generation and the non-contiguous memory access. Such overhead would increasethe overall latency, especially when the granularity of dynamic convolution is at the \ufb01nest pixel level.3.2 Architecture designSpatial granularity. As mentioned above, pixel-level dynamic convolutions [5, 31, 35] raise sub-stantial challenges to achieving realistic speedup on multi-core processors due to the non-contiguousmemory access. To this end, we propose to optimize the granularity of spatially adaptive inference.Speci\ufb01cally, take the commonly used bottleneck structure in [11] as an example, our coarse-grainedspatial-wise dynamic convolutional block is illustrated in Figure 2. Instead of directly producinga mask with the shape of H\xd7W, we \ufb01rst generate a low-resolution mask Mcoarse \u2208{0,1}HS \xd7WS ,where Sis named as the spatial granularity. Each element in Mcoarse determines the computationof an S\xd7S-sized feature patch. For instance, the feature size in the \ufb01rst ResNet stage3 is 56 \xd756.Then the possible choices for Sare {1,2,4,7,8,14,28,56}.The mask Mcoarse is then upsampledto the size of H\xd7W. Notably, S = 1means that the granularity is still at the pixel level as previousmethods [5, 31, 35]. Note that the other extreme situation (S = 56) is not considered in this paper,when the masker directly determines whether to skip the whole block (i.e. layer skipping [30, 32]).Such an overly aggressive approach will lead to considerable drop of accuracy, as we presented inAppendix C.2. The masker is composed of a pooling layer followed by a 1 \xd71 convolution.Differences to existing works. Without using the interpolation operation [ 35] or the carefullydesigned two-branch structure [8], the proposed block architecture is simple and suf\ufb01ciently generalto be plugged into most backbones with minimal modi\ufb01cation. Our formulation is mostly similar tothat in [31], which could be viewed as a variant of our method with the spatial granularity S=1 for allblocks. Instead of performing spatially adaptive inference at the \ufb01nest pixel level, our granularity Sisoptimized under the guidance of our latency prediction model (details are presented in the followingSec. 4.2) to achieve realistic speedup on target computing platforms.3.3 Latency prediction modelAs stated before, it is laborious to evaluate the latency of dynamic operators on different hardwareplatforms. To ef\ufb01ciently seek preferable granularity settings on arbitrary hardware devices, wepropose a latency prediction model G, which can directly predict the delay of executing dynamicoperators on any target devices. For a spatial-wise dynamic convolutional block, the latency predictorGtakes the hardware propertiesH, the layer parametersP, the spatial granularityS, and the activationrate ras input and predicts the latency \u2113of a dynamic convolutional block: \u2113= G(H,P,S,r ).Hardware modeling. We model a hardware device as multiple processing engines (PEs), and parallelcomputation can be executed on these PEs. As shown in Figure 3, we model the memory system as a3Here we refer to a stage as the cascading of multiple blocks which process features with the same resolution.4--- Page 5 ---Off-chip Memory(GDDR/DDR/HBM)On-chip Memory(LLC/Global Buffer)PE1PEMemoryComputation UnitsPE2PEMemoryComputation UnitsPEnPEMemoryComputation Units\u2026Figure 3: Our hardware model.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)101520253035Latency ( s)PredictedReal Figure 4: Latency prediction results.three-level structure [12]: 1) off-chip memory, 2) on-chip global memory, and 3) memory in PE. Sucha hardware model enables us to accurately predict the cost on both data movement and computation.Latency prediction. When simulating the data movement procedure, the ef\ufb01ciency of non-contiguous memory accesses under different granularity Ssettings is considered. As for the com-putation latency, it is important to adopt a proper scheduling strategy to increase the parallelism ofcomputation. Therefore, we search for the optimal scheduling (the con\ufb01guration of tiling and in-PEparallel computing) of dynamic operations to maximize the utilization of hardware resources. A moredetailed description of our latency prediction model is presented in Appendix A.Empirical validation. We take the \ufb01rst block in ResNet-101 as an example and vary the activationrate rto evaluate the performance of our prediction model. The comparison between our predictionsand the real testing latency on the Nvidia V100 GPU is illustrated in Figure 4, from which we canobserve that our predictor can accurately estimate the real latency in a wide range of activation rates.3.4 Implementation detailsWe use general optimization methods like fusing activation functions and batch normalizationlayers into convolution layers. We also optimize the speci\ufb01c operators in our spatial-wise dynamicconvolutional blocks as follows (see also Figure 2 for an overview).Fusing the masker and the \ufb01rst convolution. As mentioned in Sec. 3.1, the masker in each blockconsumes very little computation, but it takes the whole feature map as input. Therefore, it is amemory-bounded operation (the inference time is mainly spent on memory access). Since the maskerand the \ufb01rst convolution in the block share the same input, there is an opportunity to fuse these twooperations to avoid the repeated access of the input data. Note that a spatial-wise dynamic convolutionrequires the output of the masker. If we fuse the two layers, the \ufb01rst convolution will be changed to astatic operation, which may increase the inference latency. There exists a threshold of activation raterth, when r>r th, the overall latency can be reduced. We decide whether to fuse them according tothe average activation rate. See more details in Appendix B.1.Fusing the gather operation and the dynamic convolution. Traditional approaches \ufb01rst gather theinput pixels of the \ufb01rst dynamic convolution in a block (Figure 1 (b)). The gather operation is alsoa memory-bounded operation. Furthermore, when the size of the convolution kernel exceeds 1\xd71,the area of input patches may overlap, resulting in repeated memory load/store. We fuse the gatheroperation into the dynamic convolution to reduce the memory access.Fusing the scatter operation and the add operation. Traditional approaches scatter the outputpixels of the last dynamic convolution, and then execute the element-wise addition (Figure 1 (b)). Wefuse these two operators to reduce the memory access. The ablation study in Sec. 4.4 validates theeffectiveness of the proposed fusing methods.3.5 TrainingOptimization of non-differentiable maskers. The masker modules are required to produce binary-valued spatial masks for making discrete decisions, and cannot be directly optimized with backpropagation. Following [35, 31, 8], we adopt straight-through Gumbel Softmax [18, 24] to train thenetwork in an end-to-end fashion. Speci\ufb01cally, let \u02dcM \u2208RH\xd7W\xd72 denote the output of the maskgenerator. The decisions are obtained with the argmax function during inference. In the trainingphase, a differentiable approximation is de\ufb01ned by replacing the argmax operation with a Softmax:\u02c6M =exp{(log(\u02dcM:,:,0)+ G:,:,0)/\u03c4}\u22111k=0 exp{(log(\u02dcM:,:,k)+ G:,:,k)/\u03c4} \u2208 [0,1]H\xd7W , (1)5--- Page 6 ---0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.00.20.40.60.81.01.21.41.6Latency ratio (r )S = 1(a) Relationship between r\u2113 and rfor LAS-ResNet blocks on the Nvidia Tesla V100 GPU.0.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.75Latency ratio (r )S = 1S = 2S = 4S = 7S = 8S = 14S = 280.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.250.500.751.001.251.501.752.00Latency ratio (r )S = 1S = 2S = 4S = 7S = 140.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.41.6Latency ratio (r )S = 1S = 2S = 70.0 0.2 0.4 0.6 0.8 1.0Activation rate (r)0.20.40.60.81.01.21.4Latency ratio (r )S = 1(b) Relationship between r\u2113 and rfor LAS-RegNetY-800MF blocks on the Nvidia Jetson TX2 GPU.Figure 5: Latency prediction results of LAS-ResNet blocks on V100 (a) and LAS-RegNet blocks onTX2 (b). For both networks, we plot the relationship between the latency ratio r\u2113 and the activationrate r for the blocks in 4 stages with the convolutional stride 1. The practical ef\ufb01ciency is onlyimproved when r\u2113 <1. Note that S = 1can harm the practical latency even for a small r(reducedcomputation), while a larger Swill alleviate this problem. See detailed analysis in Sec. 4.2.where \u03c4 is the Softmax temperature. Following the common practice [ 31, 8], we let \u03c4 decreaseexponentially from 5.0 to 0.1 in training to facilitate the optimization of maskers.Training objective. The FLOPs of each spatial-wise dynamic convolutional block can be calculatedbased on our de\ufb01ned activation rate r[31]. Then we can obtain the FLOPs of the overall dynamicnetwork Fdyn. Let Fstat denotes the FLOPs of its static counterpart. We optimize their ratio toapproximate a target 0 <t< 1:LFLOPs = (FdynFstat\u2212t)2.In addition, we de\ufb01ne loss item Lbounds asin [31] to constrain the upper bound and the lower bound of activation rates in early training epochs.We further propose to leverage the static counterparts of our dynamic networks as \u201cteachers\u201d to guidethe optimization procedure. Let y and y\u2032denote the output logits of a dynamic model (\u201cstudent\u201d)and its \u201cteacher\u201d, respectively. Our \ufb01nal loss can be written asL= Ltask + \u03b1(LFLOPs + Lbounds) +\u03b2T2 \xb7KL(\u03c3(y/T)||\u03c3(y\u2032/T)), (2)where Ltask represents the task-related loss, e.g., cross-entropy loss in image classi\ufb01cation. KL(\xb7||\xb7)denotes the Kullback\u2013Leibler divergence, and \u03b1,\u03b2 are the coef\ufb01cients balancing these items. We use\u03c3to denote the log-Softmax function, and T is the temperature for computing KL-divergence.4 ExperimentsIn this section, we \ufb01rst introduce the experiment settings in Sec. 4.1. Then the latency of differentgranularity settings are analyzed in Sec. 4.2. The performance of our LASNet on ImageNet is furtherevaluated in Sec. 4.3, followed by the ablation studies in Sec. 4.4. Visualization results are illustratedin Sec. 4.5, and we \ufb01nally validate our method on the object detection task (Sec. 4.6). The results onthe instance segmentation task are presented in . For simplicity, we add \u201cLAS-\u201d as a pre\ufb01x beforemodel names to denote our LASNet, e.g., LAS-ResNet-50.4.1 Experiment settingsLatency prediction. Various types of hardware platforms are tested, including a server GPU (TeslaV100), a desktop GPU (GTX1080) and edge devices ( e.g., Nvidia Nano and Jetson TX2). Themajor properties considered by our latency prediction model include the number of processingengines (#PE), the \ufb02oating-point computation in a processing engine (#FP32), the frequency and thebandwidth. It can be observed that the server GPUs generally have a larger #PE than the IoT devices.The batch size is set as 1 for all dynamic models and computing platforms.Image classi\ufb01cation. The image classi\ufb01cation experiments are conducted on the ImageNet [ 4]dataset. Following [31], we initialize the backbone parameter from a pre-trained checkpoint4, and4We use the torchvision pre-trained models at https://pytorch.org/vision/stable/models.html.6--- Page 7 ---1 2 4 7 8 14 28Spatial granularity (S)12345Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.51.01.52.02.53.03.54.0Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.51.01.52.02.53.0Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(a) Relationship between r\u2113 and Sfor LAS-ResNet blocks on V100.1 2 4 7 8 14 28Spatial granularity (S)0.250.500.751.001.251.501.75Latency ratio (r )stage 1r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 4 7 14Spatial granularity (S)0.250.500.751.001.251.501.752.00Latency ratio (r )stage 2r = 0.00r = 0.25r = 0.50r = 0.75r = 1.001 2 7Spatial granularity (S)0.20.40.60.81.01.21.41.6Latency ratio (r )stage 3r = 0.00r = 0.25r = 0.50r = 0.75r = 1.00(b) Relationship between r\u2113 and Sfor LAS-RegNetY-800MF blocks on Nvidia Jetson TX2 GPU.Figure 6: The relationship between the latency ratio r\u2113 and the spatial granularity S.\ufb01netune the whole network for 100 epochs with the loss function in Eq. (2). We \ufb01x \u03b1= 10,\u03b2 = 0.5and T = 4.0 for all dynamic models. More details are provided in Appendix B.4.2 Latency prediction resultsIn this subsection, we present the latency prediction results of the spatial-wise dynamic convolutionalblocks in two different models: LAS-ResNet-101 [11] (on V100) and LAS-RegNetY-800MF [25] (onTX2). All the blocks have the bottleneck structure with different channel numbers and convolutiongroups, and the RegNetY is equipped with Squeeze-and-Excitation (SE) [14] modules.We \ufb01rst de\ufb01ne \u2113dyn as the latency of a spatial-wise dynamic convolutional block, and \u2113stat as that ofa static block without a masker. Their ratio is denoted as r\u2113 = \u2113dyn\u2113stat. We investigate the relationshipbetween r\u2113 and the activation rate r(cf. Sec. 3.5) for different granularity settings. The results inFigure 5 demonstrate that: 1) even equipped with our special optimization on the scheduling strategies,pixel-level spatially adaptive inference (S=1) cannot always improve the practical ef\ufb01ciency. Such\ufb01ne-grained adaptive inference is adopted by most previous works [31, 35], and our result can explainthe reason why they can only achieve realistic speedup on less powerful CPUs [35] or specializeddevices [3]; 2) a proper granularity S >1 effectively alleviates this problem on both hardwaredevices. By setting S >1, realistic speedup could be achieved with larger activation rates.The latency prediction results are further used to seek for a preferable granularity setting for the\ufb01rst 3 stages (we \ufb01x S = 1 for the last stage, where the feature resolution is 7 \xd77). Therefore,we plot the relationship between r\u2113 and S in Figure 10. It can be observed that: 1) r\u2113 generallydecreases with Sincreasing for a given r; 2) an overly largeS(less \ufb02exible adaptive inference) bringsinsigni\ufb01cant improvement on both devices. Especially, enlarging S from 8 to 28 in the \ufb01rst stageof a LAS-ResNet brings very little improvement on V100. Based on the results in Figure 10, wecan trade off between \ufb02exibility and ef\ufb01ciency by selecting appropriate Sfor different models andhardware devices. For example, we can simply set Snet=8-4-7-15 in a LAS-ResNet-101 to achiverealistic speedup. The accuracy-latency plots in Figure 7 also validate this observation. More resultsof our latency prediction model on the desktop-level GPU, GTX1080, are presented in Appendix C.1.4.3 ImageNet classi\ufb01cation resultsWe now empirically evaluate our proposed LASNet on the ImageNet dataset. The network perfor-mance is measured in terms of the trade-off between classi\ufb01cation accuracy and inference ef\ufb01ciency.Both theoretical (i.e. FLOPs) and practical ef\ufb01ciency (i.e. latency) are tested in our experiments.5We use this form to represnet the Ssettings for the 4 stages of a network.7--- Page 8 ---2 3 4 5 6 7 8FLOPs (x1e9)73747576777879Accuracy (%)static ResNetsConvAIG-ResNet-101SkipNet-ResNet-101BAS-ResNet-50DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)15 20 25 30 35 40Latency on Nvidia Jetson TX2 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)1.5 2.0 2.5 3.0 3.5Latency on Nvidia Tesla V100 GPU (ms)76.076.577.077.578.078.579.0Accuracy (%)static ResNetsConvAIG-ResNet-101DynConv-ResNet-101LAS-ResNet-50 (Snet=1-1-1-1)LAS-ResNet-50 (Snet=4-4-2-1)LAS-ResNet-50 (Snet=8-4-7-1)LAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=8-4-7-1)(a) LAS-ResNet results.0.2 0.3 0.4 0.5 0.6 0.7 0.8FLOPs (x1e9)717273747576Accuracy (%)RegNets-XRegNets-YMobileNets-v2ShuffleNets-v2CondenseNetsLAS-RegNetY-400MF (Snet=1-1-1-1)LAS-RegNetY-400MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)3 4 5 6 7 8Latency on Nvidia Jetson TX2 GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-XRegNets-YMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)8 10 12 14 16 18 20Latency on Nvidia nano GPU (ms)72.573.073.574.074.575.075.576.076.5Accuracy (%)RegNets-YRegNets-XMobileNets-v2LAS-RegNetY-800MF (Snet=1-1-1-1)LAS-RegNetY-800MF (Snet=4-4-2-1)LAS-RegNetY-800MF (Snet=4-4-7-1)(b) LAS-RegNetY results.Figure 7: Experimental results on ImageNet. The proposed coarse-grained spatially adaptive inferenceis tested on standard ResNets (a) and lightweight RegNets (b).4.3.1 Standard baseline comparison: ResNetsWe \ufb01rst establish our LASNet based on the standard ResNets [ 11]. Speci\ufb01cally, we build LAS-ResNet-50 and LAS-ResNet-101 by plugging our maskers in the two common ResNet structures.The baselines include various types of dynamic inference approaches: 1) layer skipping (SkipNet[32] and Conv-AIG [30]); 2) channel skipping (BAS [1]); and 3) pixel-level spatial-wise dynamicnetwork (DynConv [31]). For our LASNet, we compare various settings of the spatial granularitySnet. We set training targets (cf. Sec. 3.5) t\u2208{0,4,0.5,0.6,0.7}for our dynamic models to evaluatetheir performance in different sparsity regimes. We apply the same operator fusion (Sec. 3.4) for bothour models and the compared baselines [30, 31] for fair comparison.Results are presented in Figure 7 (a). On the left we plot the relationship of accuracy v.s. FLOPs. Itcan be observed that our LAS-ResNets with different granularity settings signi\ufb01cantly outperformthe competing dynamic neural networks. Surprisingly, coarse-grained spatially adaptive inference(Snet=4-4-2-1 and Snet=8-4-7-1 for the 4 stages) can achieve even higher accuracy when consumingsimilar FLOPs on ResNets, despite the sacri\ufb01ced \ufb02exibility compared toSnet=1-1-1-1. We conjecturethat a larger Sis also bene\ufb01cial to the optimization of maskers.We compare the practical latency of three granularity settings in Figure 7 (a) predicted by our latencyprediction model (middle on TX2 and right on V100). We can witness that although they achievecomparable theoretical ef\ufb01ciency (Figure 7 (a) left), larger Sis more hardware-friendly comparedto the \ufb01nest granularity. For example, the inference latency of LAS-ResNet-101 ( Snet=1-1-1-1)is signi\ufb01cantly higher than the ResNet-101 baseline on V100 (Figure 7 (a) right), even though itstheoretical computation is much smaller than that of the static model. However, larger granularities(Snet=4-4-2-1 and Snet=8-4-7-1) can effectively improve the inference latency due to its lower burdenon the memory access. Remarkably, the latency of ResNet-101 could be reduced by 36% and 46% onV100 and TX2 respectively without sacri\ufb01cing the accuracy when t=0.4. The classi\ufb01cation accuracyis increased by 1.9% with similar inference ef\ufb01ciency. It can be observed that the realistic speedupratio r\u2113 is more close to the theoretical FLOPs ratio target ton the less powerful TX2, because thelatency is computation-bounded (i.e. the latency is mainly spent on computation) on such IoT devices.In contrast, there is a larger gap between practical and theoretical ef\ufb01ciency on the more powerfulV100, as the latency is bounded by the memory access cost.4.3.2 Lightweight baseline comparison: RegNetsWe further evaluate our LASNet in lightweight CNN architectures,i.e. RegNets-Y [25]. Two differentsized models are tested: RegNetY-400MF and RegNetY-800MF. Compared baselines include othertypes of ef\ufb01cient models, e.g., MobileNets-v2 [28], Shuf\ufb02etNets-v2 [23] and CondenseNets [16].The results are presented in Figure 7 (b). The x-axis for the three sub-\ufb01gures are the FLOPs, thelatency on TX2, and the latency on the Nvidia nano GPU, respectively. We can observe that our8--- Page 9 ---1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2Latency on Nvidia Tesla V100 GPU (ms)76.577.077.578.078.579.0Accuracy (%) static ResNetsLAS-ResNet-101 (Snet=1-1-1-1)LAS-ResNet-101 (Snet=4-4-1-1)LAS-ResNet-101 (Snet=4-4-2-1)LAS-ResNet-101 (Snet=4-4-7-1)LAS-ResNet-101 (Snet=8-4-7-1)Figure 8: Ablation studies on S. Figure 9: Visualization results.method outperforms various types of static models in terms of the trade-off between accuracy andef\ufb01ciency. More results on image classi\ufb01cation are provided in Appendix C.2.4.4 Ablation studiesWe conduct ablation studies to validate the effectiveness of our coarse-grained spatially adaptiveinference (Sec. 3.2) and operator fusion operations (Sec. 3.4).More granularities settings. We test various granularity settings on LAS-ResNet-101 to examinethe effects of Sin different stages. The results on the Tesla-V100 GPU are presented in Figure 8. Itcan be found that the \ufb01nest granularity (Snet=1-1-1-1) leads to substantial inef\ufb01ciency despite thereduced FLOPs (cf. Figure 7 (a) left). Coarse-grained spatially adaptive inference in the \ufb01rst twostages (Snet=4-4-1-1) effectively reduces the inference latency. We further increase Sin the thirdstage to 2 and 7, and this procedure consistently improves the realistic ef\ufb01ciency on the V100 GPU.This trend also holds on the GTX 1080 GPU (see the results in Appendix C.2.Table 1: Ablation studies on operator fusion.Masker- Gather- Scatter- LatencyConv1x1 Conv3x3 Add (\xb5s)   163.2   90.1   86.7   71.4Operator fusion. We investigate the effect of ouroperator fusion introduced in Sec. 3.4. One convolu-tional block in the \ufb01rst stage of a LAS-ResNet-101(S=4, r=0.6) is tested. The results in Table 1 vali-date that every step of operator fusion bene\ufb01ts thepractical latency of a block, as the overhead onmemory access is effectively reduced. Especially,the fusion of the masker operation and the \ufb01rst con-volution is crucial to reducing the latency.4.5 VisualizationWe visualize the masks generated by our masker in the third block of a LAS-ResNet-101 (Snet=4-4-2-1) in Figure 12. The brilliant areas correspond to the locations of 1 elements in a mask, andthe computation on the dimmed regions is skipped by our dynamic model. We can witness that themasker accurately locate the most task-related regions (even the tiny aircraft at the corner), whichhelps reduce the unnecessary computation on background areas. These resultsalso suggest that forthe \ufb01rst stage, the granularity S=4 is suf\ufb01ciently \ufb02exible to recognize the important regions, anda win-win can be achieved between accuracy and ef\ufb01ciency. Interestingly, the masker could selectsome objects that are not labeled for the sample, e.g., the \ufb02ower beside the hummingbird and thehuman holding the camera. This indicates that our spatial-wise dynamic networks can automaticallyrecognize the regions with semantics, and their capability is not limited by the classi\ufb01cation labels.This property is helpful in some downstream tasks, such as object detection (Sec. 4.6) and instancesegmentation (Sec. 4.7), which require detecting multiple classes and objects in an image. Morevisualization results could be found in Appendix C.3.4.6 COCO Object detectionWe further evaluate our LASNet on the COCO [22] object detection task. The mean average precision(mAP), the average backbone FLOPs, and the average backbone latency on the validation set areused to measure the network performance. We test two commonly used detection frameworks: FasterR-CNN [27] with Feature Pyramid Network [20] and RetinaNet [21]. Thanks to the generality ofour method, we can conveniently replace the backbones with ours pre-trained on ImageNet, andthe whole models are \ufb01netuned on COCO with the standard setting for 12 epochs (see detailed9--- Page 10 ---Table 2: Object detection results on the COCO dataset.Detection Backbone Backbone Backbone Latency (ms)mAP (%)Framework FLOPs (G) V100 GTX1080 TX2Faster R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 39.4LAS-ResNet-101 (Snet=4-4-2-1,t=0.6) 90.7 33.8 90.6 524.9 40.3LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 79.3 30.7 82.5 477.1 39.8LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.5 29.0 79.9 464.8 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 67.9 25.3 69.1 401.3 39.5RetinaNetResNet-101 (Baseline) 141.2 39.5 119.3 729.4 38.5LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 77.8 30.4 81.8 472.6 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.5) 79.4 28.9 79.9 464.8 39.3LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 66.4 25.3 69.1 401.3 38.9Table 3: Instance Segmentation results on the COCO dataset.Segmentation Backbone Backbone Backbone Latency (ms)APmask(%) APbox(%)Framework FLOPs (G) V100 GTX1080 TX2Mask R-CNNResNet-101 (Baseline) 141.2 39.5 119.3 729.4 36.1 40.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.5) 80.5 31.1 83.3 481.9 37.0 41.0LAS-ResNet-101 (Snet=4-4-2-1,t=0.4) 69.2 27.9 74.8 431.6 36.1 40.0LAS-ResNet-101 (Snet=4-4-7-1,t=0.4) 68.8 25.8 70.9 411.8 36.2 40.0setup in Appendix B.3). The input images are resized to a short side of 800 and a long side notexceeding 1333. The results of our LAS-ResNet-101 with different Snet settings are presented inTable 2. We can observe from the results that when setting the training target as 0.4, the latency ofour LAS-ResNet-101 with Snet=4-4-7-1 is signi\ufb01cantly lower than the static baseline on all deviceswithout sacri\ufb01cing mAP in both detection frameworks. With a larger training targets, our LASNetcan increase the mAP by 0.9% and 0.8% in Faster R-CNN and RetinaNet respectively, while stillbeing faster than the baseline method.4.7 COCO instance segmentationWe also present the results of instance segmentation on COCO, which demonstrate the effectivenessof our LASNet on the dense prediction task. From the results in Table 3, we can observe that whensetting the training target as 0.4, the Mask R-CNN [ 10] models (Snet=4-4-2-1 and Snet=4-4-7-1)runs faster on all tested hardware devices without sacri\ufb01cing the performance. With a training targetof 0.5, the APmask and APbox of the Mask R-CNN model could be increased by 0.9% and 1.0%respectively while still running faster than the baseline method.5 ConclusionIn this paper, we propose to build latency-aware spatial-wise dynamic networks (LASNet) under theguidance of a latency prediction model. By simultaneously considering the algorithm, the schedulingstrategy and the hardware properties, we can ef\ufb01ciently estimate the practical latency of spatial-wise dynamic operators on arbitrary computing platforms. Based on the empirical analysis on therelationship between the latency and the granularity of spatially adaptive inference, we optimizeboth the algorithm and the scheduling strategies to achieve realistic speedup on many multi-coreprocessors, e.g., the Tesla V100 GPU and the Jetson TX2 GPU. Experiments on image classi\ufb01cation,object detection and instance segmentation tasks validate that the proposed method signi\ufb01cantlyimproves the practical ef\ufb01ciency of deep CNNs, and outperforms various competing approaches.AcknowledgementThis work is supported in part by the National Key R&D Program of China under Grant2020AAA0105200, the National Natural Science Foundation of China under Grants 62022048and the Tsinghua University-China Mobile Communications Group Co.,Ltd. Joint Institute..10--- Page 11 ---References[1] Babak Ehteshami Bejnordi, Tijmen Blankevoort, and Max Welling. Batch-shaping for learningconditional channel gated networks. In ICLR, 2020.[2] Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, MeghanCowan, Leyuan Wang, Yuwei Hu, Luis Ceze, et al. Tvm: An automated end-to-end optimizingcompiler for deep learning. In OSDI, 2018.[3] Steven Colleman, Thomas Verelst, Linyan Mei, Tinne Tuytelaars, and Marian Verhelst. Proces-sor architecture optimization for spatially dynamic neural networks. In VLSI-SoC, 2021.[4] Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. Imagenet: A large-scalehierarchical image database. In CVPR, 2009.[5] Xuanyi Dong, Junshi Huang, Yi Yang, and Shuicheng Yan. More is less: A more complicatednetwork with less inference complexity. In CVPR, 2017.[6] Michael Figurnov, Maxwell D Collins, Yukun Zhu, Li Zhang, Jonathan Huang, Dmitry Vetrov,and Ruslan Salakhutdinov. Spatially adaptive computation time for residual networks. In CVPR,2017.[7] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Honghui Wang, and Yulin Wang. Dynamicneural networks: A survey. TPAMI, 2021.[8] Yizeng Han, Gao Huang, Shiji Song, Le Yang, Yitian Zhang, and Haojun Jiang. Spatiallyadaptive feature re\ufb01nement for ef\ufb01cient inference. TIP, 2021.[9] Yizeng Han, Yifan Pu, Zihang Lai, Chaofei Wang, Shiji Song, Junfen Cao, Wenhui Huang,Chao Deng, and Gao Huang. Learning to weight samples for dynamic early-exiting networks.In ECCV, 2022.[10] Kaiming He, Georgia Gkioxari, Piotr Doll\xe1r, and Ross Girshick. Mask r-cnn. In Proceedings ofthe IEEE international conference on computer vision, pages 2961\u20132969, 2017.[11] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for imagerecognition. In CVPR, 2016.[12] John L Hennessy and David A Patterson. Computer architecture: a quantitative approach .Elsevier, 2011.[13] Andrew G Howard, Menglong Zhu, Bo Chen, Dmitry Kalenichenko, Weijun Wang, TobiasWeyand, Marco Andreetto, and Hartwig Adam. Mobilenets: Ef\ufb01cient convolutional neuralnetworks for mobile vision applications. arXiv preprint arXiv:1704.04861, 2017.[14] Jie Hu, Li Shen, and Gang Sun. Squeeze-and-excitation networks. In CVPR, 2018.[15] Gao Huang, Danlu Chen, Tianhong Li, Felix Wu, Laurens van der Maaten, and Kilian Wein-berger. Multi-scale dense networks for resource ef\ufb01cient image classi\ufb01cation. In ICLR, 2018.[16] Gao Huang, Shichen Liu, Laurens Van der Maaten, and Kilian Q Weinberger. Condensenet: Anef\ufb01cient densenet using learned group convolutions. In CVPR, 2018.[17] Gao Huang, Zhuang Liu, Geoff Pleiss, Laurens Van Der Maaten, and Kilian Weinberger.Densely connected convolutional networks. TPAMI, 2019.[18] Eric Jang, Shixiang Gu, and Ben Poole. Categorical reparameterization with gumbel-softmax.In ICLR, 2017.[19] Ji Lin, Yongming Rao, Jiwen Lu, and Jie Zhou. Runtime neural pruning. In NeurIPS, 2017.[20] Tsung-Yi Lin, Piotr Doll\xe1r, Ross Girshick, Kaiming He, Bharath Hariharan, and Serge Belongie.Feature pyramid networks for object detection. In CVPR, 2017.[21] Tsung-Yi Lin, Priya Goyal, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Focal loss for denseobject detection. In ICCV, 2017.11--- Page 12 ---[22] Tsung-Yi Lin, Michael Maire, Serge Belongie, James Hays, Pietro Perona, Deva Ramanan,Piotr Doll\xe1r, and C Lawrence Zitnick. Microsoft coco: Common objects in context. In ECCV,2014.[23] Ningning Ma, Xiangyu Zhang, Hai-Tao Zheng, and Jian Sun. Shuf\ufb02enet v2: Practical guidelinesfor ef\ufb01cient cnn architecture design. In ECCV, 2018.[24] Chris J Maddison, Andriy Mnih, and Yee Whye Teh. The concrete distribution: A continuousrelaxation of discrete random variables. In ICLR, 2017.[25] Ilija Radosavovic, Raj Prateek Kosaraju, Ross Girshick, Kaiming He, and Piotr Doll\xe1r. Design-ing network design spaces. In CVPR, 2020.[26] Mengye Ren, Andrei Pokrovsky, Bin Yang, and Raquel Urtasun. SBNet: Sparse Blocks Networkfor Fast Inference. CVPR, 2018.[27] Shaoqing Ren, Kaiming He, Ross Girshick, and Jian Sun. Faster r-cnn: Towards real-timeobject detection with region proposal networks. In NeurIPS, 2015.[28] Mark Sandler, Andrew Howard, Menglong Zhu, Andrey Zhmoginov, and Liang-Chieh Chen.Mobilenetv2: Inverted residuals and linear bottlenecks. In CVPR, 2018.[29] Mingxing Tan, Bo Chen, Ruoming Pang, Vijay Vasudevan, Mark Sandler, Andrew Howard, andQuoc V Le. Mnasnet: Platform-aware neural architecture search for mobile. In Proceedingsof the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pages 2820\u20132828,2019.[30] Andreas Veit and Serge Belongie. Convolutional networks with adaptive inference graphs. InECCV, 2018.[31] Thomas Verelst and Tinne Tuytelaars. Dynamic convolutions: Exploiting Spatial Sparsity forFaster Inference. In CVPR, 2020.[32] Xin Wang, Fisher Yu, Zi-Yi Dou, Trevor Darrell, and Joseph E Gonzalez. Skipnet: Learningdynamic routing in convolutional networks. In ECCV, 2018.[33] Yulin Wang, Kangchen Lv, Rui Huang, Shiji Song, Le Yang, and Gao Huang. Glance and focus:a dynamic approach to reducing spatial redundancy in image classi\ufb01cation. In NeurIPS, 2020.[34] Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, YuandongTian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. Fbnet: Hardware-aware ef\ufb01cient convnetdesign via differentiable neural architecture search. InProceedings of the IEEE/CVF Conferenceon Computer Vision and Pattern Recognition, pages 10734\u201310742, 2019.[35] Zhenda Xie, Zheng Zhang, Xizhou Zhu, Gao Huang, and Stephen Lin. Spatially adaptiveinference with stochastic feature sampling and interpolation. In ECCV, 2020.[36] Le Yang, Yizeng Han, Xi Chen, Shiji Song, Jifeng Dai, and Gao Huang. Resolution adaptivenetworks for ef\ufb01cient inference. In CVPR, 2020.[37] Mingjian Zhu, Kai Han, Enhua Wu, Qiulin Zhang, Ying Nie, Zhenzhong Lan, and Yunhe Wang.Dynamic resolution network. NeurIPS, 2021.12--- Page 13 ---AppendixA Latency prediction model.As the dynamic operators in our method have not been supported by current deep learning libraries,we propose a latency prediction model to ef\ufb01ciently estimate the real latency of these operators onhardware device. The inputs of the latency prediction model include: 1) the structural con\ufb01gurationof a convolutional block, 2) its activation rate rwhich decides the computation amount, 3) the spatialgranularity S, and 4) the hardware properties mentioned in Table 4. The latency of a dynamic blockis predicted as follows.Input/output shape de\ufb01nition. The \ufb01rst step of predicting the latency of an operation is to calculatethe shape of input and output. Taking the gather-conv2 operation as an example, the input of thisoperation is the activation with the shape of Cin \xd7H \xd7W, where Cin is the number of inputchannels, and H and W are the resolution of the feature map. The shape of the output tensor isP \xd7Cout \xd7S\xd7S, where P is the number of output patches, Cout is the number of output channelsand Sis the spatial granularity. Note that P is obtained based on the output of our maskers.Operation-to-hardware mapping. Next, we map the operations to hardware. As is mentioned in thepaper, we model a hardware device as multiple processing engines (PEs). We assign the computationof each element in the output feature map to a PE. Speci\ufb01cally, we consecutively split the outputfeature map into multiple tiles. The shape of each tile is TP \xd7TC \xd7TS1 \xd7TS2. These split tilesare assigned to multiple PEs. The computation of the elements in each tile is executed in a PE. Wecan con\ufb01gure different shapes of tiles. In order to determine the optimal shape of the tile, we makea search space of different tile shapes. The tile shape has 4 dimensions. The candidates of eachdimension are power-of-2 and do not exceed the corresponding dimension of the feature map.Latency estimation. Then, we evaluate the latency of each tile shape in the search space and selectthe optimal tile shape with the lowest latency. The latency includes the data movement latency andthe computation latency: \u2113= \u2113data + \u2113computation.1) Data movement latency \u2113data. The estimation of the latency for data movement requires us tomodel the memory system of a hardware device. We model the memory system of hardware as athree-level architecture [12]: off-chip memory, on-chip global memory, and local memory in PE.The input data and weight data are \ufb01rst transferred from the off-chip memory to the on-chip globalmemory. We assume the hardware can make full use of the off-chip memory bandwidth to simplifythe latency prediction model.After that, the data used to compute the output tiles is transferred from on-chip global memory tothe local m, Your response: ```ADD_PAPER\n2210.06223v1\nThis paper proposes LASNet, a latency-aware spatial-wise dynamic network that optimizes inference efficiency for edge devices by performing coarse-grained spatially adaptive inference. The key innovation is a latency prediction model that guides algorithm design and scheduling optimization by considering hardware properties, achieving up to 46% latency reduction on Jetson TX2 GPUs while maintaining accuracy. Experimental results on ImageNet classification and COCO object detection demonstrate significant improvements in practical inference efficiency compared to pixel-level dynamic networks.\n```\nStep #21, Phase: literature review, Feedback: Successfully added paper 2210.06223v1, Your response: ```SUMMARY\nedge AI image classification energy efficiency optimization\n```\nStep #22, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification energy efficiency optimization, here was the response\nTitle: Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory\nSummary: Realizing today's cloud-level artificial intelligence functionalities\ndirectly on devices distributed at the edge of the internet calls for edge\nhardware capable of processing multiple modalities of sensory data (e.g. video,\naudio) at unprecedented energy-efficiency. AI hardware architectures today\ncannot meet the demand due to a fundamental "memory wall": data movement\nbetween separate compute and memory units consumes large energy and incurs long\nlatency. Resistive random-access memory (RRAM) based compute-in-memory (CIM)\narchitectures promise to bring orders of magnitude energy-efficiency\nimprovement by performing computation directly within memory. However,\nconventional approaches to CIM hardware design limit its functional flexibility\nnecessary for processing diverse AI workloads, and must overcome hardware\nimperfections that degrade inference accuracy. Such trade-offs between\nefficiency, versatility and accuracy cannot be addressed by isolated\nimprovements on any single level of the design. By co-optimizing across all\nhierarchies of the design from algorithms and architecture to circuits and\ndevices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM\nto simultaneously deliver a high degree of versatility for diverse model\narchitectures, record energy-efficiency $5\\times$ - $8\\times$ better than prior\nart across various computational bit-precisions, and inference accuracy\ncomparable to software models with 4-bit weights on all measured standard AI\nbenchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image\nclassification, 84.7% accuracy on Google speech command recognition, and a 70%\nreduction in image reconstruction error on a Bayesian image recovery task. This\nwork paves a way towards building highly efficient and reconfigurable edge AI\nhardware platforms for the more demanding and heterogeneous AI applications of\nthe future.\nPublication Date: 2021-08-17\narXiv paper ID: 2108.07879v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Enabling Efficient Processing of Spiking Neural Networks with On-Chip Learning on Commodity Neuromorphic Processors for Edge AI Systems\nSummary: The rising demand for energy-efficient edge AI systems (e.g., mobile\nagents/robots) has increased the interest in neuromorphic computing, since it\noffers ultra-low power/energy AI computation through spiking neural network\n(SNN) algorithms on neuromorphic processors. However, their efficient\nimplementation strategy has not been comprehensively studied, hence limiting\nSNN deployments for edge AI systems. Toward this, we propose a design\nmethodology to enable efficient SNN processing on commodity neuromorphic\nprocessors. To do this, we first study the key characteristics of targeted\nneuromorphic hardware (e.g., memory and compute budgets), and leverage this\ninformation to perform compatibility analysis for network selection. Afterward,\nwe employ a mapping strategy for efficient SNN implementation on the targeted\nprocessor. Furthermore, we incorporate an efficient on-chip learning mechanism\nto update the systems' knowledge for adapting to new input classes and dynamic\nenvironments. The experimental results show that the proposed methodology leads\nthe system to achieve low latency of inference (i.e., less than 50ms for image\nclassification, less than 200ms for real-time object detection in video\nstreaming, and less than 1ms in keyword recognition) and low latency of on-chip\nlearning (i.e., less than 2ms for keyword recognition), while incurring less\nthan 250mW of processing power and less than 15mJ of energy consumption across\nthe respective different applications and scenarios. These results show the\npotential of the proposed methodology in enabling efficient edge AI systems for\ndiverse application use-cases.\nPublication Date: 2025-04-01\narXiv paper ID: 2504.00957v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2108.07879v1\n```\n~~~~~~~~~~\nCurrent Step #23, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---1  Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory  Weier Wan1*, Rajkumar Kubendran2,5, Clemens Schaefer4, S. Burc Eryilmaz1, Wenqiang Zhang3, Dabin Wu3, Stephen Deiss2, Priyanka Raina1, He Qian3, Bin Gao3*, Siddharth Joshi4,2*, Huaqiang Wu3*, H.-S. Philip Wong1*, Gert Cauwenberghs2*  1 Stanford University, CA, USA;  2 University of California San Diego, CA, USA;  3 Tsinghua University, Beijing, China;  4 University of Notre Dame, IN, USA;  5 University of Pittsburgh, PA, USA  Abstract  Realizing today\u2019s cloud-level artificial intelligence (AI) functionalities directly on devices distributed at the edge of the internet calls for edge hardware capable of processing multiple modalities of sensory data (e.g. video, audio) at unprecedented  energy-efficiency. AI hardware architectures today cannot meet the demand due to  a fundamental \u201cmemory wall\u201d: data movement between separate compute and memory units consumes large energy and incurs long latency 1. Resistive random-access memory (RRAM) based compute-in-memory (CIM) architectures promise to bring orders of magnitude  energy-efficiency improvement by performing computation directly within memory , using intrinsic physical properties of RRAM devices2\u20137. However, conventional approach es to CIM hardware design limit its functional flexibility necessary for processing diverse AI workloads, and must overcome hardware imperfections that degrade inference accuracy . Such trade -offs between efficiency, versatility and accuracy cannot be addressed by isolated improvements on any single level of the design. By co -optimizing across all hierarchies of the design from algorithms and architecture to circuits and devices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM to simultaneously deliver a high degree of versatility in reconfiguring a single chip for diverse model architectures, record energy-efficiency 5\uf0b4 - 8\uf0b4 better than prior art across various computational bit -precisions, and inference accuracy comparable to software models with 4-bit weights on all measured standard AI benchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image classification, 84.7% accuracy on Google speech command recognition, and a 70% reduction in image reconstruction error on a Bayesian image recovery task. This work paves a way towards building highly efficient and reconfigurable edge AI hardware platforms for the more demanding and heterogeneous AI applications of the future.   Main  Compute-in-memory (CIM) architecture offers a pathway towards achieving brain -level information processing efficiency by eliminating expensive data movement between isolated compute and memory units in a conventional von Neumann architecture 2\u20137.  Resistive random access memory (RRAM) 8 is an emerging non-volatile memory that offers higher density, lower leakage and better analog programmability than conventional on -chip static random access memory (SRAM), making it an ideal candidate to implement large-scale and low -power CIM systems. Research in this area has demonstrated various AI applications by using fabricated resistive memory arrays as electronic synapses while using off -chip software/hardware to implement essential functionalities such as analog -to-digital conversion and neuron activations for a complete system 3,4,16,17,7,9\u201315. More recent studies have demonstrated fully -integrated RRAM-CMOS chips and focused on techniques to improve energy-efficiency18\u201328. However, to date, there has not been a fully-integrated RRAM CIM chip that simultaneously demonstrates a broad cross-section of --- Page 2 ---2  AI applications while achieving high energy -efficiency and software -comparable accuracy  obtained entirely from hardware measurements. The challenge originates from the fundamental trade-offs between efficiency, versatility, and accuracy in hardware design. The analog nature of  RRAM-CIM architecture makes it challenging to realize the same level of functional flexibility and computational accuracy as digital circuits. As a result, few CIM designs have implemented the reconfigurability necessary for processing diverse AI workloads, which is key to a broader adoption of the technology (e.g. the ability of graphics processing units29 and tensor processing units30 to execute diverse AI workloads contributes greatly to their adoption). Meanwhile, although various techniques have been proposed to mitigate the impacts of analog-related hardware imperfections on inference accuracy , the AI benchmark results reported in prior studies are often generated by performing software emulation based on characterized device data4,7,11,17. Such an approach often overestimates accuracies compared to fully hardware measured results due to incomplete modeling of hardware non -idealities. Obtaining software comparable inference results across broad AI applications remains challenging for RRAM CIM hardware.   To address these challenges, we present NeuRRAM - the first multimodal monolithically-integrated RRAM CIM hardware that simultaneously delivers a high degree of reconfigurability, record computational energy-efficiency, together with software comparable inference accuracy measured across various AI applications (Fig. 1). This is realized through innovations across the full  stack of the design: (1) at the device level, 3 million RRAM devices with high analog programmability and uniformity are monolithically integrated with CMOS circuits; (2) at the circuit level, a voltage -mode neuron circuit supports variable computation bit -precision and diverse neuron activation functions while performing analog -to-digital conversion at low power consum ption and compact area footprint; (3) at the architecture level, a bi -directional transposable neurosynaptic array (TNSA) architecture is developed to enable reconfigurability in dataflow directions with minimal area and energy overheads; (4) at the system  level, the chip is partitioned into 48 cores that perform inference in parallel and can be selectively powered on/off to allow flexible control of computation granularity to achieve high energy efficiency; (5) finally at the algorithm level, hardware -algorithm co -optimization techniques including model -driven hardware calibration and hardware-driven model training and fine -tuning are developed to mitigate the impact of hardware non -idealities on inference accuracy. We report fully hardware measured benchma rk results for a broad range of AI inference tasks including image classification, voice recognition and image recovery, implemented with diverse AI models including convolutional neural networks (CNNs) 31, long short -term memory (LSTM)32 models and probabilistic graphical models 33 (Fig. 1e). The chip is measured to consistently achieve the lowest energy-delay-product (EDP), an often used metric of performance and energy-efficiency, among RRAM CIM hardware, while it operates over a range of configurations to suit various AI benchmarks (Fig. 1d).   Reconfigurable RRAM CIM architecture for diverse AI workloads  To support a broad range of AI workloads, the NeuRRAM chip implements  a highly flexible CIM chip architecture. The chip consists of 48 CIM cores that can perform computation in parallel. Each individual core can be selectively turned off through power -gating when not actively used, while the model weights are retained by the non -volatile RRAM devices. At the central of each core is a novel Transposable Neurosynaptic Array (TNSA) architecture that offers flexible control of dataflow directions , which is crucial for enabling diverse model architectures with different dataflow patterns. For instance, in CNNs that are commonly applied to vision -related tasks, data flows in a single direction through layers to generate data representations at different abstraction levels; in LSTMs that are used to process temporal data such as audio signals, data travel recurrently through the same layer for multiple time -steps; in probabilistic --- Page 3 ---3  graphical models such as restricted Boltzmann machine (RBM), probabilistic sampling is performed back-and-forth between layers until the network converges to a high -probability state. Besides inference, the error back -propagation during gradient-descent training of multiple AI models requires r eversing the direction of dataflow through the network .  However, conventional RRAM CIM architectures are limited to perform MVM in a single direction  by hardwiring rows and columns of the RRAM crossbar array to dedicated circuits  on the periphery to drive inputs and measure outputs. Some studies implement reconfigurable data-flow directions by adding extra hardware, which incurs substantial energy, latency and area penalties (Extended Data Fig. 2): executing bi-directional (forward and backward) data-flow requires either duplicating power and area-hungry analog-to-digital converters (ADCs) at both ends of the RRAM array22,34 or dedicating large area outside of the array to routing both rows and columns to a shared data converter26; the recurrent connections require writing the outputs to a buffer memory outside of the RRAM array, and reading them back for the next time step computation35.  The TNSA architecture (Fig. 2b, c) realizes dynamic data-flow reconfigurability with little overhead. While in conventional designs, CMOS peripheral circuits such as ADCs connect only at one end of the RRAM array, the TNSA architecture physically interleaves the RRAM weights and the CMOS neuron circuits that implement ADCs and activation functions , and interconnects them along the length of both rows and columns (Fig. 2b-d). The physical layout of TNSA consists of 16\xd716 of such interleaved corelets that are connected by shared bit-lines (BLs) and word-lines (WLs) along horizontal direction and source-lines (SLs) along vertical direction. Each corelet encloses 16\xd716 RRAM devices and one neuron circuit. To distribute the 256 neurons across the TNSA to 256 rows (BL) and 256 columns (SL), we connect the neuron within the corelet (i, j) to both the (16i+j)-th BL and the (16j+i)-th SL via a pair of switches. As a result, each row or each column connects uniquely to a single neuron, while doing so without duplicating neurons at both ends of the array, thus saving area and energy. Moreover, a neuron uses its BL and SL switches for both its input and output: it not only receives the analog matrix-vector-multiplication (MVM) output coming from either BL or SL through the switches, but also sends the converted digital results to peripheral registers via the same switches. By configuring which switch to use during  the input and output stages of the neuron, we can realize multiple MVM data -flow directions. Fig. 2e shows the forward, backward and recurrent MVMs enabled by the TNSA. To implement forward MVM (BL-to-SL), during the input stage, input pulses are applied to the BLs through the BL drivers, get weighted by the RRAMs, and enter the neuron through its SL switch; during the output stage, the neuron sends the converted digital outputs to bottom SL registers through its SL switch; to implement recurrent MVM (BL-to-BL), the neuron instead receives input through its SL switch and sends the digital output back to the BL registers through its BL switch.  To realize a balance between  the flexibility of computation granularity and area- and energy- efficiency, we partition the chip area into 48 CIM cores, with each core containing a 256\xd7256 RRAM cells and 256 CMOS neuron circuits. While a larger core size would amortize area and power consumption of peripheral circuits (e.g., digital -to-analog and analog -to-digital converters) across more RRAM devices, it is too inflexible and inefficient for implementing small, irregular, or sparse weight matrices. Conversely, a larger multiplicity of smaller cores provides finer control over computation granularity, making the design more versatile for a wide range of model architectures, at the expense of reduced memory density and higher energy consumed by peripheral circuits. Moreover, the multi -core design supports a broad selection of weight mapping strategies, which allows us to exploit both model -parallelism and data -parallelism to maximize computation throughput (Fig. 2a). Using a CNN as an e xample, to maximize data -parallelism, we duplicate the weights of the most computationally intensive layers (early convolutional layers) to multiple cores for parallel inference on multiple data; to maximize model -parallelism, we map different convolutional layers to different cores and perform parallel inference in a pipelined fashion. Meanwhile, --- Page 4 ---4  we divide the layers whose weight dimensions exceed RRAM array size into multiple segments and assign them to multiple cores for parallel execution. A more detailed description of the weight mapping strategies is provided in the Methods.  Efficient and reconfigurable voltage-mode neuron circuit  The NeuRRAM chip achieves 5 \uf0b4 to 8\uf0b4 lower energy-delay-product (EDP) and 20\xd7 to 61\xd7 higher peak computational throughput at various MVM input and output bit-precisions than previously reported RRAM CIM chips 18\u201328 (Fig. 1d), where the energy and delay are measured for performing an MVM with a 1024\xd71024 weight matrix. Key to the energy-efficiency and throughput improvement is a novel in-memory MVM output sensing scheme. The conventional approach is to use voltage as input, and measure current as the results based on Ohm\u2019s law18\u201322,24,26,27 (Fig. 2g).  Such a current-mode sensing scheme has limitations on energy-efficiency, throughput, and versatility: (1) simultaneously applying voltage pulses to  multiple rows and columns leads to large array current, consuming large power; (2) sinking the large current while clamping the voltage requires large transistors at the transimpedance amplifier (TIA), consuming large area; and (3) MVM within different AI models produces drastically different output dynamic ranges that span several orders of magnitude (Fig. 2i). Optimizing the ADC across such a wide dynamic range is fundamentally difficult. To equalize the dynamic range and reduce the array current, designs typically limit the number of input wires to activate in a single cycle, thus limiting throughput.  NeuRRAM simultaneously improves energy-efficiency, throughput, and versatility by virtue of a highly reconfigurable neuron circuit implementing a voltage-mode sensing scheme. The neuron performs analog to digital conversion of the MVM outputs by directly sensing the settled open-circuit voltage on the BL or SL line capacitance36, obviating the need for power and area hungry TIA to sense current while clamping voltage (Fig. 2h). Voltage inputs are driven on the BLs and voltage outputs are sensed on the SLs, or vice versa, depending on the desired direction of MVM.  WLs are activated  to start the MVM operation , activating all RRAM conductances.  The voltage on the output line  settles to the weighted average of the voltages driven on the input lines, where the weights are the RRAM conductances.  Upon deactivating the WLs, the output is sampled by transferring the charge on the output line to the neuron sampling capacitor (Csample in Extended Data Fig. 4 ). The neuron then accumulates this charge onto an integration capacitor (Cinteg). The analog-to-digital conversion  of the integrated charge starts when all the sampling and integration cycles during the MVM input phase complete (see details in Methods). Such voltage-mode sensing turns off the RRAM array immediately when voltage on output wires settle s, before the ADC process starts, thus requiring a shorter array activation time and lower energy consumption than existing implementations of current -mode sensing36. Moreover, the weight normalization due to the  conductance weighting in the voltage output (Fig. 2i) results in an automatic output dynamic range normalization for different weight matrices , making the MVM self -adaptable to different AI models  while not sacrificing  throughput. To eliminate the normalization factor from the final results, we pre-compute its value from the weight matrix and multiply it back to the digital outputs from the ADC.  Our voltage-mode neuron further supports reconfigurability in computation bit-precision and activation functions. It can perform MVM with 1 - to 6-bit inputs and 1- to 8-bit outputs, and implement commonly used activation functions such as Rectified Linear Unit (ReLU), sigmoid , and tanh functions as a part of the analog-to-digital conversion process . It also supports probabilistic sampling for stochastic activation functions by injecting pseudo-random noise generated by a linear-feedback-shift-register (LFSR) block into the neuron integrator. All the neuron circuit operations are performed by dynamically configuring a single amplifier in the neuron as either an integrator or a comparator during different phases of operations , as --- Page 5 ---5  detailed in the Methods . This results in a more compact design than other work that merges ADC and neuron activation  functions within the same  module23,28. While most existing CIM designs use time -multiplexed ADCs for multiple rows/columns to amortize ADC area, the compactness of our neuron circuit (1.2 \uf06dm2 each) allows us to dedicate a neuron for each pair of BL and SL, and tightly interleave the neuron with RRAM devices within the TNSA architecture as can be seen in Extended Data Fig. 10d.     Hardware-algorithm co-optimization enables software comparable inference accuracy  The innovations across the  chip architecture and circuit layers bring superior  efficiency and reconfigurability to NeuRRAM. To complete the story, we must ensure that the  computational accuracy can be preserved under  various circuit and device non -idealities4,6,37. We developed a set of hardware -algorithm co -optimization techniques that allow NeuRRAM  to deliver software -comparable accuracy across diverse AI applications. Importantly, all the AI benchmark results presented in the paper are obtained entirely from hardware measurements. While prior efforts have reported benchmark results using a mixture of hardware characterization and software simulation, e.g ., emulate the  array-level MVM process in software using measured single device characteristics 4,7,11,17, such an approach often  fails to model the complete set of non-idealities existing in realistic hardware. As shown in Fig. 3a, they include (i) IR drop on input wires, (ii) on RRAM array drivers, and (iii) on crossbar wires, (iv) limited RRAM programming resolution, (v)  RRAM conductance relaxation, (vi) capacitive coupling from simultaneously switching array wires, and (vii) limited ADC resolution and dynamic range.  Our experiments show that omitting certain non-idealities in simulation leads to over-optimistic prediction of inference accuracy  when compared to actual hardware measurement results. For example, the 3rd and the 4th bars in Fig. 3e show a  2.32% accuracy difference between simulation and measurement for CIFAR-10 classification38, while the simulation accounts for only (v) RRAM conductance relaxation and (vii) limited ADC resolution, which are what previous studies most often modelled7,17.  Our hardware-algorithm co-optimization approach includes three main techniques: (1) model -driven chip calibration, (2) noise -resilient NN training and analog weight programming, and (3) chip -in-the-loop progressive model fine-tuning. Model-driven chip calibration uses the real model weights and input data to optimize the chip operating conditions such as input voltage pulse amplitude, and find s any ADC offsets for subsequent cancellation during inference. Ideally, the MVM output voltage dynamic range should fully utilize the ADC input swing to minimize the discretization error. However, MVM output dynamic range varies with network layers (Fig. 3b). As a result, for each individual layer, we use a subset of training -set data to that layer to search for the optimal operating conditions. Extended Data Fig. 5 shows that different input data distributions lead to vastly different output distributions for a layer. Therefore, it is crucial to perform the optimization using the training -set data  that can mostly closely emulate the input data distribution we will see at test time. Together with the weight normalization effect from the voltage-mode neuron circuit, the model -driven chip calibration technique enables the chip to flexibly adapt to differen t AI models without sacrificing ADC accuracy.  Stochastic non-idealities such as RRAM conductance relaxation degrade signal -to-noise ratio (SNR) of computation, leading to inference accuracy drop. Prior work obtained higher SNR by limiting each RRAM cell to store only a single bit, and encoding higher precision weights using multiple cells18,21,24,27,39. Such an approach lowers the weight memory density and energy efficiency. Accompanying that approach, the neural network is trained with weights quantized to the corresponding bit-precisions. In contrast, we utilize --- Page 6 ---6  the intrinsic analog programmability of RRAM 40 to maximize weight memory density while maintaining accuracy. Instead of training with quantized weights, which is equivalent to injecting uniformly distributed noise into weights, we train the model with high-precision floating-point weights while injecting noise with distribution extracted from characterization of actual RRAM devices. A previous study proposed to inject Gaussian noise into weights to improve the  network\u2019s noise resiliency 17. Our techniqu e can be more generally applied to different types of resistive memories  whose noise does not necessarily follow a Gaussian distribution. Fig. 3e shows that the technique significantly improves the model\u2019s immunity to noise, from a CIFAR -10 classification accuracy of 25.34% without noise injection to 85.99% with noise injection. After the training, we program the non-quantized weights to RRAM analog conductances using an iterative write-verify technique, described in the Methods. This technique enables NeuRRAM to achieve an inference accuracy comparable to software models with 4 -bit weights across various applications (Fig. 1e). Meanwhile, each weight is encoded by the differential conductance of 2 RRAM cells, which improves weight memory density by 2\xd7 compared to previous studies that require one RRAM cell per bit.  By applying the above two techniques, we already can measure inference accuracy comparable to or better than software models with 4-bit weights on many tasks, including Google speech command recognition41, MNIST42 image recovery, and MNIST classification (Fig. 1e). For deeper neural network models that are more sensitive to hardware non -idealities such as ResNet -2043, the measured accuracy on CIFAR -10 classification (83.67%) is still 3.36% lower than that of a 4 -bit-weight software model (87.03%). The accuracy loss can be attributed to those non-idealities that are both difficult to model accurately in software during neural network training and cannot be compensated through hardware calibration. For instance, during multi-core parallel operations, large currents flowing through input wires and RRAM array drivers leads to large IR drops (non-ideality (i) and (ii) in Fig. 3a), causing significant accuracy degradation.  To further improve accuracy for deep neural networks, we introduce a novel chip-in-the-loop progressive fine-tuning technique. Chip-in-the-loop training allows to circumvent fabrication induced non-idealities by measuring training error directly on the chip44. Prior work showed that fine-tuning the final layers using the back-propagated gradients calculated from hardware measured outputs and re-programming the fine-tuned RRAM weights help ed improve accuracy 7. We find this t echnique to be of limited effectiveness in countering the non -idealities that have a non -linear impact on MVM outputs, such as IR drops. Weight reprogramming also consumes extra time and energy. Our chip -in-the-loop progressive fine -tuning overcomes non-linear model errors by exploiting the intrinsic non-linear universal approximation capacity of the deep neural network 45, and furthermore eliminates the need for weight reprogramming. Fig. 3d illustrates the fine -tuning procedure. We progressively program the weights one layer at a time onto the chip. After programming a layer, we perform inference using the training set data on the chip up to that layer, and use the measured outputs to fine -tune the remaining layers that are still training in software. In the next time step, we program and measure the next layer on the chip. We repeat this process until all the layers are programmed. During the process, the non -idealities of the programmed layers can be progressively compensated by the remaining layers through training. Fig. 3f shows the efficacy of the progressive fine-tuning technique. From left to right, each data point represents a new layer programmed onto the chip. The accuracy at each layer is evaluated by using the chip -measured outputs from that layer as inputs to the remaining layers in software. The cumulative CIFAR -10 test set inference accuracy is improved by 1.99% using this technique. Extended Data Fig. 7a further illustrates the extent to which fine-tuning recovers the training set accuracy loss at each layer, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.  --- Page 7 ---7  Using the techniques described above, we implement a variety of AI models on the NeuRRAM chip , and achieve inference accuracy comparable to software models with 4 -bit weights across all the  measured AI benchmark tasks. Fig. 1e and Extended Data Fig. 7b  show that we achieve a 0.98% error rate on MNIST handwritten digit recognition using a 7-layer CNN, a 14.34% error rate on CIFAR-10 object classification using ResNet-20, a 15.34% error rate on Google speech command recognition using a 4-cell LSTM, and a 70% reduction of L2 image reconstruction error compared to the original noisy images on MNIST image recovery using an RBM. Fig. 4 summarizes the key features of each demonstrated model. Most of the essential neural network layers and operations are implemented fully on the chip , including all the convolutional, fully-connected and recurrent layers, and neuron activation functions, batch-normalization, and stochastic sampling process. Each of the models is implemented by allocating the weights to multiple cores on a single NeuRRAM chip. The implementation details are described in the Methods. Fundamentally, Each of the selected models represents a general class of AI algorithms: CNNs represent the class of feed-forward deep neural networks commonly used for computer vision related tasks; LSTM represents the recurrent neural networks often used for processing time series such as audio signals; and RBM represents probabilistic graphical models that require bi-directional dataflow direction to perform probabilistic sampling among a large set of random variables. These results demonstrate the versatility of the NeuRRAM architecture and the wide applicability of the hardware-algorithm co-optimization techniques.   The NeuRRAM chip implements reconfigurability across the entire hierarchy of the design, from a multi-core architecture offering flexible computation granularity, to a transposable neurosynaptic array structure enabling dynamically reconfigurable dataflow direction, to a neuron circuit implementing diverse activation functions and bit -precisions, while doing all this at a record computational energy -efficiency among resistive memory CIM hardware. We expect the energy-efficiency (EDP) to improve by another 2 to 3 orders of magnitude when scaling the design from 130-nm to 7-nm CMOS and RRAM technologies while adopting a circuit architecture most suited for each technology node ( detailed in Methods). The ability to process a diverse collection of  AI models efficiently and accurately  opens the door towards broader adoption of the CIM technology. Fundamentally, NeuRRAM signifies the importance of cross-layer co-optimization between device, circuit, architecture, and algorithm for ameliorating the trade-offs between efficiency, versatility, and accuracy in designing next-generation edge AI hard ware. The techniques presented in this work can be more generally applied to any non-volatile resistive memory technology such as phase change memory 46 (PCM), conductive bridge random access memor y47 (CBRAM), ferroelectric field-effect transistor48 (FeFET), and electro-chemical random access memory49 (ECRAM). As resistive memory continues to scale towards offering tera -bits of  on-chip memory 50, such a cross-layer co -optimization approach will equip CIM hardware on the edge with sufficient performance, efficiency, and versatility to perform complex AI tasks that can only be done on the cloud today.  --- Page 8 ---8  Methods  Core block diagram and operating modes  Fig. 2b and Extended Data Fig. 1 show the block diagram of a single compute-in-memory core. To support versatile MVM directions, most of the design is symmetrical in the row (BLs and WLs) and column (SLs) directions. The row and column register files store the inputs and outputs o f MVMs, and can be written from both the external interface to the core via either an SPI or a random-access interface, and the neurons internal to the core. The SL peripheral circuits contain a linear feedback shift register (LFSR) block used to generate pseudo-random sequences used for probabilistic sampling. It is implemented by two LFSR chains propagating in opposite directions. The registers of the two chains are XORed to generate spatially uncorrelated random numbers51. The controller block receives commands and generates control waveforms to the BL/WL/SL peripheral logic and to the neurons. It contains a delay -line based pulse generator with tunable pulse width from 1 ns to 10 ns. It also implements clock-gating and power-gating logic used to turn off the core in idle mode. Each WL, BL and SL of the TNSA is driven by a driver consisting of multiple pass gates that sup ply different voltages. Based on the values stored in the register files and the control signals issued by the controller, the WL/BL/SL logic decides the state of each pass gate.  The core has mainly three operating modes: weight -programming mode, neuron testing mode, and MVM mode (Extended Data Fig. 1). In the weight -programming mode, individual RRAM cells are selected for read and write. To select a single cell, the registers at the corresponding row and column are programmed to \u201c1\u201d through random-access with the help of the row and column decoder, while the other registers are reset to \u201c0\u201d. The WL/BL/SL logic turns on the corresponding driver pass gates to apply a SET/RESET/READ voltage on the selected cell. In the neuron testing mode, the WLs are kept at GND. Neurons receive inputs directly from BL or SL drivers through their BL or SL switch, bypassing RRAM devices. This allows us to characterize the neurons independently from the RRAM array. In the MVM mode, each input BL/SL is driven to Vref - Vread, Vref + Vread, or Vref depending on the registers\u2019 value at that row/column. If the MVM is in the BL-to-SL direction, we activate the WLs that are within the input vector length while keeping the rest at GND; if the MVM is in the SL -to-BL direction, we activate all the WLs. After neurons finish ADC, the pass gates from BLs/SLs to the registers are turned on to allow neuron state readout.   Device fabrication  RRAM arrays in NeuRRAM are in a one-transistor-one-resistor (1T1R) configuration, where each RRAM device is stacked on top of and connects in series with a selector NMOS transistor that cuts off the sneak path and provide s current compliance during RRAM programming and reading. The selector NMOS, CMOS peripheral circuits, and the bottom four back -end-of-line (BEOL) interconnect metal layers are fabricated in a standard 130 -nm foundry process. Due to the higher voltage required for RRAM forming and programming, the selector NMOS and the peripheral circuits that directly interface with RRAM arrays use thick-oxide I/O transistors rated for 5V operation. All the other CMOS circuits in neurons, digital logic, registers, etc. use core transistors rated for 1.8V operations.  The RRAM device is sandwiched between metal-4 and metal-5 layers shown in Fig. 2f.  After the foundry completes the fabrication of CMOS and the bottom four metal layers, we use a laboratory process to finish the fabrication of RRAM devices and metal-5 interconnect, and top metal pad and passivation layers. The --- Page 9 ---9  RRAM device stack consists of a TiN bottom electrode layer, a HfO x switching layer, a TaO x thermal enhancement layer 52, and a TiN top electrode layer. They are deposited sequentially, followed by a lithography step to pattern the lateral structure of the device array.   RRAM write-verify programming and conductance relaxation  Each neural network weight is encoded by the differential conductance between two RRAM cells on adjacent rows along the same column. The first RRAM cell encodes positive weight, and is programmed to low conductance state ( gmin) if the weight is negative; the second cell encodes negative weight, and i s programmed to gmin if the weight is positive. Mathematically, the conductances of the two cells are \U0001d45a\U0001d44e\U0001d465(\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) and \U0001d45a\U0001d44e\U0001d465(\u2212\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) respectively, where gmax and gmin are the maximum and minimum conductance of the RRAMs; wmax is the maximum absolute value of weights; and W is the unquantized high-precision weight.   To program an RRAM cell to its target conductance, we use an incremental-pulse write-verify technique40. Extended Data Figs. 3b, 3c illustrate the procedure: we start by measuring the initial conductance of the cell. If the value is below the target conductance, we apply a weak SET pulse aiming to slightly increase the cell conductance. Then we read the cell again. If the value is sti ll below the target, we apply another SET pulse with amplitude incremented by a small amount. We repeat such SET -read cycles until the cell conductance is within an acceptance range to the target value or overshoots to the other side of the target. In the latter case we reverse the pulse polarity to RESET, and repeat the same procedure as with SET. During the SET/RESET pulse train, the cell conductance is likely to bounce up and down multiple times until eventually it enters the acceptance range or reaches a timeout limit. There are a few trade -offs in selecting programming conditions: (1) a smaller acceptance range and a higher time -out limit improve programming precision, but require a longer time; (2) a higher gmax improves signal-to-noise ratio, but leads to higher energy consumption and more programming failures for cells that cannot reach high conductance. In our experiments, we set the initial SET pulse voltage to be 1.2V and RESET to be 1.5V, both with an increment of 0.1V and pulse width of 1\uf06ds. The acceptance range is \xb11uS to the target conductance. The timeout limit is 30 SET -RESET polarity reversals. We used gmin = 1 \uf06dS for all the models, and gmax = 40  \uf06dS for CNNs and 30 \uf06dS for LSTMs and RBMs. With such settings, 99% of the RRAM cells can be programmed to the acceptance range within the timeout limit. On average each cell requires 8.52 SET/RESET pulses.  Besides the longer programming time, another reason to not use an overl y small write-verify acceptance range is RRAM conductance relaxation. RRAM conductance drifts over time after programming. Most of the drift happens within a short time window (< 1s) immediately following the programming, after which the drift becomes much slower. The abrupt initial drift is called \u201cconductance relaxation\u201d in the literature37. Its statistics follow a Gaussian distribution at all conductance states except when the conductance is close to gmin. Extended Data Fig. 3d shows the conductance relaxation measured across the whole gmin to gmax conductance range. We found that the loss of programming precision due to conductance relaxation is much higher than that caused by the write -verify acceptance range. The measured standard deviation of the relaxation is ~2.8  \uf06dS, which is close to 10% of gmax. To mitigate the relaxation, we use an iterative programming technique. We iterate over the RRAM array for multiple times. In each iteration, we measure all the cells and re -program those whose conductance has drifted outside the acceptance range. The tai l distribution becomes narrower with more programming iterations. After 3 iterations, the standard deviation --- Page 10 ---10  becomes ~2 \uf06dS, a 29% decrease compared to the initial value. We use 3 iterations in all our neural network demonstrations, and perform inference at  least 30 mins after the programming such that the measured inference accuracy would account for such conductance relaxation effects. By combining the iterative programming with our hardware -aware model training approach, the impact of relaxation can be la rgely mitigated.   Implementation of MVM with multi-bit inputs and outputs  The neuron and the peripheral circuits support MVM at configurable input and output bit -precisions. An MVM operation consists of an initialization phase, an input phase, and an output phase. Extended Data Fig. 4 illustrates the neuron circuit operation. During the initialization phase (Extended Data Fig. 4a), all BLs and SLs are precharged to Vref. The sampling capacitors Csample of the neurons are also precharged to Vref, while the integration capacitors Cinteg are discharged.  During the input phase (Extended Data Fig. 4b, e), each input wire (either BL or SL depending on MVM direction) is driven to one of three voltage levels: Vref - Vread, Vref, Vref + Vread through three pass gates, configured by a 2-bit register and a one-hot decoder for each input wire. With the differential row weight encoding, the input wires of a differential pair are driven to the opposite voltage with respect to Vref. i.e. when input is 0, both wires are driven to Vref; when input is +1, the two wires are driven to Vref + Vread and Vref - Vread; and when input is -1, to Vref - Vread and Vref + Vread. The multi -bit inputs are realized by accumulating multiple such (-1, 0, +1) pulses as will be explained later. We then turn on all the WLs that have inputs, and the output wires begin to approach their final steady-state voltages \U0001d449\U0001d457 =\u2211 \U0001d449\U0001d456\U0001d43a\U0001d456\U0001d457\U0001d456\u2211 \U0001d43a\U0001d456\U0001d457\U0001d456. When the voltages of the output wires settle, we turn off the WLs to shut down the current flow. We then sample the charge from the output wire capacitance to Csample, and integrate the charge onto Cinteg. Since Csample is much smaller than the output wire capacitance, such sampling and integration operations can be repeated for multiple cycles to increase the amount of integrated charge. We use this capability to implement MVM with multi-bit input. For example, when the  input vectors are 4 -bit signed integers with 1 sign -bit and 3 magnitude-bits, we send three voltage pulses to input wires. The first pulse corresponds to the 1 st (most significant) magnitude-bit. When the bit is 0, we send a \u201c0\u201d pulse; when the bit is 1, we send a \u201c+1\u201d pulse if the sign-bit is 1, and \u201c-1\u201d pulse if the sign-bit is 0. We then sample and integrate from the output wires for 4 cycles such that the integrated charge quadruples. Similarly, for the 2 nd or the 3rd magnitude-bit, we apply pulses to the input wires, but this time we sample and integrate for 2 cycles and 1 cycle, respectively. In general, for n -bit signed integer inputs, we need in total (n -1) input pulses and 2 (n-1)-1 sampling and integration cycles.  Finally, during the output phase (Extended Data Figs. 5c, d, f), we convert the integrated charge into a multi-bit digital output. First, to generate the sign-bit, we disconnect the feedback loop of the amplifier to turn the integrator into a comparator (Extended Data Fig. 4c). We drive the right side of Cinteg to Vref. If the integrated charge is positive, the comparator output will be driven to GND, and to VDD otherwise. The output is then inverted, latched, and sent to the BL or SL via the neuron BL/SL switch before being written into the peripheral BL/SL registers. To generate the magnitude -bits, we perform a \u201ccharge decrement\u201d operation to the integrated charge (Extended Data Fig. 4d): if the sign-bit is 1, we charge the Csample to Vdecr- = Vref - Vdecr via the outer loop, and to Vdecr+ = Vref + Vdecr otherwise. The charge is then transferred to Cinteg to cancel part of the charge integrated during the input phase. The updated voltage of Cinteg is again compared against 0V, and the comparator output is recorded. We repeat this process and count the number --- Page 11 ---11  of charge decrement steps until the cumulative decremental charge completely cancels the initial charge, which causes the comparator output to  flip polarity. The counter outputs constitute the magnitude -bits of the neuron output. We set the maximum number of charge decrement steps Nmax to be 128, so the output can be at maximum 8 -bit (1 sign -bit + 7 magnitude -bits). To improve latency, we perfor m an early stop before Nmax is reached if the comparator outputs of all the neurons flip polarity. To configure the output bit-precision, we can tune Vdecr to change the sensing granularity and tune Nmax to change the total voltage range that the charge decrement process will cover.  We implement various commonly used neuron activation functions by modifying the operations of the charge decrement step. To implement Rectified Linear Unit (ReLU), we only perform charge decrement to resolve the magnitude-bits if the sign-bit is 1. This way we save energy by eliminating the charge decrement operations for neurons with negative integrated voltage. To implement sigmoid or tanh functions, instead of incrementing the counter every charge decrement step, we increase the number of steps between counter increments with the counter value. For instance, the counter value is initially incremented every step; when the counter value reaches 35, it begins to be incremented every 2 steps; when it reaches 40, every 3 steps; when reaches 43, every 4 steps, etc. This way a piecewise linear approximation of the sigmoid/tanh curve can be produced. For sigmoid function, we add the maximum number of steps to the tanh neuron output and divide it by twice that number to normalize the final output within the range [0, 1].  To summarize, both the configurable MVM input and output bit -precisions and various neuron activation functions are implemented using different combinations of the four basic operations: sampling, integration, comparison and charge decrement. Importantly, all the four operations are realized by a single amplifier configured in different feedback modes. As a result the design realizes versatility and compactness at the same time.   Noise-resilient NN training  For all the AI models that we implement, we start by training a baseline model using the noise resilient NN training technique: we inject noise into all the fully-connected and convolutional layers whose weights will be implemented by RRAM arrays during the forward-pass of NN training. The distribution of the injected noise is obtained from chip characterization:  using the iterative write -verify technique, the RRAM conductance relaxation is characterized to have absolute value of mean < 1 \u03bcS (gmin) at all conductance states. The highest standard deviation is 3.87 \u03bcS, about 10% of the maximum conductance 40 \u03bcS, found at ~12 \u03bcS conductance state ( Extended Data Fig. 3d). Therefore, when simulating model performance on software, we inject a Gaussian noise with a zero mean and a standard deviation equal to 10% of the maximum absolute value of weights of a layer.  To select the models that achieve the best inference accuracy at the 10% noise level, we train models with different levels of noise injection from  0% to 30%. We find that injecting a higher noise during training than testing improves models\u2019 noise resiliency. Extended Data Fig. 6 a, b show that the best test -time accuracy in the presence of 10% weight noise is obtained with 20% and 15% training-time noise injection for CIFAR -10 image classification and Google voice command classification, respectively. For RBM, Extended Data Fig. 6 c shows that the noise injection improves the inference performance even in the absence noise, possibly due to the probabi listic nature of RBM. The model trained with the highest noise injection (25%) achieves the lowest image reconstruction error.  --- Page 12 ---12  Extended Data Fig. 6d shows the effect of noise injection on weight distribution. Without noise injection, the weights have a Gaussian distribution. The neural network outputs heavily depend on a small fraction of large weights, and thus become vulnerable to noise injection. With noise injection, the weights distribute more uniformly, making the model more noise-resilient.  To efficiently implement the models on NeuRRAM, inputs to all convolutional and fully-connected layers are quantized to 4 -bit or below. The input bit -precision of all the models is summarized in Fig. 4a. We perform the quantized training using the Parameterized Clipping Activation (PACT) technique53.   Chip-in-the-loop progressive fine-tuning  During the progressive chip-in-the-loop fine-tuning, we use the chip -measured intermediate outputs from a layer to fine-tune the weights of the remaining layers. Importantly, to fairly evaluate the efficacy of the technique, we do not use the test -set data (for either training or selecting checkpoint) duri ng the entire process of fine-tuning. To avoid over-fitting to a small-fraction of data, measurements should be performed on the entire training -set data. We reduce the learning rate to 1/100 of the initial learning rate used for training the baseline mode l, and finetune for 30 epochs. The same weight noise injection and input quantization are applied during the fine-tuning. The cumulative CIFAR-10 test set inference accuracy is improved by 1.99% using the technique. Extended Data Fig. 7a further shows the training set accuracy loss at each layer is partially recovered by the fine -tuning, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.   Implementations of CNNs, LSTMs and RBMs  We use CNN models for the CIFAR -10 and MNIST image classification tasks. The CIFAR -10 dataset consists of 50,000 training images and 10,000 testing images belonging to 10 object classes. We perform image classification using the ResNet -20 convolutional neu ral network architecture 43 that contains 21 convolutional layers and 1 fully-connected layer (Fig. 4b), with batch-normalizations and ReLU activations in between the layers. The model is trained using the Keras framework. We quantize the input of all convolutional and fully -connected layers to a 3-bit unsigned fixed point format except for the first convolutional layer, where we quantize the input image to 4 -bit because the inference accuracy is more sensitive to the input layer quantization. For the MNIST hand-written digits classification, we use a 7-layer CNN consisting of 6 convolutional layers and 1 fully -connected layer, and using max-pooling in between layers to down -sample feature map sizes. The inputs to all the layers, including the input image, are quantized to a 3-bit unsigned fixed-point format.   All the parameters of the CNNs are implemented on a single NeuRRAM chip  including those of the convolutional layers, the fully-connected layers, and the batch-normalization. Fig. 4d illustrates the process to map a convolutional layer on a chip. To implement the weights of a 4D convolutional layer with dimension H (height), W (width), I (# input channels), O (# output channels) on 2D RRAM arrays, we flatten the first three dimensions into a 1D-vector, and append the bias term of each output channel to each vector. If the range of the bias values is B times of the weight range, we evenly divide the bias values and implement them using B rows. Further, we merge the batch normali zation parameters with weights and biases after training (Fig. 4c), and program the merged W\u2019 and b\u2019 onto RRAM arrays such that no explicit batch normalization needs to be performed during inference. Under the differential -row weight mapping scheme, parameters of a convolutional layer are converted into a conductance matrix of size (2( HWI+B), --- Page 13 ---13  O). If the conductance matrix fits into a single core, an input vector is applied to 2( HWI+B) rows and broadcasted to O columns in a single cycle. HWIO multiply-accumulate operations are performed in parallel. Most ResNet-20 convolutional layers have a conductance matrix height of 2(HWI+B) that is greater than the RRAM array length of 256. We therefore split them vertically into multiple segments , and map the segments either onto different cores that are accessed in\n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2108.07879v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 25 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #5, Phase: literature review, Feedback: Successfully added paper 2409.08943v1, Your response: ```SUMMARY\nedge AI model compression for image classification\n```\nStep #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\nStep #21, Phase: literature review, Feedback: Successfully added paper 2210.06223v1, Your response: ```SUMMARY\nedge AI image classification energy efficiency optimization\n```\nStep #22, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification energy efficiency optimization, here was the response\nTitle: Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory\nSummary: Realizing today's cloud-level artificial intelligence functionalities\ndirectly on devices distributed at the edge of the internet calls for edge\nhardware capable of processing multiple modalities of sensory data (e.g. video,\naudio) at unprecedented energy-efficiency. AI hardware architectures today\ncannot meet the demand due to a fundamental "memory wall": data movement\nbetween separate compute and memory units consumes large energy and incurs long\nlatency. Resistive random-access memory (RRAM) based compute-in-memory (CIM)\narchitectures promise to bring orders of magnitude energy-efficiency\nimprovement by performing computation directly within memory. However,\nconventional approaches to CIM hardware design limit its functional flexibility\nnecessary for processing diverse AI workloads, and must overcome hardware\nimperfections that degrade inference accuracy. Such trade-offs between\nefficiency, versatility and accuracy cannot be addressed by isolated\nimprovements on any single level of the design. By co-optimizing across all\nhierarchies of the design from algorithms and architecture to circuits and\ndevices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM\nto simultaneously deliver a high degree of versatility for diverse model\narchitectures, record energy-efficiency $5\\times$ - $8\\times$ better than prior\nart across various computational bit-precisions, and inference accuracy\ncomparable to software models with 4-bit weights on all measured standard AI\nbenchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image\nclassification, 84.7% accuracy on Google speech command recognition, and a 70%\nreduction in image reconstruction error on a Bayesian image recovery task. This\nwork paves a way towards building highly efficient and reconfigurable edge AI\nhardware platforms for the more demanding and heterogeneous AI applications of\nthe future.\nPublication Date: 2021-08-17\narXiv paper ID: 2108.07879v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Enabling Efficient Processing of Spiking Neural Networks with On-Chip Learning on Commodity Neuromorphic Processors for Edge AI Systems\nSummary: The rising demand for energy-efficient edge AI systems (e.g., mobile\nagents/robots) has increased the interest in neuromorphic computing, since it\noffers ultra-low power/energy AI computation through spiking neural network\n(SNN) algorithms on neuromorphic processors. However, their efficient\nimplementation strategy has not been comprehensively studied, hence limiting\nSNN deployments for edge AI systems. Toward this, we propose a design\nmethodology to enable efficient SNN processing on commodity neuromorphic\nprocessors. To do this, we first study the key characteristics of targeted\nneuromorphic hardware (e.g., memory and compute budgets), and leverage this\ninformation to perform compatibility analysis for network selection. Afterward,\nwe employ a mapping strategy for efficient SNN implementation on the targeted\nprocessor. Furthermore, we incorporate an efficient on-chip learning mechanism\nto update the systems' knowledge for adapting to new input classes and dynamic\nenvironments. The experimental results show that the proposed methodology leads\nthe system to achieve low latency of inference (i.e., less than 50ms for image\nclassification, less than 200ms for real-time object detection in video\nstreaming, and less than 1ms in keyword recognition) and low latency of on-chip\nlearning (i.e., less than 2ms for keyword recognition), while incurring less\nthan 250mW of processing power and less than 15mJ of energy consumption across\nthe respective different applications and scenarios. These results show the\npotential of the proposed methodology in enabling efficient edge AI systems for\ndiverse application use-cases.\nPublication Date: 2025-04-01\narXiv paper ID: 2504.00957v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2108.07879v1\n```\nStep #23, Phase: literature review, Feedback: 3\n--- Page 1 ---1  Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory  Weier Wan1*, Rajkumar Kubendran2,5, Clemens Schaefer4, S. Burc Eryilmaz1, Wenqiang Zhang3, Dabin Wu3, Stephen Deiss2, Priyanka Raina1, He Qian3, Bin Gao3*, Siddharth Joshi4,2*, Huaqiang Wu3*, H.-S. Philip Wong1*, Gert Cauwenberghs2*  1 Stanford University, CA, USA;  2 University of California San Diego, CA, USA;  3 Tsinghua University, Beijing, China;  4 University of Notre Dame, IN, USA;  5 University of Pittsburgh, PA, USA  Abstract  Realizing today\u2019s cloud-level artificial intelligence (AI) functionalities directly on devices distributed at the edge of the internet calls for edge hardware capable of processing multiple modalities of sensory data (e.g. video, audio) at unprecedented  energy-efficiency. AI hardware architectures today cannot meet the demand due to  a fundamental \u201cmemory wall\u201d: data movement between separate compute and memory units consumes large energy and incurs long latency 1. Resistive random-access memory (RRAM) based compute-in-memory (CIM) architectures promise to bring orders of magnitude  energy-efficiency improvement by performing computation directly within memory , using intrinsic physical properties of RRAM devices2\u20137. However, conventional approach es to CIM hardware design limit its functional flexibility necessary for processing diverse AI workloads, and must overcome hardware imperfections that degrade inference accuracy . Such trade -offs between efficiency, versatility and accuracy cannot be addressed by isolated improvements on any single level of the design. By co -optimizing across all hierarchies of the design from algorithms and architecture to circuits and devices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM to simultaneously deliver a high degree of versatility in reconfiguring a single chip for diverse model architectures, record energy-efficiency 5\uf0b4 - 8\uf0b4 better than prior art across various computational bit -precisions, and inference accuracy comparable to software models with 4-bit weights on all measured standard AI benchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image classification, 84.7% accuracy on Google speech command recognition, and a 70% reduction in image reconstruction error on a Bayesian image recovery task. This work paves a way towards building highly efficient and reconfigurable edge AI hardware platforms for the more demanding and heterogeneous AI applications of the future.   Main  Compute-in-memory (CIM) architecture offers a pathway towards achieving brain -level information processing efficiency by eliminating expensive data movement between isolated compute and memory units in a conventional von Neumann architecture 2\u20137.  Resistive random access memory (RRAM) 8 is an emerging non-volatile memory that offers higher density, lower leakage and better analog programmability than conventional on -chip static random access memory (SRAM), making it an ideal candidate to implement large-scale and low -power CIM systems. Research in this area has demonstrated various AI applications by using fabricated resistive memory arrays as electronic synapses while using off -chip software/hardware to implement essential functionalities such as analog -to-digital conversion and neuron activations for a complete system 3,4,16,17,7,9\u201315. More recent studies have demonstrated fully -integrated RRAM-CMOS chips and focused on techniques to improve energy-efficiency18\u201328. However, to date, there has not been a fully-integrated RRAM CIM chip that simultaneously demonstrates a broad cross-section of --- Page 2 ---2  AI applications while achieving high energy -efficiency and software -comparable accuracy  obtained entirely from hardware measurements. The challenge originates from the fundamental trade-offs between efficiency, versatility, and accuracy in hardware design. The analog nature of  RRAM-CIM architecture makes it challenging to realize the same level of functional flexibility and computational accuracy as digital circuits. As a result, few CIM designs have implemented the reconfigurability necessary for processing diverse AI workloads, which is key to a broader adoption of the technology (e.g. the ability of graphics processing units29 and tensor processing units30 to execute diverse AI workloads contributes greatly to their adoption). Meanwhile, although various techniques have been proposed to mitigate the impacts of analog-related hardware imperfections on inference accuracy , the AI benchmark results reported in prior studies are often generated by performing software emulation based on characterized device data4,7,11,17. Such an approach often overestimates accuracies compared to fully hardware measured results due to incomplete modeling of hardware non -idealities. Obtaining software comparable inference results across broad AI applications remains challenging for RRAM CIM hardware.   To address these challenges, we present NeuRRAM - the first multimodal monolithically-integrated RRAM CIM hardware that simultaneously delivers a high degree of reconfigurability, record computational energy-efficiency, together with software comparable inference accuracy measured across various AI applications (Fig. 1). This is realized through innovations across the full  stack of the design: (1) at the device level, 3 million RRAM devices with high analog programmability and uniformity are monolithically integrated with CMOS circuits; (2) at the circuit level, a voltage -mode neuron circuit supports variable computation bit -precision and diverse neuron activation functions while performing analog -to-digital conversion at low power consum ption and compact area footprint; (3) at the architecture level, a bi -directional transposable neurosynaptic array (TNSA) architecture is developed to enable reconfigurability in dataflow directions with minimal area and energy overheads; (4) at the system  level, the chip is partitioned into 48 cores that perform inference in parallel and can be selectively powered on/off to allow flexible control of computation granularity to achieve high energy efficiency; (5) finally at the algorithm level, hardware -algorithm co -optimization techniques including model -driven hardware calibration and hardware-driven model training and fine -tuning are developed to mitigate the impact of hardware non -idealities on inference accuracy. We report fully hardware measured benchma rk results for a broad range of AI inference tasks including image classification, voice recognition and image recovery, implemented with diverse AI models including convolutional neural networks (CNNs) 31, long short -term memory (LSTM)32 models and probabilistic graphical models 33 (Fig. 1e). The chip is measured to consistently achieve the lowest energy-delay-product (EDP), an often used metric of performance and energy-efficiency, among RRAM CIM hardware, while it operates over a range of configurations to suit various AI benchmarks (Fig. 1d).   Reconfigurable RRAM CIM architecture for diverse AI workloads  To support a broad range of AI workloads, the NeuRRAM chip implements  a highly flexible CIM chip architecture. The chip consists of 48 CIM cores that can perform computation in parallel. Each individual core can be selectively turned off through power -gating when not actively used, while the model weights are retained by the non -volatile RRAM devices. At the central of each core is a novel Transposable Neurosynaptic Array (TNSA) architecture that offers flexible control of dataflow directions , which is crucial for enabling diverse model architectures with different dataflow patterns. For instance, in CNNs that are commonly applied to vision -related tasks, data flows in a single direction through layers to generate data representations at different abstraction levels; in LSTMs that are used to process temporal data such as audio signals, data travel recurrently through the same layer for multiple time -steps; in probabilistic --- Page 3 ---3  graphical models such as restricted Boltzmann machine (RBM), probabilistic sampling is performed back-and-forth between layers until the network converges to a high -probability state. Besides inference, the error back -propagation during gradient-descent training of multiple AI models requires r eversing the direction of dataflow through the network .  However, conventional RRAM CIM architectures are limited to perform MVM in a single direction  by hardwiring rows and columns of the RRAM crossbar array to dedicated circuits  on the periphery to drive inputs and measure outputs. Some studies implement reconfigurable data-flow directions by adding extra hardware, which incurs substantial energy, latency and area penalties (Extended Data Fig. 2): executing bi-directional (forward and backward) data-flow requires either duplicating power and area-hungry analog-to-digital converters (ADCs) at both ends of the RRAM array22,34 or dedicating large area outside of the array to routing both rows and columns to a shared data converter26; the recurrent connections require writing the outputs to a buffer memory outside of the RRAM array, and reading them back for the next time step computation35.  The TNSA architecture (Fig. 2b, c) realizes dynamic data-flow reconfigurability with little overhead. While in conventional designs, CMOS peripheral circuits such as ADCs connect only at one end of the RRAM array, the TNSA architecture physically interleaves the RRAM weights and the CMOS neuron circuits that implement ADCs and activation functions , and interconnects them along the length of both rows and columns (Fig. 2b-d). The physical layout of TNSA consists of 16\xd716 of such interleaved corelets that are connected by shared bit-lines (BLs) and word-lines (WLs) along horizontal direction and source-lines (SLs) along vertical direction. Each corelet encloses 16\xd716 RRAM devices and one neuron circuit. To distribute the 256 neurons across the TNSA to 256 rows (BL) and 256 columns (SL), we connect the neuron within the corelet (i, j) to both the (16i+j)-th BL and the (16j+i)-th SL via a pair of switches. As a result, each row or each column connects uniquely to a single neuron, while doing so without duplicating neurons at both ends of the array, thus saving area and energy. Moreover, a neuron uses its BL and SL switches for both its input and output: it not only receives the analog matrix-vector-multiplication (MVM) output coming from either BL or SL through the switches, but also sends the converted digital results to peripheral registers via the same switches. By configuring which switch to use during  the input and output stages of the neuron, we can realize multiple MVM data -flow directions. Fig. 2e shows the forward, backward and recurrent MVMs enabled by the TNSA. To implement forward MVM (BL-to-SL), during the input stage, input pulses are applied to the BLs through the BL drivers, get weighted by the RRAMs, and enter the neuron through its SL switch; during the output stage, the neuron sends the converted digital outputs to bottom SL registers through its SL switch; to implement recurrent MVM (BL-to-BL), the neuron instead receives input through its SL switch and sends the digital output back to the BL registers through its BL switch.  To realize a balance between  the flexibility of computation granularity and area- and energy- efficiency, we partition the chip area into 48 CIM cores, with each core containing a 256\xd7256 RRAM cells and 256 CMOS neuron circuits. While a larger core size would amortize area and power consumption of peripheral circuits (e.g., digital -to-analog and analog -to-digital converters) across more RRAM devices, it is too inflexible and inefficient for implementing small, irregular, or sparse weight matrices. Conversely, a larger multiplicity of smaller cores provides finer control over computation granularity, making the design more versatile for a wide range of model architectures, at the expense of reduced memory density and higher energy consumed by peripheral circuits. Moreover, the multi -core design supports a broad selection of weight mapping strategies, which allows us to exploit both model -parallelism and data -parallelism to maximize computation throughput (Fig. 2a). Using a CNN as an e xample, to maximize data -parallelism, we duplicate the weights of the most computationally intensive layers (early convolutional layers) to multiple cores for parallel inference on multiple data; to maximize model -parallelism, we map different convolutional layers to different cores and perform parallel inference in a pipelined fashion. Meanwhile, --- Page 4 ---4  we divide the layers whose weight dimensions exceed RRAM array size into multiple segments and assign them to multiple cores for parallel execution. A more detailed description of the weight mapping strategies is provided in the Methods.  Efficient and reconfigurable voltage-mode neuron circuit  The NeuRRAM chip achieves 5 \uf0b4 to 8\uf0b4 lower energy-delay-product (EDP) and 20\xd7 to 61\xd7 higher peak computational throughput at various MVM input and output bit-precisions than previously reported RRAM CIM chips 18\u201328 (Fig. 1d), where the energy and delay are measured for performing an MVM with a 1024\xd71024 weight matrix. Key to the energy-efficiency and throughput improvement is a novel in-memory MVM output sensing scheme. The conventional approach is to use voltage as input, and measure current as the results based on Ohm\u2019s law18\u201322,24,26,27 (Fig. 2g).  Such a current-mode sensing scheme has limitations on energy-efficiency, throughput, and versatility: (1) simultaneously applying voltage pulses to  multiple rows and columns leads to large array current, consuming large power; (2) sinking the large current while clamping the voltage requires large transistors at the transimpedance amplifier (TIA), consuming large area; and (3) MVM within different AI models produces drastically different output dynamic ranges that span several orders of magnitude (Fig. 2i). Optimizing the ADC across such a wide dynamic range is fundamentally difficult. To equalize the dynamic range and reduce the array current, designs typically limit the number of input wires to activate in a single cycle, thus limiting throughput.  NeuRRAM simultaneously improves energy-efficiency, throughput, and versatility by virtue of a highly reconfigurable neuron circuit implementing a voltage-mode sensing scheme. The neuron performs analog to digital conversion of the MVM outputs by directly sensing the settled open-circuit voltage on the BL or SL line capacitance36, obviating the need for power and area hungry TIA to sense current while clamping voltage (Fig. 2h). Voltage inputs are driven on the BLs and voltage outputs are sensed on the SLs, or vice versa, depending on the desired direction of MVM.  WLs are activated  to start the MVM operation , activating all RRAM conductances.  The voltage on the output line  settles to the weighted average of the voltages driven on the input lines, where the weights are the RRAM conductances.  Upon deactivating the WLs, the output is sampled by transferring the charge on the output line to the neuron sampling capacitor (Csample in Extended Data Fig. 4 ). The neuron then accumulates this charge onto an integration capacitor (Cinteg). The analog-to-digital conversion  of the integrated charge starts when all the sampling and integration cycles during the MVM input phase complete (see details in Methods). Such voltage-mode sensing turns off the RRAM array immediately when voltage on output wires settle s, before the ADC process starts, thus requiring a shorter array activation time and lower energy consumption than existing implementations of current -mode sensing36. Moreover, the weight normalization due to the  conductance weighting in the voltage output (Fig. 2i) results in an automatic output dynamic range normalization for different weight matrices , making the MVM self -adaptable to different AI models  while not sacrificing  throughput. To eliminate the normalization factor from the final results, we pre-compute its value from the weight matrix and multiply it back to the digital outputs from the ADC.  Our voltage-mode neuron further supports reconfigurability in computation bit-precision and activation functions. It can perform MVM with 1 - to 6-bit inputs and 1- to 8-bit outputs, and implement commonly used activation functions such as Rectified Linear Unit (ReLU), sigmoid , and tanh functions as a part of the analog-to-digital conversion process . It also supports probabilistic sampling for stochastic activation functions by injecting pseudo-random noise generated by a linear-feedback-shift-register (LFSR) block into the neuron integrator. All the neuron circuit operations are performed by dynamically configuring a single amplifier in the neuron as either an integrator or a comparator during different phases of operations , as --- Page 5 ---5  detailed in the Methods . This results in a more compact design than other work that merges ADC and neuron activation  functions within the same  module23,28. While most existing CIM designs use time -multiplexed ADCs for multiple rows/columns to amortize ADC area, the compactness of our neuron circuit (1.2 \uf06dm2 each) allows us to dedicate a neuron for each pair of BL and SL, and tightly interleave the neuron with RRAM devices within the TNSA architecture as can be seen in Extended Data Fig. 10d.     Hardware-algorithm co-optimization enables software comparable inference accuracy  The innovations across the  chip architecture and circuit layers bring superior  efficiency and reconfigurability to NeuRRAM. To complete the story, we must ensure that the  computational accuracy can be preserved under  various circuit and device non -idealities4,6,37. We developed a set of hardware -algorithm co -optimization techniques that allow NeuRRAM  to deliver software -comparable accuracy across diverse AI applications. Importantly, all the AI benchmark results presented in the paper are obtained entirely from hardware measurements. While prior efforts have reported benchmark results using a mixture of hardware characterization and software simulation, e.g ., emulate the  array-level MVM process in software using measured single device characteristics 4,7,11,17, such an approach often  fails to model the complete set of non-idealities existing in realistic hardware. As shown in Fig. 3a, they include (i) IR drop on input wires, (ii) on RRAM array drivers, and (iii) on crossbar wires, (iv) limited RRAM programming resolution, (v)  RRAM conductance relaxation, (vi) capacitive coupling from simultaneously switching array wires, and (vii) limited ADC resolution and dynamic range.  Our experiments show that omitting certain non-idealities in simulation leads to over-optimistic prediction of inference accuracy  when compared to actual hardware measurement results. For example, the 3rd and the 4th bars in Fig. 3e show a  2.32% accuracy difference between simulation and measurement for CIFAR-10 classification38, while the simulation accounts for only (v) RRAM conductance relaxation and (vii) limited ADC resolution, which are what previous studies most often modelled7,17.  Our hardware-algorithm co-optimization approach includes three main techniques: (1) model -driven chip calibration, (2) noise -resilient NN training and analog weight programming, and (3) chip -in-the-loop progressive model fine-tuning. Model-driven chip calibration uses the real model weights and input data to optimize the chip operating conditions such as input voltage pulse amplitude, and find s any ADC offsets for subsequent cancellation during inference. Ideally, the MVM output voltage dynamic range should fully utilize the ADC input swing to minimize the discretization error. However, MVM output dynamic range varies with network layers (Fig. 3b). As a result, for each individual layer, we use a subset of training -set data to that layer to search for the optimal operating conditions. Extended Data Fig. 5 shows that different input data distributions lead to vastly different output distributions for a layer. Therefore, it is crucial to perform the optimization using the training -set data  that can mostly closely emulate the input data distribution we will see at test time. Together with the weight normalization effect from the voltage-mode neuron circuit, the model -driven chip calibration technique enables the chip to flexibly adapt to differen t AI models without sacrificing ADC accuracy.  Stochastic non-idealities such as RRAM conductance relaxation degrade signal -to-noise ratio (SNR) of computation, leading to inference accuracy drop. Prior work obtained higher SNR by limiting each RRAM cell to store only a single bit, and encoding higher precision weights using multiple cells18,21,24,27,39. Such an approach lowers the weight memory density and energy efficiency. Accompanying that approach, the neural network is trained with weights quantized to the corresponding bit-precisions. In contrast, we utilize --- Page 6 ---6  the intrinsic analog programmability of RRAM 40 to maximize weight memory density while maintaining accuracy. Instead of training with quantized weights, which is equivalent to injecting uniformly distributed noise into weights, we train the model with high-precision floating-point weights while injecting noise with distribution extracted from characterization of actual RRAM devices. A previous study proposed to inject Gaussian noise into weights to improve the  network\u2019s noise resiliency 17. Our techniqu e can be more generally applied to different types of resistive memories  whose noise does not necessarily follow a Gaussian distribution. Fig. 3e shows that the technique significantly improves the model\u2019s immunity to noise, from a CIFAR -10 classification accuracy of 25.34% without noise injection to 85.99% with noise injection. After the training, we program the non-quantized weights to RRAM analog conductances using an iterative write-verify technique, described in the Methods. This technique enables NeuRRAM to achieve an inference accuracy comparable to software models with 4 -bit weights across various applications (Fig. 1e). Meanwhile, each weight is encoded by the differential conductance of 2 RRAM cells, which improves weight memory density by 2\xd7 compared to previous studies that require one RRAM cell per bit.  By applying the above two techniques, we already can measure inference accuracy comparable to or better than software models with 4-bit weights on many tasks, including Google speech command recognition41, MNIST42 image recovery, and MNIST classification (Fig. 1e). For deeper neural network models that are more sensitive to hardware non -idealities such as ResNet -2043, the measured accuracy on CIFAR -10 classification (83.67%) is still 3.36% lower than that of a 4 -bit-weight software model (87.03%). The accuracy loss can be attributed to those non-idealities that are both difficult to model accurately in software during neural network training and cannot be compensated through hardware calibration. For instance, during multi-core parallel operations, large currents flowing through input wires and RRAM array drivers leads to large IR drops (non-ideality (i) and (ii) in Fig. 3a), causing significant accuracy degradation.  To further improve accuracy for deep neural networks, we introduce a novel chip-in-the-loop progressive fine-tuning technique. Chip-in-the-loop training allows to circumvent fabrication induced non-idealities by measuring training error directly on the chip44. Prior work showed that fine-tuning the final layers using the back-propagated gradients calculated from hardware measured outputs and re-programming the fine-tuned RRAM weights help ed improve accuracy 7. We find this t echnique to be of limited effectiveness in countering the non -idealities that have a non -linear impact on MVM outputs, such as IR drops. Weight reprogramming also consumes extra time and energy. Our chip -in-the-loop progressive fine -tuning overcomes non-linear model errors by exploiting the intrinsic non-linear universal approximation capacity of the deep neural network 45, and furthermore eliminates the need for weight reprogramming. Fig. 3d illustrates the fine -tuning procedure. We progressively program the weights one layer at a time onto the chip. After programming a layer, we perform inference using the training set data on the chip up to that layer, and use the measured outputs to fine -tune the remaining layers that are still training in software. In the next time step, we program and measure the next layer on the chip. We repeat this process until all the layers are programmed. During the process, the non -idealities of the programmed layers can be progressively compensated by the remaining layers through training. Fig. 3f shows the efficacy of the progressive fine-tuning technique. From left to right, each data point represents a new layer programmed onto the chip. The accuracy at each layer is evaluated by using the chip -measured outputs from that layer as inputs to the remaining layers in software. The cumulative CIFAR -10 test set inference accuracy is improved by 1.99% using this technique. Extended Data Fig. 7a further illustrates the extent to which fine-tuning recovers the training set accuracy loss at each layer, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.  --- Page 7 ---7  Using the techniques described above, we implement a variety of AI models on the NeuRRAM chip , and achieve inference accuracy comparable to software models with 4 -bit weights across all the  measured AI benchmark tasks. Fig. 1e and Extended Data Fig. 7b  show that we achieve a 0.98% error rate on MNIST handwritten digit recognition using a 7-layer CNN, a 14.34% error rate on CIFAR-10 object classification using ResNet-20, a 15.34% error rate on Google speech command recognition using a 4-cell LSTM, and a 70% reduction of L2 image reconstruction error compared to the original noisy images on MNIST image recovery using an RBM. Fig. 4 summarizes the key features of each demonstrated model. Most of the essential neural network layers and operations are implemented fully on the chip , including all the convolutional, fully-connected and recurrent layers, and neuron activation functions, batch-normalization, and stochastic sampling process. Each of the models is implemented by allocating the weights to multiple cores on a single NeuRRAM chip. The implementation details are described in the Methods. Fundamentally, Each of the selected models represents a general class of AI algorithms: CNNs represent the class of feed-forward deep neural networks commonly used for computer vision related tasks; LSTM represents the recurrent neural networks often used for processing time series such as audio signals; and RBM represents probabilistic graphical models that require bi-directional dataflow direction to perform probabilistic sampling among a large set of random variables. These results demonstrate the versatility of the NeuRRAM architecture and the wide applicability of the hardware-algorithm co-optimization techniques.   The NeuRRAM chip implements reconfigurability across the entire hierarchy of the design, from a multi-core architecture offering flexible computation granularity, to a transposable neurosynaptic array structure enabling dynamically reconfigurable dataflow direction, to a neuron circuit implementing diverse activation functions and bit -precisions, while doing all this at a record computational energy -efficiency among resistive memory CIM hardware. We expect the energy-efficiency (EDP) to improve by another 2 to 3 orders of magnitude when scaling the design from 130-nm to 7-nm CMOS and RRAM technologies while adopting a circuit architecture most suited for each technology node ( detailed in Methods). The ability to process a diverse collection of  AI models efficiently and accurately  opens the door towards broader adoption of the CIM technology. Fundamentally, NeuRRAM signifies the importance of cross-layer co-optimization between device, circuit, architecture, and algorithm for ameliorating the trade-offs between efficiency, versatility, and accuracy in designing next-generation edge AI hard ware. The techniques presented in this work can be more generally applied to any non-volatile resistive memory technology such as phase change memory 46 (PCM), conductive bridge random access memor y47 (CBRAM), ferroelectric field-effect transistor48 (FeFET), and electro-chemical random access memory49 (ECRAM). As resistive memory continues to scale towards offering tera -bits of  on-chip memory 50, such a cross-layer co -optimization approach will equip CIM hardware on the edge with sufficient performance, efficiency, and versatility to perform complex AI tasks that can only be done on the cloud today.  --- Page 8 ---8  Methods  Core block diagram and operating modes  Fig. 2b and Extended Data Fig. 1 show the block diagram of a single compute-in-memory core. To support versatile MVM directions, most of the design is symmetrical in the row (BLs and WLs) and column (SLs) directions. The row and column register files store the inputs and outputs o f MVMs, and can be written from both the external interface to the core via either an SPI or a random-access interface, and the neurons internal to the core. The SL peripheral circuits contain a linear feedback shift register (LFSR) block used to generate pseudo-random sequences used for probabilistic sampling. It is implemented by two LFSR chains propagating in opposite directions. The registers of the two chains are XORed to generate spatially uncorrelated random numbers51. The controller block receives commands and generates control waveforms to the BL/WL/SL peripheral logic and to the neurons. It contains a delay -line based pulse generator with tunable pulse width from 1 ns to 10 ns. It also implements clock-gating and power-gating logic used to turn off the core in idle mode. Each WL, BL and SL of the TNSA is driven by a driver consisting of multiple pass gates that sup ply different voltages. Based on the values stored in the register files and the control signals issued by the controller, the WL/BL/SL logic decides the state of each pass gate.  The core has mainly three operating modes: weight -programming mode, neuron testing mode, and MVM mode (Extended Data Fig. 1). In the weight -programming mode, individual RRAM cells are selected for read and write. To select a single cell, the registers at the corresponding row and column are programmed to \u201c1\u201d through random-access with the help of the row and column decoder, while the other registers are reset to \u201c0\u201d. The WL/BL/SL logic turns on the corresponding driver pass gates to apply a SET/RESET/READ voltage on the selected cell. In the neuron testing mode, the WLs are kept at GND. Neurons receive inputs directly from BL or SL drivers through their BL or SL switch, bypassing RRAM devices. This allows us to characterize the neurons independently from the RRAM array. In the MVM mode, each input BL/SL is driven to Vref - Vread, Vref + Vread, or Vref depending on the registers\u2019 value at that row/column. If the MVM is in the BL-to-SL direction, we activate the WLs that are within the input vector length while keeping the rest at GND; if the MVM is in the SL -to-BL direction, we activate all the WLs. After neurons finish ADC, the pass gates from BLs/SLs to the registers are turned on to allow neuron state readout.   Device fabrication  RRAM arrays in NeuRRAM are in a one-transistor-one-resistor (1T1R) configuration, where each RRAM device is stacked on top of and connects in series with a selector NMOS transistor that cuts off the sneak path and provide s current compliance during RRAM programming and reading. The selector NMOS, CMOS peripheral circuits, and the bottom four back -end-of-line (BEOL) interconnect metal layers are fabricated in a standard 130 -nm foundry process. Due to the higher voltage required for RRAM forming and programming, the selector NMOS and the peripheral circuits that directly interface with RRAM arrays use thick-oxide I/O transistors rated for 5V operation. All the other CMOS circuits in neurons, digital logic, registers, etc. use core transistors rated for 1.8V operations.  The RRAM device is sandwiched between metal-4 and metal-5 layers shown in Fig. 2f.  After the foundry completes the fabrication of CMOS and the bottom four metal layers, we use a laboratory process to finish the fabrication of RRAM devices and metal-5 interconnect, and top metal pad and passivation layers. The --- Page 9 ---9  RRAM device stack consists of a TiN bottom electrode layer, a HfO x switching layer, a TaO x thermal enhancement layer 52, and a TiN top electrode layer. They are deposited sequentially, followed by a lithography step to pattern the lateral structure of the device array.   RRAM write-verify programming and conductance relaxation  Each neural network weight is encoded by the differential conductance between two RRAM cells on adjacent rows along the same column. The first RRAM cell encodes positive weight, and is programmed to low conductance state ( gmin) if the weight is negative; the second cell encodes negative weight, and i s programmed to gmin if the weight is positive. Mathematically, the conductances of the two cells are \U0001d45a\U0001d44e\U0001d465(\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) and \U0001d45a\U0001d44e\U0001d465(\u2212\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) respectively, where gmax and gmin are the maximum and minimum conductance of the RRAMs; wmax is the maximum absolute value of weights; and W is the unquantized high-precision weight.   To program an RRAM cell to its target conductance, we use an incremental-pulse write-verify technique40. Extended Data Figs. 3b, 3c illustrate the procedure: we start by measuring the initial conductance of the cell. If the value is below the target conductance, we apply a weak SET pulse aiming to slightly increase the cell conductance. Then we read the cell again. If the value is sti ll below the target, we apply another SET pulse with amplitude incremented by a small amount. We repeat such SET -read cycles until the cell conductance is within an acceptance range to the target value or overshoots to the other side of the target. In the latter case we reverse the pulse polarity to RESET, and repeat the same procedure as with SET. During the SET/RESET pulse train, the cell conductance is likely to bounce up and down multiple times until eventually it enters the acceptance range or reaches a timeout limit. There are a few trade -offs in selecting programming conditions: (1) a smaller acceptance range and a higher time -out limit improve programming precision, but require a longer time; (2) a higher gmax improves signal-to-noise ratio, but leads to higher energy consumption and more programming failures for cells that cannot reach high conductance. In our experiments, we set the initial SET pulse voltage to be 1.2V and RESET to be 1.5V, both with an increment of 0.1V and pulse width of 1\uf06ds. The acceptance range is \xb11uS to the target conductance. The timeout limit is 30 SET -RESET polarity reversals. We used gmin = 1 \uf06dS for all the models, and gmax = 40  \uf06dS for CNNs and 30 \uf06dS for LSTMs and RBMs. With such settings, 99% of the RRAM cells can be programmed to the acceptance range within the timeout limit. On average each cell requires 8.52 SET/RESET pulses.  Besides the longer programming time, another reason to not use an overl y small write-verify acceptance range is RRAM conductance relaxation. RRAM conductance drifts over time after programming. Most of the drift happens within a short time window (< 1s) immediately following the programming, after which the drift becomes much slower. The abrupt initial drift is called \u201cconductance relaxation\u201d in the literature37. Its statistics follow a Gaussian distribution at all conductance states except when the conductance is close to gmin. Extended Data Fig. 3d shows the conductance relaxation measured across the whole gmin to gmax conductance range. We found that the loss of programming precision due to conductance relaxation is much higher than that caused by the write -verify acceptance range. The measured standard deviation of the relaxation is ~2.8  \uf06dS, which is close to 10% of gmax. To mitigate the relaxation, we use an iterative programming technique. We iterate over the RRAM array for multiple times. In each iteration, we measure all the cells and re -program those whose conductance has drifted outside the acceptance range. The tai l distribution becomes narrower with more programming iterations. After 3 iterations, the standard deviation --- Page 10 ---10  becomes ~2 \uf06dS, a 29% decrease compared to the initial value. We use 3 iterations in all our neural network demonstrations, and perform inference at  least 30 mins after the programming such that the measured inference accuracy would account for such conductance relaxation effects. By combining the iterative programming with our hardware -aware model training approach, the impact of relaxation can be la rgely mitigated.   Implementation of MVM with multi-bit inputs and outputs  The neuron and the peripheral circuits support MVM at configurable input and output bit -precisions. An MVM operation consists of an initialization phase, an input phase, and an output phase. Extended Data Fig. 4 illustrates the neuron circuit operation. During the initialization phase (Extended Data Fig. 4a), all BLs and SLs are precharged to Vref. The sampling capacitors Csample of the neurons are also precharged to Vref, while the integration capacitors Cinteg are discharged.  During the input phase (Extended Data Fig. 4b, e), each input wire (either BL or SL depending on MVM direction) is driven to one of three voltage levels: Vref - Vread, Vref, Vref + Vread through three pass gates, configured by a 2-bit register and a one-hot decoder for each input wire. With the differential row weight encoding, the input wires of a differential pair are driven to the opposite voltage with respect to Vref. i.e. when input is 0, both wires are driven to Vref; when input is +1, the two wires are driven to Vref + Vread and Vref - Vread; and when input is -1, to Vref - Vread and Vref + Vread. The multi -bit inputs are realized by accumulating multiple such (-1, 0, +1) pulses as will be explained later. We then turn on all the WLs that have inputs, and the output wires begin to approach their final steady-state voltages \U0001d449\U0001d457 =\u2211 \U0001d449\U0001d456\U0001d43a\U0001d456\U0001d457\U0001d456\u2211 \U0001d43a\U0001d456\U0001d457\U0001d456. When the voltages of the output wires settle, we turn off the WLs to shut down the current flow. We then sample the charge from the output wire capacitance to Csample, and integrate the charge onto Cinteg. Since Csample is much smaller than the output wire capacitance, such sampling and integration operations can be repeated for multiple cycles to increase the amount of integrated charge. We use this capability to implement MVM with multi-bit input. For example, when the  input vectors are 4 -bit signed integers with 1 sign -bit and 3 magnitude-bits, we send three voltage pulses to input wires. The first pulse corresponds to the 1 st (most significant) magnitude-bit. When the bit is 0, we send a \u201c0\u201d pulse; when the bit is 1, we send a \u201c+1\u201d pulse if the sign-bit is 1, and \u201c-1\u201d pulse if the sign-bit is 0. We then sample and integrate from the output wires for 4 cycles such that the integrated charge quadruples. Similarly, for the 2 nd or the 3rd magnitude-bit, we apply pulses to the input wires, but this time we sample and integrate for 2 cycles and 1 cycle, respectively. In general, for n -bit signed integer inputs, we need in total (n -1) input pulses and 2 (n-1)-1 sampling and integration cycles.  Finally, during the output phase (Extended Data Figs. 5c, d, f), we convert the integrated charge into a multi-bit digital output. First, to generate the sign-bit, we disconnect the feedback loop of the amplifier to turn the integrator into a comparator (Extended Data Fig. 4c). We drive the right side of Cinteg to Vref. If the integrated charge is positive, the comparator output will be driven to GND, and to VDD otherwise. The output is then inverted, latched, and sent to the BL or SL via the neuron BL/SL switch before being written into the peripheral BL/SL registers. To generate the magnitude -bits, we perform a \u201ccharge decrement\u201d operation to the integrated charge (Extended Data Fig. 4d): if the sign-bit is 1, we charge the Csample to Vdecr- = Vref - Vdecr via the outer loop, and to Vdecr+ = Vref + Vdecr otherwise. The charge is then transferred to Cinteg to cancel part of the charge integrated during the input phase. The updated voltage of Cinteg is again compared against 0V, and the comparator output is recorded. We repeat this process and count the number --- Page 11 ---11  of charge decrement steps until the cumulative decremental charge completely cancels the initial charge, which causes the comparator output to  flip polarity. The counter outputs constitute the magnitude -bits of the neuron output. We set the maximum number of charge decrement steps Nmax to be 128, so the output can be at maximum 8 -bit (1 sign -bit + 7 magnitude -bits). To improve latency, we perfor m an early stop before Nmax is reached if the comparator outputs of all the neurons flip polarity. To configure the output bit-precision, we can tune Vdecr to change the sensing granularity and tune Nmax to change the total voltage range that the charge decrement process will cover.  We implement various commonly used neuron activation functions by modifying the operations of the charge decrement step. To implement Rectified Linear Unit (ReLU), we only perform charge decrement to resolve the magnitude-bits if the sign-bit is 1. This way we save energy by eliminating the charge decrement operations for neurons with negative integrated voltage. To implement sigmoid or tanh functions, instead of incrementing the counter every charge decrement step, we increase the number of steps between counter increments with the counter value. For instance, the counter value is initially incremented every step; when the counter value reaches 35, it begins to be incremented every 2 steps; when it reaches 40, every 3 steps; when reaches 43, every 4 steps, etc. This way a piecewise linear approximation of the sigmoid/tanh curve can be produced. For sigmoid function, we add the maximum number of steps to the tanh neuron output and divide it by twice that number to normalize the final output within the range [0, 1].  To summarize, both the configurable MVM input and output bit -precisions and various neuron activation functions are implemented using different combinations of the four basic operations: sampling, integration, comparison and charge decrement. Importantly, all the four operations are realized by a single amplifier configured in different feedback modes. As a result the design realizes versatility and compactness at the same time.   Noise-resilient NN training  For all the AI models that we implement, we start by training a baseline model using the noise resilient NN training technique: we inject noise into all the fully-connected and convolutional layers whose weights will be implemented by RRAM arrays during the forward-pass of NN training. The distribution of the injected noise is obtained from chip characterization:  using the iterative write -verify technique, the RRAM conductance relaxation is characterized to have absolute value of mean < 1 \u03bcS (gmin) at all conductance states. The highest standard deviation is 3.87 \u03bcS, about 10% of the maximum conductance 40 \u03bcS, found at ~12 \u03bcS conductance state ( Extended Data Fig. 3d). Therefore, when simulating model performance on software, we inject a Gaussian noise with a zero mean and a standard deviation equal to 10% of the maximum absolute value of weights of a layer.  To select the models that achieve the best inference accuracy at the 10% noise level, we train models with different levels of noise injection from  0% to 30%. We find that injecting a higher noise during training than testing improves models\u2019 noise resiliency. Extended Data Fig. 6 a, b show that the best test -time accuracy in the presence of 10% weight noise is obtained with 20% and 15% training-time noise injection for CIFAR -10 image classification and Google voice command classification, respectively. For RBM, Extended Data Fig. 6 c shows that the noise injection improves the inference performance even in the absence noise, possibly due to the probabi listic nature of RBM. The model trained with the highest noise injection (25%) achieves the lowest image reconstruction error.  --- Page 12 ---12  Extended Data Fig. 6d shows the effect of noise injection on weight distribution. Without noise injection, the weights have a Gaussian distribution. The neural network outputs heavily depend on a small fraction of large weights, and thus become vulnerable to noise injection. With noise injection, the weights distribute more uniformly, making the model more noise-resilient.  To efficiently implement the models on NeuRRAM, inputs to all convolutional and fully-connected layers are quantized to 4 -bit or below. The input bit -precision of all the models is summarized in Fig. 4a. We perform the quantized training using the Parameterized Clipping Activation (PACT) technique53.   Chip-in-the-loop progressive fine-tuning  During the progressive chip-in-the-loop fine-tuning, we use the chip -measured intermediate outputs from a layer to fine-tune the weights of the remaining layers. Importantly, to fairly evaluate the efficacy of the technique, we do not use the test -set data (for either training or selecting checkpoint) duri ng the entire process of fine-tuning. To avoid over-fitting to a small-fraction of data, measurements should be performed on the entire training -set data. We reduce the learning rate to 1/100 of the initial learning rate used for training the baseline mode l, and finetune for 30 epochs. The same weight noise injection and input quantization are applied during the fine-tuning. The cumulative CIFAR-10 test set inference accuracy is improved by 1.99% using the technique. Extended Data Fig. 7a further shows the training set accuracy loss at each layer is partially recovered by the fine -tuning, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.   Implementations of CNNs, LSTMs and RBMs  We use CNN models for the CIFAR -10 and MNIST image classification tasks. The CIFAR -10 dataset consists of 50,000 training images and 10,000 testing images belonging to 10 object classes. We perform image classification using the ResNet -20 convolutional neu ral network architecture 43 that contains 21 convolutional layers and 1 fully-connected layer (Fig. 4b), with batch-normalizations and ReLU activations in between the layers. The model is trained using the Keras framework. We quantize the input of all convolutional and fully -connected layers to a 3-bit unsigned fixed point format except for the first convolutional layer, where we quantize the input image to 4 -bit because the inference accuracy is more sensitive to the input layer quantization. For the MNIST hand-written digits classification, we use a 7-layer CNN consisting of 6 convolutional layers and 1 fully -connected layer, and using max-pooling in between layers to down -sample feature map sizes. The inputs to all the layers, including the input image, are quantized to a 3-bit unsigned fixed-point format.   All the parameters of the CNNs are implemented on a single NeuRRAM chip  including those of the convolutional layers, the fully-connected layers, and the batch-normalization. Fig. 4d illustrates the process to map a convolutional layer on a chip. To implement the weights of a 4D convolutional layer with dimension H (height), W (width), I (# input channels), O (# output channels) on 2D RRAM arrays, we flatten the first three dimensions into a 1D-vector, and append the bias term of each output channel to each vector. If the range of the bias values is B times of the weight range, we evenly divide the bias values and implement them using B rows. Further, we merge the batch normali zation parameters with weights and biases after training (Fig. 4c), and program the merged W\u2019 and b\u2019 onto RRAM arrays such that no explicit batch normalization needs to be performed during inference. Under the differential -row weight mapping scheme, parameters of a convolutional layer are converted into a conductance matrix of size (2( HWI+B), --- Page 13 ---13  O). If the conductance matrix fits into a single core, an input vector is applied to 2( HWI+B) rows and broadcasted to O columns in a single cycle. HWIO multiply-accumulate operations are performed in parallel. Most ResNet-20 convolutional layers have a conductance matrix height of 2(HWI+B) that is greater than the RRAM array length of 256. We therefore split them vertically into multiple segments , and map the segments either onto different cores that are accessed in, Your response: ```ADD_PAPER\n2108.07879v1\nThis paper presents NeuRRAM, a resistive RAM-based compute-in-memory (CIM) chip that achieves unprecedented energy efficiency for edge AI applications. The key innovation is a cross-layer co-design approach that optimizes across device, circuit, architecture, and algorithm levels. The chip demonstrates 5-8x better energy efficiency than prior art while maintaining software-comparable accuracy (99.0% on MNIST, 85.7% on CIFAR-10) across diverse AI workloads including CNNs, LSTMs, and RBMs. The voltage-mode neuron circuit and transposable neurosynaptic array architecture enable flexible dataflow directions and variable bit-precision computation (1-6 bit inputs, 1-8 bit outputs).\n```\n~~~~~~~~~~\nCurrent Step #24, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: Successfully added paper 2108.07879v1\nNotes: \nYour previous command was: ```ADD_PAPER\n2108.07879v1\nThis paper presents NeuRRAM, a resistive RAM-based compute-in-memory (CIM) chip that achieves unprecedented energy efficiency for edge AI applications. The key innovation is a cross-layer co-design approach that optimizes across device, circuit, architecture, and algorithm levels. The chip demonstrates 5-8x better energy efficiency than prior art while maintaining software-comparable accuracy (99.0% on MNIST, 85.7% on CIFAR-10) across diverse AI workloads including CNNs, LSTMs, and RBMs. The voltage-mode neuron circuit and transposable neurosynaptic array architecture enable flexible dataflow directions and variable bit-precision computation (1-6 bit inputs, 1-8 bit outputs).\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 26 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #6, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for image classification, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\nStep #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\nStep #21, Phase: literature review, Feedback: Successfully added paper 2210.06223v1, Your response: ```SUMMARY\nedge AI image classification energy efficiency optimization\n```\nStep #22, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification energy efficiency optimization, here was the response\nTitle: Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory\nSummary: Realizing today's cloud-level artificial intelligence functionalities\ndirectly on devices distributed at the edge of the internet calls for edge\nhardware capable of processing multiple modalities of sensory data (e.g. video,\naudio) at unprecedented energy-efficiency. AI hardware architectures today\ncannot meet the demand due to a fundamental "memory wall": data movement\nbetween separate compute and memory units consumes large energy and incurs long\nlatency. Resistive random-access memory (RRAM) based compute-in-memory (CIM)\narchitectures promise to bring orders of magnitude energy-efficiency\nimprovement by performing computation directly within memory. However,\nconventional approaches to CIM hardware design limit its functional flexibility\nnecessary for processing diverse AI workloads, and must overcome hardware\nimperfections that degrade inference accuracy. Such trade-offs between\nefficiency, versatility and accuracy cannot be addressed by isolated\nimprovements on any single level of the design. By co-optimizing across all\nhierarchies of the design from algorithms and architecture to circuits and\ndevices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM\nto simultaneously deliver a high degree of versatility for diverse model\narchitectures, record energy-efficiency $5\\times$ - $8\\times$ better than prior\nart across various computational bit-precisions, and inference accuracy\ncomparable to software models with 4-bit weights on all measured standard AI\nbenchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image\nclassification, 84.7% accuracy on Google speech command recognition, and a 70%\nreduction in image reconstruction error on a Bayesian image recovery task. This\nwork paves a way towards building highly efficient and reconfigurable edge AI\nhardware platforms for the more demanding and heterogeneous AI applications of\nthe future.\nPublication Date: 2021-08-17\narXiv paper ID: 2108.07879v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Enabling Efficient Processing of Spiking Neural Networks with On-Chip Learning on Commodity Neuromorphic Processors for Edge AI Systems\nSummary: The rising demand for energy-efficient edge AI systems (e.g., mobile\nagents/robots) has increased the interest in neuromorphic computing, since it\noffers ultra-low power/energy AI computation through spiking neural network\n(SNN) algorithms on neuromorphic processors. However, their efficient\nimplementation strategy has not been comprehensively studied, hence limiting\nSNN deployments for edge AI systems. Toward this, we propose a design\nmethodology to enable efficient SNN processing on commodity neuromorphic\nprocessors. To do this, we first study the key characteristics of targeted\nneuromorphic hardware (e.g., memory and compute budgets), and leverage this\ninformation to perform compatibility analysis for network selection. Afterward,\nwe employ a mapping strategy for efficient SNN implementation on the targeted\nprocessor. Furthermore, we incorporate an efficient on-chip learning mechanism\nto update the systems' knowledge for adapting to new input classes and dynamic\nenvironments. The experimental results show that the proposed methodology leads\nthe system to achieve low latency of inference (i.e., less than 50ms for image\nclassification, less than 200ms for real-time object detection in video\nstreaming, and less than 1ms in keyword recognition) and low latency of on-chip\nlearning (i.e., less than 2ms for keyword recognition), while incurring less\nthan 250mW of processing power and less than 15mJ of energy consumption across\nthe respective different applications and scenarios. These results show the\npotential of the proposed methodology in enabling efficient edge AI systems for\ndiverse application use-cases.\nPublication Date: 2025-04-01\narXiv paper ID: 2504.00957v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2108.07879v1\n```\nStep #23, Phase: literature review, Feedback: 3\n--- Page 1 ---1  Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory  Weier Wan1*, Rajkumar Kubendran2,5, Clemens Schaefer4, S. Burc Eryilmaz1, Wenqiang Zhang3, Dabin Wu3, Stephen Deiss2, Priyanka Raina1, He Qian3, Bin Gao3*, Siddharth Joshi4,2*, Huaqiang Wu3*, H.-S. Philip Wong1*, Gert Cauwenberghs2*  1 Stanford University, CA, USA;  2 University of California San Diego, CA, USA;  3 Tsinghua University, Beijing, China;  4 University of Notre Dame, IN, USA;  5 University of Pittsburgh, PA, USA  Abstract  Realizing today\u2019s cloud-level artificial intelligence (AI) functionalities directly on devices distributed at the edge of the internet calls for edge hardware capable of processing multiple modalities of sensory data (e.g. video, audio) at unprecedented  energy-efficiency. AI hardware architectures today cannot meet the demand due to  a fundamental \u201cmemory wall\u201d: data movement between separate compute and memory units consumes large energy and incurs long latency 1. Resistive random-access memory (RRAM) based compute-in-memory (CIM) architectures promise to bring orders of magnitude  energy-efficiency improvement by performing computation directly within memory , using intrinsic physical properties of RRAM devices2\u20137. However, conventional approach es to CIM hardware design limit its functional flexibility necessary for processing diverse AI workloads, and must overcome hardware imperfections that degrade inference accuracy . Such trade -offs between efficiency, versatility and accuracy cannot be addressed by isolated improvements on any single level of the design. By co -optimizing across all hierarchies of the design from algorithms and architecture to circuits and devices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM to simultaneously deliver a high degree of versatility in reconfiguring a single chip for diverse model architectures, record energy-efficiency 5\uf0b4 - 8\uf0b4 better than prior art across various computational bit -precisions, and inference accuracy comparable to software models with 4-bit weights on all measured standard AI benchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image classification, 84.7% accuracy on Google speech command recognition, and a 70% reduction in image reconstruction error on a Bayesian image recovery task. This work paves a way towards building highly efficient and reconfigurable edge AI hardware platforms for the more demanding and heterogeneous AI applications of the future.   Main  Compute-in-memory (CIM) architecture offers a pathway towards achieving brain -level information processing efficiency by eliminating expensive data movement between isolated compute and memory units in a conventional von Neumann architecture 2\u20137.  Resistive random access memory (RRAM) 8 is an emerging non-volatile memory that offers higher density, lower leakage and better analog programmability than conventional on -chip static random access memory (SRAM), making it an ideal candidate to implement large-scale and low -power CIM systems. Research in this area has demonstrated various AI applications by using fabricated resistive memory arrays as electronic synapses while using off -chip software/hardware to implement essential functionalities such as analog -to-digital conversion and neuron activations for a complete system 3,4,16,17,7,9\u201315. More recent studies have demonstrated fully -integrated RRAM-CMOS chips and focused on techniques to improve energy-efficiency18\u201328. However, to date, there has not been a fully-integrated RRAM CIM chip that simultaneously demonstrates a broad cross-section of --- Page 2 ---2  AI applications while achieving high energy -efficiency and software -comparable accuracy  obtained entirely from hardware measurements. The challenge originates from the fundamental trade-offs between efficiency, versatility, and accuracy in hardware design. The analog nature of  RRAM-CIM architecture makes it challenging to realize the same level of functional flexibility and computational accuracy as digital circuits. As a result, few CIM designs have implemented the reconfigurability necessary for processing diverse AI workloads, which is key to a broader adoption of the technology (e.g. the ability of graphics processing units29 and tensor processing units30 to execute diverse AI workloads contributes greatly to their adoption). Meanwhile, although various techniques have been proposed to mitigate the impacts of analog-related hardware imperfections on inference accuracy , the AI benchmark results reported in prior studies are often generated by performing software emulation based on characterized device data4,7,11,17. Such an approach often overestimates accuracies compared to fully hardware measured results due to incomplete modeling of hardware non -idealities. Obtaining software comparable inference results across broad AI applications remains challenging for RRAM CIM hardware.   To address these challenges, we present NeuRRAM - the first multimodal monolithically-integrated RRAM CIM hardware that simultaneously delivers a high degree of reconfigurability, record computational energy-efficiency, together with software comparable inference accuracy measured across various AI applications (Fig. 1). This is realized through innovations across the full  stack of the design: (1) at the device level, 3 million RRAM devices with high analog programmability and uniformity are monolithically integrated with CMOS circuits; (2) at the circuit level, a voltage -mode neuron circuit supports variable computation bit -precision and diverse neuron activation functions while performing analog -to-digital conversion at low power consum ption and compact area footprint; (3) at the architecture level, a bi -directional transposable neurosynaptic array (TNSA) architecture is developed to enable reconfigurability in dataflow directions with minimal area and energy overheads; (4) at the system  level, the chip is partitioned into 48 cores that perform inference in parallel and can be selectively powered on/off to allow flexible control of computation granularity to achieve high energy efficiency; (5) finally at the algorithm level, hardware -algorithm co -optimization techniques including model -driven hardware calibration and hardware-driven model training and fine -tuning are developed to mitigate the impact of hardware non -idealities on inference accuracy. We report fully hardware measured benchma rk results for a broad range of AI inference tasks including image classification, voice recognition and image recovery, implemented with diverse AI models including convolutional neural networks (CNNs) 31, long short -term memory (LSTM)32 models and probabilistic graphical models 33 (Fig. 1e). The chip is measured to consistently achieve the lowest energy-delay-product (EDP), an often used metric of performance and energy-efficiency, among RRAM CIM hardware, while it operates over a range of configurations to suit various AI benchmarks (Fig. 1d).   Reconfigurable RRAM CIM architecture for diverse AI workloads  To support a broad range of AI workloads, the NeuRRAM chip implements  a highly flexible CIM chip architecture. The chip consists of 48 CIM cores that can perform computation in parallel. Each individual core can be selectively turned off through power -gating when not actively used, while the model weights are retained by the non -volatile RRAM devices. At the central of each core is a novel Transposable Neurosynaptic Array (TNSA) architecture that offers flexible control of dataflow directions , which is crucial for enabling diverse model architectures with different dataflow patterns. For instance, in CNNs that are commonly applied to vision -related tasks, data flows in a single direction through layers to generate data representations at different abstraction levels; in LSTMs that are used to process temporal data such as audio signals, data travel recurrently through the same layer for multiple time -steps; in probabilistic --- Page 3 ---3  graphical models such as restricted Boltzmann machine (RBM), probabilistic sampling is performed back-and-forth between layers until the network converges to a high -probability state. Besides inference, the error back -propagation during gradient-descent training of multiple AI models requires r eversing the direction of dataflow through the network .  However, conventional RRAM CIM architectures are limited to perform MVM in a single direction  by hardwiring rows and columns of the RRAM crossbar array to dedicated circuits  on the periphery to drive inputs and measure outputs. Some studies implement reconfigurable data-flow directions by adding extra hardware, which incurs substantial energy, latency and area penalties (Extended Data Fig. 2): executing bi-directional (forward and backward) data-flow requires either duplicating power and area-hungry analog-to-digital converters (ADCs) at both ends of the RRAM array22,34 or dedicating large area outside of the array to routing both rows and columns to a shared data converter26; the recurrent connections require writing the outputs to a buffer memory outside of the RRAM array, and reading them back for the next time step computation35.  The TNSA architecture (Fig. 2b, c) realizes dynamic data-flow reconfigurability with little overhead. While in conventional designs, CMOS peripheral circuits such as ADCs connect only at one end of the RRAM array, the TNSA architecture physically interleaves the RRAM weights and the CMOS neuron circuits that implement ADCs and activation functions , and interconnects them along the length of both rows and columns (Fig. 2b-d). The physical layout of TNSA consists of 16\xd716 of such interleaved corelets that are connected by shared bit-lines (BLs) and word-lines (WLs) along horizontal direction and source-lines (SLs) along vertical direction. Each corelet encloses 16\xd716 RRAM devices and one neuron circuit. To distribute the 256 neurons across the TNSA to 256 rows (BL) and 256 columns (SL), we connect the neuron within the corelet (i, j) to both the (16i+j)-th BL and the (16j+i)-th SL via a pair of switches. As a result, each row or each column connects uniquely to a single neuron, while doing so without duplicating neurons at both ends of the array, thus saving area and energy. Moreover, a neuron uses its BL and SL switches for both its input and output: it not only receives the analog matrix-vector-multiplication (MVM) output coming from either BL or SL through the switches, but also sends the converted digital results to peripheral registers via the same switches. By configuring which switch to use during  the input and output stages of the neuron, we can realize multiple MVM data -flow directions. Fig. 2e shows the forward, backward and recurrent MVMs enabled by the TNSA. To implement forward MVM (BL-to-SL), during the input stage, input pulses are applied to the BLs through the BL drivers, get weighted by the RRAMs, and enter the neuron through its SL switch; during the output stage, the neuron sends the converted digital outputs to bottom SL registers through its SL switch; to implement recurrent MVM (BL-to-BL), the neuron instead receives input through its SL switch and sends the digital output back to the BL registers through its BL switch.  To realize a balance between  the flexibility of computation granularity and area- and energy- efficiency, we partition the chip area into 48 CIM cores, with each core containing a 256\xd7256 RRAM cells and 256 CMOS neuron circuits. While a larger core size would amortize area and power consumption of peripheral circuits (e.g., digital -to-analog and analog -to-digital converters) across more RRAM devices, it is too inflexible and inefficient for implementing small, irregular, or sparse weight matrices. Conversely, a larger multiplicity of smaller cores provides finer control over computation granularity, making the design more versatile for a wide range of model architectures, at the expense of reduced memory density and higher energy consumed by peripheral circuits. Moreover, the multi -core design supports a broad selection of weight mapping strategies, which allows us to exploit both model -parallelism and data -parallelism to maximize computation throughput (Fig. 2a). Using a CNN as an e xample, to maximize data -parallelism, we duplicate the weights of the most computationally intensive layers (early convolutional layers) to multiple cores for parallel inference on multiple data; to maximize model -parallelism, we map different convolutional layers to different cores and perform parallel inference in a pipelined fashion. Meanwhile, --- Page 4 ---4  we divide the layers whose weight dimensions exceed RRAM array size into multiple segments and assign them to multiple cores for parallel execution. A more detailed description of the weight mapping strategies is provided in the Methods.  Efficient and reconfigurable voltage-mode neuron circuit  The NeuRRAM chip achieves 5 \uf0b4 to 8\uf0b4 lower energy-delay-product (EDP) and 20\xd7 to 61\xd7 higher peak computational throughput at various MVM input and output bit-precisions than previously reported RRAM CIM chips 18\u201328 (Fig. 1d), where the energy and delay are measured for performing an MVM with a 1024\xd71024 weight matrix. Key to the energy-efficiency and throughput improvement is a novel in-memory MVM output sensing scheme. The conventional approach is to use voltage as input, and measure current as the results based on Ohm\u2019s law18\u201322,24,26,27 (Fig. 2g).  Such a current-mode sensing scheme has limitations on energy-efficiency, throughput, and versatility: (1) simultaneously applying voltage pulses to  multiple rows and columns leads to large array current, consuming large power; (2) sinking the large current while clamping the voltage requires large transistors at the transimpedance amplifier (TIA), consuming large area; and (3) MVM within different AI models produces drastically different output dynamic ranges that span several orders of magnitude (Fig. 2i). Optimizing the ADC across such a wide dynamic range is fundamentally difficult. To equalize the dynamic range and reduce the array current, designs typically limit the number of input wires to activate in a single cycle, thus limiting throughput.  NeuRRAM simultaneously improves energy-efficiency, throughput, and versatility by virtue of a highly reconfigurable neuron circuit implementing a voltage-mode sensing scheme. The neuron performs analog to digital conversion of the MVM outputs by directly sensing the settled open-circuit voltage on the BL or SL line capacitance36, obviating the need for power and area hungry TIA to sense current while clamping voltage (Fig. 2h). Voltage inputs are driven on the BLs and voltage outputs are sensed on the SLs, or vice versa, depending on the desired direction of MVM.  WLs are activated  to start the MVM operation , activating all RRAM conductances.  The voltage on the output line  settles to the weighted average of the voltages driven on the input lines, where the weights are the RRAM conductances.  Upon deactivating the WLs, the output is sampled by transferring the charge on the output line to the neuron sampling capacitor (Csample in Extended Data Fig. 4 ). The neuron then accumulates this charge onto an integration capacitor (Cinteg). The analog-to-digital conversion  of the integrated charge starts when all the sampling and integration cycles during the MVM input phase complete (see details in Methods). Such voltage-mode sensing turns off the RRAM array immediately when voltage on output wires settle s, before the ADC process starts, thus requiring a shorter array activation time and lower energy consumption than existing implementations of current -mode sensing36. Moreover, the weight normalization due to the  conductance weighting in the voltage output (Fig. 2i) results in an automatic output dynamic range normalization for different weight matrices , making the MVM self -adaptable to different AI models  while not sacrificing  throughput. To eliminate the normalization factor from the final results, we pre-compute its value from the weight matrix and multiply it back to the digital outputs from the ADC.  Our voltage-mode neuron further supports reconfigurability in computation bit-precision and activation functions. It can perform MVM with 1 - to 6-bit inputs and 1- to 8-bit outputs, and implement commonly used activation functions such as Rectified Linear Unit (ReLU), sigmoid , and tanh functions as a part of the analog-to-digital conversion process . It also supports probabilistic sampling for stochastic activation functions by injecting pseudo-random noise generated by a linear-feedback-shift-register (LFSR) block into the neuron integrator. All the neuron circuit operations are performed by dynamically configuring a single amplifier in the neuron as either an integrator or a comparator during different phases of operations , as --- Page 5 ---5  detailed in the Methods . This results in a more compact design than other work that merges ADC and neuron activation  functions within the same  module23,28. While most existing CIM designs use time -multiplexed ADCs for multiple rows/columns to amortize ADC area, the compactness of our neuron circuit (1.2 \uf06dm2 each) allows us to dedicate a neuron for each pair of BL and SL, and tightly interleave the neuron with RRAM devices within the TNSA architecture as can be seen in Extended Data Fig. 10d.     Hardware-algorithm co-optimization enables software comparable inference accuracy  The innovations across the  chip architecture and circuit layers bring superior  efficiency and reconfigurability to NeuRRAM. To complete the story, we must ensure that the  computational accuracy can be preserved under  various circuit and device non -idealities4,6,37. We developed a set of hardware -algorithm co -optimization techniques that allow NeuRRAM  to deliver software -comparable accuracy across diverse AI applications. Importantly, all the AI benchmark results presented in the paper are obtained entirely from hardware measurements. While prior efforts have reported benchmark results using a mixture of hardware characterization and software simulation, e.g ., emulate the  array-level MVM process in software using measured single device characteristics 4,7,11,17, such an approach often  fails to model the complete set of non-idealities existing in realistic hardware. As shown in Fig. 3a, they include (i) IR drop on input wires, (ii) on RRAM array drivers, and (iii) on crossbar wires, (iv) limited RRAM programming resolution, (v)  RRAM conductance relaxation, (vi) capacitive coupling from simultaneously switching array wires, and (vii) limited ADC resolution and dynamic range.  Our experiments show that omitting certain non-idealities in simulation leads to over-optimistic prediction of inference accuracy  when compared to actual hardware measurement results. For example, the 3rd and the 4th bars in Fig. 3e show a  2.32% accuracy difference between simulation and measurement for CIFAR-10 classification38, while the simulation accounts for only (v) RRAM conductance relaxation and (vii) limited ADC resolution, which are what previous studies most often modelled7,17.  Our hardware-algorithm co-optimization approach includes three main techniques: (1) model -driven chip calibration, (2) noise -resilient NN training and analog weight programming, and (3) chip -in-the-loop progressive model fine-tuning. Model-driven chip calibration uses the real model weights and input data to optimize the chip operating conditions such as input voltage pulse amplitude, and find s any ADC offsets for subsequent cancellation during inference. Ideally, the MVM output voltage dynamic range should fully utilize the ADC input swing to minimize the discretization error. However, MVM output dynamic range varies with network layers (Fig. 3b). As a result, for each individual layer, we use a subset of training -set data to that layer to search for the optimal operating conditions. Extended Data Fig. 5 shows that different input data distributions lead to vastly different output distributions for a layer. Therefore, it is crucial to perform the optimization using the training -set data  that can mostly closely emulate the input data distribution we will see at test time. Together with the weight normalization effect from the voltage-mode neuron circuit, the model -driven chip calibration technique enables the chip to flexibly adapt to differen t AI models without sacrificing ADC accuracy.  Stochastic non-idealities such as RRAM conductance relaxation degrade signal -to-noise ratio (SNR) of computation, leading to inference accuracy drop. Prior work obtained higher SNR by limiting each RRAM cell to store only a single bit, and encoding higher precision weights using multiple cells18,21,24,27,39. Such an approach lowers the weight memory density and energy efficiency. Accompanying that approach, the neural network is trained with weights quantized to the corresponding bit-precisions. In contrast, we utilize --- Page 6 ---6  the intrinsic analog programmability of RRAM 40 to maximize weight memory density while maintaining accuracy. Instead of training with quantized weights, which is equivalent to injecting uniformly distributed noise into weights, we train the model with high-precision floating-point weights while injecting noise with distribution extracted from characterization of actual RRAM devices. A previous study proposed to inject Gaussian noise into weights to improve the  network\u2019s noise resiliency 17. Our techniqu e can be more generally applied to different types of resistive memories  whose noise does not necessarily follow a Gaussian distribution. Fig. 3e shows that the technique significantly improves the model\u2019s immunity to noise, from a CIFAR -10 classification accuracy of 25.34% without noise injection to 85.99% with noise injection. After the training, we program the non-quantized weights to RRAM analog conductances using an iterative write-verify technique, described in the Methods. This technique enables NeuRRAM to achieve an inference accuracy comparable to software models with 4 -bit weights across various applications (Fig. 1e). Meanwhile, each weight is encoded by the differential conductance of 2 RRAM cells, which improves weight memory density by 2\xd7 compared to previous studies that require one RRAM cell per bit.  By applying the above two techniques, we already can measure inference accuracy comparable to or better than software models with 4-bit weights on many tasks, including Google speech command recognition41, MNIST42 image recovery, and MNIST classification (Fig. 1e). For deeper neural network models that are more sensitive to hardware non -idealities such as ResNet -2043, the measured accuracy on CIFAR -10 classification (83.67%) is still 3.36% lower than that of a 4 -bit-weight software model (87.03%). The accuracy loss can be attributed to those non-idealities that are both difficult to model accurately in software during neural network training and cannot be compensated through hardware calibration. For instance, during multi-core parallel operations, large currents flowing through input wires and RRAM array drivers leads to large IR drops (non-ideality (i) and (ii) in Fig. 3a), causing significant accuracy degradation.  To further improve accuracy for deep neural networks, we introduce a novel chip-in-the-loop progressive fine-tuning technique. Chip-in-the-loop training allows to circumvent fabrication induced non-idealities by measuring training error directly on the chip44. Prior work showed that fine-tuning the final layers using the back-propagated gradients calculated from hardware measured outputs and re-programming the fine-tuned RRAM weights help ed improve accuracy 7. We find this t echnique to be of limited effectiveness in countering the non -idealities that have a non -linear impact on MVM outputs, such as IR drops. Weight reprogramming also consumes extra time and energy. Our chip -in-the-loop progressive fine -tuning overcomes non-linear model errors by exploiting the intrinsic non-linear universal approximation capacity of the deep neural network 45, and furthermore eliminates the need for weight reprogramming. Fig. 3d illustrates the fine -tuning procedure. We progressively program the weights one layer at a time onto the chip. After programming a layer, we perform inference using the training set data on the chip up to that layer, and use the measured outputs to fine -tune the remaining layers that are still training in software. In the next time step, we program and measure the next layer on the chip. We repeat this process until all the layers are programmed. During the process, the non -idealities of the programmed layers can be progressively compensated by the remaining layers through training. Fig. 3f shows the efficacy of the progressive fine-tuning technique. From left to right, each data point represents a new layer programmed onto the chip. The accuracy at each layer is evaluated by using the chip -measured outputs from that layer as inputs to the remaining layers in software. The cumulative CIFAR -10 test set inference accuracy is improved by 1.99% using this technique. Extended Data Fig. 7a further illustrates the extent to which fine-tuning recovers the training set accuracy loss at each layer, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.  --- Page 7 ---7  Using the techniques described above, we implement a variety of AI models on the NeuRRAM chip , and achieve inference accuracy comparable to software models with 4 -bit weights across all the  measured AI benchmark tasks. Fig. 1e and Extended Data Fig. 7b  show that we achieve a 0.98% error rate on MNIST handwritten digit recognition using a 7-layer CNN, a 14.34% error rate on CIFAR-10 object classification using ResNet-20, a 15.34% error rate on Google speech command recognition using a 4-cell LSTM, and a 70% reduction of L2 image reconstruction error compared to the original noisy images on MNIST image recovery using an RBM. Fig. 4 summarizes the key features of each demonstrated model. Most of the essential neural network layers and operations are implemented fully on the chip , including all the convolutional, fully-connected and recurrent layers, and neuron activation functions, batch-normalization, and stochastic sampling process. Each of the models is implemented by allocating the weights to multiple cores on a single NeuRRAM chip. The implementation details are described in the Methods. Fundamentally, Each of the selected models represents a general class of AI algorithms: CNNs represent the class of feed-forward deep neural networks commonly used for computer vision related tasks; LSTM represents the recurrent neural networks often used for processing time series such as audio signals; and RBM represents probabilistic graphical models that require bi-directional dataflow direction to perform probabilistic sampling among a large set of random variables. These results demonstrate the versatility of the NeuRRAM architecture and the wide applicability of the hardware-algorithm co-optimization techniques.   The NeuRRAM chip implements reconfigurability across the entire hierarchy of the design, from a multi-core architecture offering flexible computation granularity, to a transposable neurosynaptic array structure enabling dynamically reconfigurable dataflow direction, to a neuron circuit implementing diverse activation functions and bit -precisions, while doing all this at a record computational energy -efficiency among resistive memory CIM hardware. We expect the energy-efficiency (EDP) to improve by another 2 to 3 orders of magnitude when scaling the design from 130-nm to 7-nm CMOS and RRAM technologies while adopting a circuit architecture most suited for each technology node ( detailed in Methods). The ability to process a diverse collection of  AI models efficiently and accurately  opens the door towards broader adoption of the CIM technology. Fundamentally, NeuRRAM signifies the importance of cross-layer co-optimization between device, circuit, architecture, and algorithm for ameliorating the trade-offs between efficiency, versatility, and accuracy in designing next-generation edge AI hard ware. The techniques presented in this work can be more generally applied to any non-volatile resistive memory technology such as phase change memory 46 (PCM), conductive bridge random access memor y47 (CBRAM), ferroelectric field-effect transistor48 (FeFET), and electro-chemical random access memory49 (ECRAM). As resistive memory continues to scale towards offering tera -bits of  on-chip memory 50, such a cross-layer co -optimization approach will equip CIM hardware on the edge with sufficient performance, efficiency, and versatility to perform complex AI tasks that can only be done on the cloud today.  --- Page 8 ---8  Methods  Core block diagram and operating modes  Fig. 2b and Extended Data Fig. 1 show the block diagram of a single compute-in-memory core. To support versatile MVM directions, most of the design is symmetrical in the row (BLs and WLs) and column (SLs) directions. The row and column register files store the inputs and outputs o f MVMs, and can be written from both the external interface to the core via either an SPI or a random-access interface, and the neurons internal to the core. The SL peripheral circuits contain a linear feedback shift register (LFSR) block used to generate pseudo-random sequences used for probabilistic sampling. It is implemented by two LFSR chains propagating in opposite directions. The registers of the two chains are XORed to generate spatially uncorrelated random numbers51. The controller block receives commands and generates control waveforms to the BL/WL/SL peripheral logic and to the neurons. It contains a delay -line based pulse generator with tunable pulse width from 1 ns to 10 ns. It also implements clock-gating and power-gating logic used to turn off the core in idle mode. Each WL, BL and SL of the TNSA is driven by a driver consisting of multiple pass gates that sup ply different voltages. Based on the values stored in the register files and the control signals issued by the controller, the WL/BL/SL logic decides the state of each pass gate.  The core has mainly three operating modes: weight -programming mode, neuron testing mode, and MVM mode (Extended Data Fig. 1). In the weight -programming mode, individual RRAM cells are selected for read and write. To select a single cell, the registers at the corresponding row and column are programmed to \u201c1\u201d through random-access with the help of the row and column decoder, while the other registers are reset to \u201c0\u201d. The WL/BL/SL logic turns on the corresponding driver pass gates to apply a SET/RESET/READ voltage on the selected cell. In the neuron testing mode, the WLs are kept at GND. Neurons receive inputs directly from BL or SL drivers through their BL or SL switch, bypassing RRAM devices. This allows us to characterize the neurons independently from the RRAM array. In the MVM mode, each input BL/SL is driven to Vref - Vread, Vref + Vread, or Vref depending on the registers\u2019 value at that row/column. If the MVM is in the BL-to-SL direction, we activate the WLs that are within the input vector length while keeping the rest at GND; if the MVM is in the SL -to-BL direction, we activate all the WLs. After neurons finish ADC, the pass gates from BLs/SLs to the registers are turned on to allow neuron state readout.   Device fabrication  RRAM arrays in NeuRRAM are in a one-transistor-one-resistor (1T1R) configuration, where each RRAM device is stacked on top of and connects in series with a selector NMOS transistor that cuts off the sneak path and provide s current compliance during RRAM programming and reading. The selector NMOS, CMOS peripheral circuits, and the bottom four back -end-of-line (BEOL) interconnect metal layers are fabricated in a standard 130 -nm foundry process. Due to the higher voltage required for RRAM forming and programming, the selector NMOS and the peripheral circuits that directly interface with RRAM arrays use thick-oxide I/O transistors rated for 5V operation. All the other CMOS circuits in neurons, digital logic, registers, etc. use core transistors rated for 1.8V operations.  The RRAM device is sandwiched between metal-4 and metal-5 layers shown in Fig. 2f.  After the foundry completes the fabrication of CMOS and the bottom four metal layers, we use a laboratory process to finish the fabrication of RRAM devices and metal-5 interconnect, and top metal pad and passivation layers. The --- Page 9 ---9  RRAM device stack consists of a TiN bottom electrode layer, a HfO x switching layer, a TaO x thermal enhancement layer 52, and a TiN top electrode layer. They are deposited sequentially, followed by a lithography step to pattern the lateral structure of the device array.   RRAM write-verify programming and conductance relaxation  Each neural network weight is encoded by the differential conductance between two RRAM cells on adjacent rows along the same column. The first RRAM cell encodes positive weight, and is programmed to low conductance state ( gmin) if the weight is negative; the second cell encodes negative weight, and i s programmed to gmin if the weight is positive. Mathematically, the conductances of the two cells are \U0001d45a\U0001d44e\U0001d465(\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) and \U0001d45a\U0001d44e\U0001d465(\u2212\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) respectively, where gmax and gmin are the maximum and minimum conductance of the RRAMs; wmax is the maximum absolute value of weights; and W is the unquantized high-precision weight.   To program an RRAM cell to its target conductance, we use an incremental-pulse write-verify technique40. Extended Data Figs. 3b, 3c illustrate the procedure: we start by measuring the initial conductance of the cell. If the value is below the target conductance, we apply a weak SET pulse aiming to slightly increase the cell conductance. Then we read the cell again. If the value is sti ll below the target, we apply another SET pulse with amplitude incremented by a small amount. We repeat such SET -read cycles until the cell conductance is within an acceptance range to the target value or overshoots to the other side of the target. In the latter case we reverse the pulse polarity to RESET, and repeat the same procedure as with SET. During the SET/RESET pulse train, the cell conductance is likely to bounce up and down multiple times until eventually it enters the acceptance range or reaches a timeout limit. There are a few trade -offs in selecting programming conditions: (1) a smaller acceptance range and a higher time -out limit improve programming precision, but require a longer time; (2) a higher gmax improves signal-to-noise ratio, but leads to higher energy consumption and more programming failures for cells that cannot reach high conductance. In our experiments, we set the initial SET pulse voltage to be 1.2V and RESET to be 1.5V, both with an increment of 0.1V and pulse width of 1\uf06ds. The acceptance range is \xb11uS to the target conductance. The timeout limit is 30 SET -RESET polarity reversals. We used gmin = 1 \uf06dS for all the models, and gmax = 40  \uf06dS for CNNs and 30 \uf06dS for LSTMs and RBMs. With such settings, 99% of the RRAM cells can be programmed to the acceptance range within the timeout limit. On average each cell requires 8.52 SET/RESET pulses.  Besides the longer programming time, another reason to not use an overl y small write-verify acceptance range is RRAM conductance relaxation. RRAM conductance drifts over time after programming. Most of the drift happens within a short time window (< 1s) immediately following the programming, after which the drift becomes much slower. The abrupt initial drift is called \u201cconductance relaxation\u201d in the literature37. Its statistics follow a Gaussian distribution at all conductance states except when the conductance is close to gmin. Extended Data Fig. 3d shows the conductance relaxation measured across the whole gmin to gmax conductance range. We found that the loss of programming precision due to conductance relaxation is much higher than that caused by the write -verify acceptance range. The measured standard deviation of the relaxation is ~2.8  \uf06dS, which is close to 10% of gmax. To mitigate the relaxation, we use an iterative programming technique. We iterate over the RRAM array for multiple times. In each iteration, we measure all the cells and re -program those whose conductance has drifted outside the acceptance range. The tai l distribution becomes narrower with more programming iterations. After 3 iterations, the standard deviation --- Page 10 ---10  becomes ~2 \uf06dS, a 29% decrease compared to the initial value. We use 3 iterations in all our neural network demonstrations, and perform inference at  least 30 mins after the programming such that the measured inference accuracy would account for such conductance relaxation effects. By combining the iterative programming with our hardware -aware model training approach, the impact of relaxation can be la rgely mitigated.   Implementation of MVM with multi-bit inputs and outputs  The neuron and the peripheral circuits support MVM at configurable input and output bit -precisions. An MVM operation consists of an initialization phase, an input phase, and an output phase. Extended Data Fig. 4 illustrates the neuron circuit operation. During the initialization phase (Extended Data Fig. 4a), all BLs and SLs are precharged to Vref. The sampling capacitors Csample of the neurons are also precharged to Vref, while the integration capacitors Cinteg are discharged.  During the input phase (Extended Data Fig. 4b, e), each input wire (either BL or SL depending on MVM direction) is driven to one of three voltage levels: Vref - Vread, Vref, Vref + Vread through three pass gates, configured by a 2-bit register and a one-hot decoder for each input wire. With the differential row weight encoding, the input wires of a differential pair are driven to the opposite voltage with respect to Vref. i.e. when input is 0, both wires are driven to Vref; when input is +1, the two wires are driven to Vref + Vread and Vref - Vread; and when input is -1, to Vref - Vread and Vref + Vread. The multi -bit inputs are realized by accumulating multiple such (-1, 0, +1) pulses as will be explained later. We then turn on all the WLs that have inputs, and the output wires begin to approach their final steady-state voltages \U0001d449\U0001d457 =\u2211 \U0001d449\U0001d456\U0001d43a\U0001d456\U0001d457\U0001d456\u2211 \U0001d43a\U0001d456\U0001d457\U0001d456. When the voltages of the output wires settle, we turn off the WLs to shut down the current flow. We then sample the charge from the output wire capacitance to Csample, and integrate the charge onto Cinteg. Since Csample is much smaller than the output wire capacitance, such sampling and integration operations can be repeated for multiple cycles to increase the amount of integrated charge. We use this capability to implement MVM with multi-bit input. For example, when the  input vectors are 4 -bit signed integers with 1 sign -bit and 3 magnitude-bits, we send three voltage pulses to input wires. The first pulse corresponds to the 1 st (most significant) magnitude-bit. When the bit is 0, we send a \u201c0\u201d pulse; when the bit is 1, we send a \u201c+1\u201d pulse if the sign-bit is 1, and \u201c-1\u201d pulse if the sign-bit is 0. We then sample and integrate from the output wires for 4 cycles such that the integrated charge quadruples. Similarly, for the 2 nd or the 3rd magnitude-bit, we apply pulses to the input wires, but this time we sample and integrate for 2 cycles and 1 cycle, respectively. In general, for n -bit signed integer inputs, we need in total (n -1) input pulses and 2 (n-1)-1 sampling and integration cycles.  Finally, during the output phase (Extended Data Figs. 5c, d, f), we convert the integrated charge into a multi-bit digital output. First, to generate the sign-bit, we disconnect the feedback loop of the amplifier to turn the integrator into a comparator (Extended Data Fig. 4c). We drive the right side of Cinteg to Vref. If the integrated charge is positive, the comparator output will be driven to GND, and to VDD otherwise. The output is then inverted, latched, and sent to the BL or SL via the neuron BL/SL switch before being written into the peripheral BL/SL registers. To generate the magnitude -bits, we perform a \u201ccharge decrement\u201d operation to the integrated charge (Extended Data Fig. 4d): if the sign-bit is 1, we charge the Csample to Vdecr- = Vref - Vdecr via the outer loop, and to Vdecr+ = Vref + Vdecr otherwise. The charge is then transferred to Cinteg to cancel part of the charge integrated during the input phase. The updated voltage of Cinteg is again compared against 0V, and the comparator output is recorded. We repeat this process and count the number --- Page 11 ---11  of charge decrement steps until the cumulative decremental charge completely cancels the initial charge, which causes the comparator output to  flip polarity. The counter outputs constitute the magnitude -bits of the neuron output. We set the maximum number of charge decrement steps Nmax to be 128, so the output can be at maximum 8 -bit (1 sign -bit + 7 magnitude -bits). To improve latency, we perfor m an early stop before Nmax is reached if the comparator outputs of all the neurons flip polarity. To configure the output bit-precision, we can tune Vdecr to change the sensing granularity and tune Nmax to change the total voltage range that the charge decrement process will cover.  We implement various commonly used neuron activation functions by modifying the operations of the charge decrement step. To implement Rectified Linear Unit (ReLU), we only perform charge decrement to resolve the magnitude-bits if the sign-bit is 1. This way we save energy by eliminating the charge decrement operations for neurons with negative integrated voltage. To implement sigmoid or tanh functions, instead of incrementing the counter every charge decrement step, we increase the number of steps between counter increments with the counter value. For instance, the counter value is initially incremented every step; when the counter value reaches 35, it begins to be incremented every 2 steps; when it reaches 40, every 3 steps; when reaches 43, every 4 steps, etc. This way a piecewise linear approximation of the sigmoid/tanh curve can be produced. For sigmoid function, we add the maximum number of steps to the tanh neuron output and divide it by twice that number to normalize the final output within the range [0, 1].  To summarize, both the configurable MVM input and output bit -precisions and various neuron activation functions are implemented using different combinations of the four basic operations: sampling, integration, comparison and charge decrement. Importantly, all the four operations are realized by a single amplifier configured in different feedback modes. As a result the design realizes versatility and compactness at the same time.   Noise-resilient NN training  For all the AI models that we implement, we start by training a baseline model using the noise resilient NN training technique: we inject noise into all the fully-connected and convolutional layers whose weights will be implemented by RRAM arrays during the forward-pass of NN training. The distribution of the injected noise is obtained from chip characterization:  using the iterative write -verify technique, the RRAM conductance relaxation is characterized to have absolute value of mean < 1 \u03bcS (gmin) at all conductance states. The highest standard deviation is 3.87 \u03bcS, about 10% of the maximum conductance 40 \u03bcS, found at ~12 \u03bcS conductance state ( Extended Data Fig. 3d). Therefore, when simulating model performance on software, we inject a Gaussian noise with a zero mean and a standard deviation equal to 10% of the maximum absolute value of weights of a layer.  To select the models that achieve the best inference accuracy at the 10% noise level, we train models with different levels of noise injection from  0% to 30%. We find that injecting a higher noise during training than testing improves models\u2019 noise resiliency. Extended Data Fig. 6 a, b show that the best test -time accuracy in the presence of 10% weight noise is obtained with 20% and 15% training-time noise injection for CIFAR -10 image classification and Google voice command classification, respectively. For RBM, Extended Data Fig. 6 c shows that the noise injection improves the inference performance even in the absence noise, possibly due to the probabi listic nature of RBM. The model trained with the highest noise injection (25%) achieves the lowest image reconstruction error.  --- Page 12 ---12  Extended Data Fig. 6d shows the effect of noise injection on weight distribution. Without noise injection, the weights have a Gaussian distribution. The neural network outputs heavily depend on a small fraction of large weights, and thus become vulnerable to noise injection. With noise injection, the weights distribute more uniformly, making the model more noise-resilient.  To efficiently implement the models on NeuRRAM, inputs to all convolutional and fully-connected layers are quantized to 4 -bit or below. The input bit -precision of all the models is summarized in Fig. 4a. We perform the quantized training using the Parameterized Clipping Activation (PACT) technique53.   Chip-in-the-loop progressive fine-tuning  During the progressive chip-in-the-loop fine-tuning, we use the chip -measured intermediate outputs from a layer to fine-tune the weights of the remaining layers. Importantly, to fairly evaluate the efficacy of the technique, we do not use the test -set data (for either training or selecting checkpoint) duri ng the entire process of fine-tuning. To avoid over-fitting to a small-fraction of data, measurements should be performed on the entire training -set data. We reduce the learning rate to 1/100 of the initial learning rate used for training the baseline mode l, and finetune for 30 epochs. The same weight noise injection and input quantization are applied during the fine-tuning. The cumulative CIFAR-10 test set inference accuracy is improved by 1.99% using the technique. Extended Data Fig. 7a further shows the training set accuracy loss at each layer is partially recovered by the fine -tuning, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.   Implementations of CNNs, LSTMs and RBMs  We use CNN models for the CIFAR -10 and MNIST image classification tasks. The CIFAR -10 dataset consists of 50,000 training images and 10,000 testing images belonging to 10 object classes. We perform image classification using the ResNet -20 convolutional neu ral network architecture 43 that contains 21 convolutional layers and 1 fully-connected layer (Fig. 4b), with batch-normalizations and ReLU activations in between the layers. The model is trained using the Keras framework. We quantize the input of all convolutional and fully -connected layers to a 3-bit unsigned fixed point format except for the first convolutional layer, where we quantize the input image to 4 -bit because the inference accuracy is more sensitive to the input layer quantization. For the MNIST hand-written digits classification, we use a 7-layer CNN consisting of 6 convolutional layers and 1 fully -connected layer, and using max-pooling in between layers to down -sample feature map sizes. The inputs to all the layers, including the input image, are quantized to a 3-bit unsigned fixed-point format.   All the parameters of the CNNs are implemented on a single NeuRRAM chip  including those of the convolutional layers, the fully-connected layers, and the batch-normalization. Fig. 4d illustrates the process to map a convolutional layer on a chip. To implement the weights of a 4D convolutional layer with dimension H (height), W (width), I (# input channels), O (# output channels) on 2D RRAM arrays, we flatten the first three dimensions into a 1D-vector, and append the bias term of each output channel to each vector. If the range of the bias values is B times of the weight range, we evenly divide the bias values and implement them using B rows. Further, we merge the batch normali zation parameters with weights and biases after training (Fig. 4c), and program the merged W\u2019 and b\u2019 onto RRAM arrays such that no explicit batch normalization needs to be performed during inference. Under the differential -row weight mapping scheme, parameters of a convolutional layer are converted into a conductance matrix of size (2( HWI+B), --- Page 13 ---13  O). If the conductance matrix fits into a single core, an input vector is applied to 2( HWI+B) rows and broadcasted to O columns in a single cycle. HWIO multiply-accumulate operations are performed in parallel. Most ResNet-20 convolutional layers have a conductance matrix height of 2(HWI+B) that is greater than the RRAM array length of 256. We therefore split them vertically into multiple segments , and map the segments either onto different cores that are accessed in, Your response: ```ADD_PAPER\n2108.07879v1\nThis paper presents NeuRRAM, a resistive RAM-based compute-in-memory (CIM) chip that achieves unprecedented energy efficiency for edge AI applications. The key innovation is a cross-layer co-design approach that optimizes across device, circuit, architecture, and algorithm levels. The chip demonstrates 5-8x better energy efficiency than prior art while maintaining software-comparable accuracy (99.0% on MNIST, 85.7% on CIFAR-10) across diverse AI workloads including CNNs, LSTMs, and RBMs. The voltage-mode neuron circuit and transposable neurosynaptic array architecture enable flexible dataflow directions and variable bit-precision computation (1-6 bit inputs, 1-8 bit outputs).\n```\nStep #24, Phase: literature review, Feedback: Successfully added paper 2108.07879v1, Your response: ```SUMMARY\nedge AI image classification hardware-software co-design\n```\n~~~~~~~~~~\nCurrent Step #25, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge AI image classification hardware-software co-design, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication-Efficient Edge AI: Algorithms and Systems\nSummary: Artificial intelligence (AI) has achieved remarkable breakthroughs in a wide\nrange of fields, ranging from speech processing, image classification to drug\ndiscovery. This is driven by the explosive growth of data, advances in machine\nlearning (especially deep learning), and easy access to vastly powerful\ncomputing resources. Particularly, the wide scale deployment of edge devices\n(e.g., IoT devices) generates an unprecedented scale of data, which provides\nthe opportunity to derive accurate models and develop various intelligent\napplications at the network edge. However, such enormous data cannot all be\nsent from end devices to the cloud for processing, due to the varying channel\nquality, traffic congestion and/or privacy concerns. By pushing inference and\ntraining processes of AI models to edge nodes, edge AI has emerged as a\npromising alternative. AI at the edge requires close cooperation among edge\ndevices, such as smart phones and smart vehicles, and edge servers at the\nwireless access points and base stations, which however result in heavy\ncommunication overheads. In this paper, we present a comprehensive survey of\nthe recent developments in various techniques for overcoming these\ncommunication challenges. Specifically, we first identify key communication\nchallenges in edge AI systems. We then introduce communication-efficient\ntechniques, from both algorithmic and system perspectives for training and\ninference tasks at the network edge. Potential future research directions are\nalso highlighted.\nPublication Date: 2020-02-22\narXiv paper ID: 2002.09668v1\n\nTitle: Detecting the Undetectable: Combining Kolmogorov-Arnold Networks and MLP for AI-Generated Image Detection\nSummary: As artificial intelligence progresses, the task of distinguishing between\nreal and AI-generated images is increasingly complicated by sophisticated\ngenerative models. This paper presents a novel detection framework adept at\nrobustly identifying images produced by cutting-edge generative AI models, such\nas DALL-E 3, MidJourney, and Stable Diffusion 3. We introduce a comprehensive\ndataset, tailored to include images from these advanced generators, which\nserves as the foundation for extensive evaluation. we propose a classification\nsystem that integrates semantic image embeddings with a traditional Multilayer\nPerceptron (MLP). This baseline system is designed to effectively differentiate\nbetween real and AI-generated images under various challenging conditions.\nEnhancing this approach, we introduce a hybrid architecture that combines\nKolmogorov-Arnold Networks (KAN) with the MLP. This hybrid model leverages the\nadaptive, high-resolution feature transformation capabilities of KAN, enabling\nour system to capture and analyze complex patterns in AI-generated images that\nare typically overlooked by conventional models. In out-of-distribution\ntesting, our proposed model consistently outperformed the standard MLP across\nthree out of distribution test datasets, demonstrating superior performance and\nrobustness in classifying real images from AI-generated images with impressive\nF1 scores.\nPublication Date: 2024-08-18\narXiv paper ID: 2408.09371v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Task-Oriented Image Transmission for Scene Classification in Unmanned Aerial Systems\nSummary: The vigorous developments of Internet of Things make it possible to extend\nits computing and storage capabilities to computing tasks in the aerial system\nwith collaboration of cloud and edge, especially for artificial intelligence\n(AI) tasks based on deep learning (DL). Collecting a large amount of\nimage/video data, Unmanned aerial vehicles (UAVs) can only handover intelligent\nanalysis tasks to the back-end mobile edge computing (MEC) server due to their\nlimited storage and computing capabilities. How to efficiently transmit the\nmost correlated information for the AI model is a challenging topic. Inspired\nby the task-oriented communication in recent years, we propose a new aerial\nimage transmission paradigm for the scene classification task. A lightweight\nmodel is developed on the front-end UAV for semantic blocks transmission with\nperception of images and channel conditions. In order to achieve the tradeoff\nbetween transmission latency and classification accuracy, deep reinforcement\nlearning (DRL) is used to explore the semantic blocks which have the best\ncontribution to the back-end classifier under various channel conditions.\nExperimental results show that the proposed method can significantly improve\nclassification accuracy compared to the fixed transmission strategy and\ntraditional content perception methods.\nPublication Date: 2021-12-21\narXiv paper ID: 2112.10948v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge AI image classification hardware-software co-design\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 27 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\nStep #21, Phase: literature review, Feedback: Successfully added paper 2210.06223v1, Your response: ```SUMMARY\nedge AI image classification energy efficiency optimization\n```\nStep #22, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification energy efficiency optimization, here was the response\nTitle: Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory\nSummary: Realizing today's cloud-level artificial intelligence functionalities\ndirectly on devices distributed at the edge of the internet calls for edge\nhardware capable of processing multiple modalities of sensory data (e.g. video,\naudio) at unprecedented energy-efficiency. AI hardware architectures today\ncannot meet the demand due to a fundamental "memory wall": data movement\nbetween separate compute and memory units consumes large energy and incurs long\nlatency. Resistive random-access memory (RRAM) based compute-in-memory (CIM)\narchitectures promise to bring orders of magnitude energy-efficiency\nimprovement by performing computation directly within memory. However,\nconventional approaches to CIM hardware design limit its functional flexibility\nnecessary for processing diverse AI workloads, and must overcome hardware\nimperfections that degrade inference accuracy. Such trade-offs between\nefficiency, versatility and accuracy cannot be addressed by isolated\nimprovements on any single level of the design. By co-optimizing across all\nhierarchies of the design from algorithms and architecture to circuits and\ndevices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM\nto simultaneously deliver a high degree of versatility for diverse model\narchitectures, record energy-efficiency $5\\times$ - $8\\times$ better than prior\nart across various computational bit-precisions, and inference accuracy\ncomparable to software models with 4-bit weights on all measured standard AI\nbenchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image\nclassification, 84.7% accuracy on Google speech command recognition, and a 70%\nreduction in image reconstruction error on a Bayesian image recovery task. This\nwork paves a way towards building highly efficient and reconfigurable edge AI\nhardware platforms for the more demanding and heterogeneous AI applications of\nthe future.\nPublication Date: 2021-08-17\narXiv paper ID: 2108.07879v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Enabling Efficient Processing of Spiking Neural Networks with On-Chip Learning on Commodity Neuromorphic Processors for Edge AI Systems\nSummary: The rising demand for energy-efficient edge AI systems (e.g., mobile\nagents/robots) has increased the interest in neuromorphic computing, since it\noffers ultra-low power/energy AI computation through spiking neural network\n(SNN) algorithms on neuromorphic processors. However, their efficient\nimplementation strategy has not been comprehensively studied, hence limiting\nSNN deployments for edge AI systems. Toward this, we propose a design\nmethodology to enable efficient SNN processing on commodity neuromorphic\nprocessors. To do this, we first study the key characteristics of targeted\nneuromorphic hardware (e.g., memory and compute budgets), and leverage this\ninformation to perform compatibility analysis for network selection. Afterward,\nwe employ a mapping strategy for efficient SNN implementation on the targeted\nprocessor. Furthermore, we incorporate an efficient on-chip learning mechanism\nto update the systems' knowledge for adapting to new input classes and dynamic\nenvironments. The experimental results show that the proposed methodology leads\nthe system to achieve low latency of inference (i.e., less than 50ms for image\nclassification, less than 200ms for real-time object detection in video\nstreaming, and less than 1ms in keyword recognition) and low latency of on-chip\nlearning (i.e., less than 2ms for keyword recognition), while incurring less\nthan 250mW of processing power and less than 15mJ of energy consumption across\nthe respective different applications and scenarios. These results show the\npotential of the proposed methodology in enabling efficient edge AI systems for\ndiverse application use-cases.\nPublication Date: 2025-04-01\narXiv paper ID: 2504.00957v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2108.07879v1\n```\nStep #23, Phase: literature review, Feedback: 3\n--- Page 1 ---1  Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory  Weier Wan1*, Rajkumar Kubendran2,5, Clemens Schaefer4, S. Burc Eryilmaz1, Wenqiang Zhang3, Dabin Wu3, Stephen Deiss2, Priyanka Raina1, He Qian3, Bin Gao3*, Siddharth Joshi4,2*, Huaqiang Wu3*, H.-S. Philip Wong1*, Gert Cauwenberghs2*  1 Stanford University, CA, USA;  2 University of California San Diego, CA, USA;  3 Tsinghua University, Beijing, China;  4 University of Notre Dame, IN, USA;  5 University of Pittsburgh, PA, USA  Abstract  Realizing today\u2019s cloud-level artificial intelligence (AI) functionalities directly on devices distributed at the edge of the internet calls for edge hardware capable of processing multiple modalities of sensory data (e.g. video, audio) at unprecedented  energy-efficiency. AI hardware architectures today cannot meet the demand due to  a fundamental \u201cmemory wall\u201d: data movement between separate compute and memory units consumes large energy and incurs long latency 1. Resistive random-access memory (RRAM) based compute-in-memory (CIM) architectures promise to bring orders of magnitude  energy-efficiency improvement by performing computation directly within memory , using intrinsic physical properties of RRAM devices2\u20137. However, conventional approach es to CIM hardware design limit its functional flexibility necessary for processing diverse AI workloads, and must overcome hardware imperfections that degrade inference accuracy . Such trade -offs between efficiency, versatility and accuracy cannot be addressed by isolated improvements on any single level of the design. By co -optimizing across all hierarchies of the design from algorithms and architecture to circuits and devices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM to simultaneously deliver a high degree of versatility in reconfiguring a single chip for diverse model architectures, record energy-efficiency 5\uf0b4 - 8\uf0b4 better than prior art across various computational bit -precisions, and inference accuracy comparable to software models with 4-bit weights on all measured standard AI benchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image classification, 84.7% accuracy on Google speech command recognition, and a 70% reduction in image reconstruction error on a Bayesian image recovery task. This work paves a way towards building highly efficient and reconfigurable edge AI hardware platforms for the more demanding and heterogeneous AI applications of the future.   Main  Compute-in-memory (CIM) architecture offers a pathway towards achieving brain -level information processing efficiency by eliminating expensive data movement between isolated compute and memory units in a conventional von Neumann architecture 2\u20137.  Resistive random access memory (RRAM) 8 is an emerging non-volatile memory that offers higher density, lower leakage and better analog programmability than conventional on -chip static random access memory (SRAM), making it an ideal candidate to implement large-scale and low -power CIM systems. Research in this area has demonstrated various AI applications by using fabricated resistive memory arrays as electronic synapses while using off -chip software/hardware to implement essential functionalities such as analog -to-digital conversion and neuron activations for a complete system 3,4,16,17,7,9\u201315. More recent studies have demonstrated fully -integrated RRAM-CMOS chips and focused on techniques to improve energy-efficiency18\u201328. However, to date, there has not been a fully-integrated RRAM CIM chip that simultaneously demonstrates a broad cross-section of --- Page 2 ---2  AI applications while achieving high energy -efficiency and software -comparable accuracy  obtained entirely from hardware measurements. The challenge originates from the fundamental trade-offs between efficiency, versatility, and accuracy in hardware design. The analog nature of  RRAM-CIM architecture makes it challenging to realize the same level of functional flexibility and computational accuracy as digital circuits. As a result, few CIM designs have implemented the reconfigurability necessary for processing diverse AI workloads, which is key to a broader adoption of the technology (e.g. the ability of graphics processing units29 and tensor processing units30 to execute diverse AI workloads contributes greatly to their adoption). Meanwhile, although various techniques have been proposed to mitigate the impacts of analog-related hardware imperfections on inference accuracy , the AI benchmark results reported in prior studies are often generated by performing software emulation based on characterized device data4,7,11,17. Such an approach often overestimates accuracies compared to fully hardware measured results due to incomplete modeling of hardware non -idealities. Obtaining software comparable inference results across broad AI applications remains challenging for RRAM CIM hardware.   To address these challenges, we present NeuRRAM - the first multimodal monolithically-integrated RRAM CIM hardware that simultaneously delivers a high degree of reconfigurability, record computational energy-efficiency, together with software comparable inference accuracy measured across various AI applications (Fig. 1). This is realized through innovations across the full  stack of the design: (1) at the device level, 3 million RRAM devices with high analog programmability and uniformity are monolithically integrated with CMOS circuits; (2) at the circuit level, a voltage -mode neuron circuit supports variable computation bit -precision and diverse neuron activation functions while performing analog -to-digital conversion at low power consum ption and compact area footprint; (3) at the architecture level, a bi -directional transposable neurosynaptic array (TNSA) architecture is developed to enable reconfigurability in dataflow directions with minimal area and energy overheads; (4) at the system  level, the chip is partitioned into 48 cores that perform inference in parallel and can be selectively powered on/off to allow flexible control of computation granularity to achieve high energy efficiency; (5) finally at the algorithm level, hardware -algorithm co -optimization techniques including model -driven hardware calibration and hardware-driven model training and fine -tuning are developed to mitigate the impact of hardware non -idealities on inference accuracy. We report fully hardware measured benchma rk results for a broad range of AI inference tasks including image classification, voice recognition and image recovery, implemented with diverse AI models including convolutional neural networks (CNNs) 31, long short -term memory (LSTM)32 models and probabilistic graphical models 33 (Fig. 1e). The chip is measured to consistently achieve the lowest energy-delay-product (EDP), an often used metric of performance and energy-efficiency, among RRAM CIM hardware, while it operates over a range of configurations to suit various AI benchmarks (Fig. 1d).   Reconfigurable RRAM CIM architecture for diverse AI workloads  To support a broad range of AI workloads, the NeuRRAM chip implements  a highly flexible CIM chip architecture. The chip consists of 48 CIM cores that can perform computation in parallel. Each individual core can be selectively turned off through power -gating when not actively used, while the model weights are retained by the non -volatile RRAM devices. At the central of each core is a novel Transposable Neurosynaptic Array (TNSA) architecture that offers flexible control of dataflow directions , which is crucial for enabling diverse model architectures with different dataflow patterns. For instance, in CNNs that are commonly applied to vision -related tasks, data flows in a single direction through layers to generate data representations at different abstraction levels; in LSTMs that are used to process temporal data such as audio signals, data travel recurrently through the same layer for multiple time -steps; in probabilistic --- Page 3 ---3  graphical models such as restricted Boltzmann machine (RBM), probabilistic sampling is performed back-and-forth between layers until the network converges to a high -probability state. Besides inference, the error back -propagation during gradient-descent training of multiple AI models requires r eversing the direction of dataflow through the network .  However, conventional RRAM CIM architectures are limited to perform MVM in a single direction  by hardwiring rows and columns of the RRAM crossbar array to dedicated circuits  on the periphery to drive inputs and measure outputs. Some studies implement reconfigurable data-flow directions by adding extra hardware, which incurs substantial energy, latency and area penalties (Extended Data Fig. 2): executing bi-directional (forward and backward) data-flow requires either duplicating power and area-hungry analog-to-digital converters (ADCs) at both ends of the RRAM array22,34 or dedicating large area outside of the array to routing both rows and columns to a shared data converter26; the recurrent connections require writing the outputs to a buffer memory outside of the RRAM array, and reading them back for the next time step computation35.  The TNSA architecture (Fig. 2b, c) realizes dynamic data-flow reconfigurability with little overhead. While in conventional designs, CMOS peripheral circuits such as ADCs connect only at one end of the RRAM array, the TNSA architecture physically interleaves the RRAM weights and the CMOS neuron circuits that implement ADCs and activation functions , and interconnects them along the length of both rows and columns (Fig. 2b-d). The physical layout of TNSA consists of 16\xd716 of such interleaved corelets that are connected by shared bit-lines (BLs) and word-lines (WLs) along horizontal direction and source-lines (SLs) along vertical direction. Each corelet encloses 16\xd716 RRAM devices and one neuron circuit. To distribute the 256 neurons across the TNSA to 256 rows (BL) and 256 columns (SL), we connect the neuron within the corelet (i, j) to both the (16i+j)-th BL and the (16j+i)-th SL via a pair of switches. As a result, each row or each column connects uniquely to a single neuron, while doing so without duplicating neurons at both ends of the array, thus saving area and energy. Moreover, a neuron uses its BL and SL switches for both its input and output: it not only receives the analog matrix-vector-multiplication (MVM) output coming from either BL or SL through the switches, but also sends the converted digital results to peripheral registers via the same switches. By configuring which switch to use during  the input and output stages of the neuron, we can realize multiple MVM data -flow directions. Fig. 2e shows the forward, backward and recurrent MVMs enabled by the TNSA. To implement forward MVM (BL-to-SL), during the input stage, input pulses are applied to the BLs through the BL drivers, get weighted by the RRAMs, and enter the neuron through its SL switch; during the output stage, the neuron sends the converted digital outputs to bottom SL registers through its SL switch; to implement recurrent MVM (BL-to-BL), the neuron instead receives input through its SL switch and sends the digital output back to the BL registers through its BL switch.  To realize a balance between  the flexibility of computation granularity and area- and energy- efficiency, we partition the chip area into 48 CIM cores, with each core containing a 256\xd7256 RRAM cells and 256 CMOS neuron circuits. While a larger core size would amortize area and power consumption of peripheral circuits (e.g., digital -to-analog and analog -to-digital converters) across more RRAM devices, it is too inflexible and inefficient for implementing small, irregular, or sparse weight matrices. Conversely, a larger multiplicity of smaller cores provides finer control over computation granularity, making the design more versatile for a wide range of model architectures, at the expense of reduced memory density and higher energy consumed by peripheral circuits. Moreover, the multi -core design supports a broad selection of weight mapping strategies, which allows us to exploit both model -parallelism and data -parallelism to maximize computation throughput (Fig. 2a). Using a CNN as an e xample, to maximize data -parallelism, we duplicate the weights of the most computationally intensive layers (early convolutional layers) to multiple cores for parallel inference on multiple data; to maximize model -parallelism, we map different convolutional layers to different cores and perform parallel inference in a pipelined fashion. Meanwhile, --- Page 4 ---4  we divide the layers whose weight dimensions exceed RRAM array size into multiple segments and assign them to multiple cores for parallel execution. A more detailed description of the weight mapping strategies is provided in the Methods.  Efficient and reconfigurable voltage-mode neuron circuit  The NeuRRAM chip achieves 5 \uf0b4 to 8\uf0b4 lower energy-delay-product (EDP) and 20\xd7 to 61\xd7 higher peak computational throughput at various MVM input and output bit-precisions than previously reported RRAM CIM chips 18\u201328 (Fig. 1d), where the energy and delay are measured for performing an MVM with a 1024\xd71024 weight matrix. Key to the energy-efficiency and throughput improvement is a novel in-memory MVM output sensing scheme. The conventional approach is to use voltage as input, and measure current as the results based on Ohm\u2019s law18\u201322,24,26,27 (Fig. 2g).  Such a current-mode sensing scheme has limitations on energy-efficiency, throughput, and versatility: (1) simultaneously applying voltage pulses to  multiple rows and columns leads to large array current, consuming large power; (2) sinking the large current while clamping the voltage requires large transistors at the transimpedance amplifier (TIA), consuming large area; and (3) MVM within different AI models produces drastically different output dynamic ranges that span several orders of magnitude (Fig. 2i). Optimizing the ADC across such a wide dynamic range is fundamentally difficult. To equalize the dynamic range and reduce the array current, designs typically limit the number of input wires to activate in a single cycle, thus limiting throughput.  NeuRRAM simultaneously improves energy-efficiency, throughput, and versatility by virtue of a highly reconfigurable neuron circuit implementing a voltage-mode sensing scheme. The neuron performs analog to digital conversion of the MVM outputs by directly sensing the settled open-circuit voltage on the BL or SL line capacitance36, obviating the need for power and area hungry TIA to sense current while clamping voltage (Fig. 2h). Voltage inputs are driven on the BLs and voltage outputs are sensed on the SLs, or vice versa, depending on the desired direction of MVM.  WLs are activated  to start the MVM operation , activating all RRAM conductances.  The voltage on the output line  settles to the weighted average of the voltages driven on the input lines, where the weights are the RRAM conductances.  Upon deactivating the WLs, the output is sampled by transferring the charge on the output line to the neuron sampling capacitor (Csample in Extended Data Fig. 4 ). The neuron then accumulates this charge onto an integration capacitor (Cinteg). The analog-to-digital conversion  of the integrated charge starts when all the sampling and integration cycles during the MVM input phase complete (see details in Methods). Such voltage-mode sensing turns off the RRAM array immediately when voltage on output wires settle s, before the ADC process starts, thus requiring a shorter array activation time and lower energy consumption than existing implementations of current -mode sensing36. Moreover, the weight normalization due to the  conductance weighting in the voltage output (Fig. 2i) results in an automatic output dynamic range normalization for different weight matrices , making the MVM self -adaptable to different AI models  while not sacrificing  throughput. To eliminate the normalization factor from the final results, we pre-compute its value from the weight matrix and multiply it back to the digital outputs from the ADC.  Our voltage-mode neuron further supports reconfigurability in computation bit-precision and activation functions. It can perform MVM with 1 - to 6-bit inputs and 1- to 8-bit outputs, and implement commonly used activation functions such as Rectified Linear Unit (ReLU), sigmoid , and tanh functions as a part of the analog-to-digital conversion process . It also supports probabilistic sampling for stochastic activation functions by injecting pseudo-random noise generated by a linear-feedback-shift-register (LFSR) block into the neuron integrator. All the neuron circuit operations are performed by dynamically configuring a single amplifier in the neuron as either an integrator or a comparator during different phases of operations , as --- Page 5 ---5  detailed in the Methods . This results in a more compact design than other work that merges ADC and neuron activation  functions within the same  module23,28. While most existing CIM designs use time -multiplexed ADCs for multiple rows/columns to amortize ADC area, the compactness of our neuron circuit (1.2 \uf06dm2 each) allows us to dedicate a neuron for each pair of BL and SL, and tightly interleave the neuron with RRAM devices within the TNSA architecture as can be seen in Extended Data Fig. 10d.     Hardware-algorithm co-optimization enables software comparable inference accuracy  The innovations across the  chip architecture and circuit layers bring superior  efficiency and reconfigurability to NeuRRAM. To complete the story, we must ensure that the  computational accuracy can be preserved under  various circuit and device non -idealities4,6,37. We developed a set of hardware -algorithm co -optimization techniques that allow NeuRRAM  to deliver software -comparable accuracy across diverse AI applications. Importantly, all the AI benchmark results presented in the paper are obtained entirely from hardware measurements. While prior efforts have reported benchmark results using a mixture of hardware characterization and software simulation, e.g ., emulate the  array-level MVM process in software using measured single device characteristics 4,7,11,17, such an approach often  fails to model the complete set of non-idealities existing in realistic hardware. As shown in Fig. 3a, they include (i) IR drop on input wires, (ii) on RRAM array drivers, and (iii) on crossbar wires, (iv) limited RRAM programming resolution, (v)  RRAM conductance relaxation, (vi) capacitive coupling from simultaneously switching array wires, and (vii) limited ADC resolution and dynamic range.  Our experiments show that omitting certain non-idealities in simulation leads to over-optimistic prediction of inference accuracy  when compared to actual hardware measurement results. For example, the 3rd and the 4th bars in Fig. 3e show a  2.32% accuracy difference between simulation and measurement for CIFAR-10 classification38, while the simulation accounts for only (v) RRAM conductance relaxation and (vii) limited ADC resolution, which are what previous studies most often modelled7,17.  Our hardware-algorithm co-optimization approach includes three main techniques: (1) model -driven chip calibration, (2) noise -resilient NN training and analog weight programming, and (3) chip -in-the-loop progressive model fine-tuning. Model-driven chip calibration uses the real model weights and input data to optimize the chip operating conditions such as input voltage pulse amplitude, and find s any ADC offsets for subsequent cancellation during inference. Ideally, the MVM output voltage dynamic range should fully utilize the ADC input swing to minimize the discretization error. However, MVM output dynamic range varies with network layers (Fig. 3b). As a result, for each individual layer, we use a subset of training -set data to that layer to search for the optimal operating conditions. Extended Data Fig. 5 shows that different input data distributions lead to vastly different output distributions for a layer. Therefore, it is crucial to perform the optimization using the training -set data  that can mostly closely emulate the input data distribution we will see at test time. Together with the weight normalization effect from the voltage-mode neuron circuit, the model -driven chip calibration technique enables the chip to flexibly adapt to differen t AI models without sacrificing ADC accuracy.  Stochastic non-idealities such as RRAM conductance relaxation degrade signal -to-noise ratio (SNR) of computation, leading to inference accuracy drop. Prior work obtained higher SNR by limiting each RRAM cell to store only a single bit, and encoding higher precision weights using multiple cells18,21,24,27,39. Such an approach lowers the weight memory density and energy efficiency. Accompanying that approach, the neural network is trained with weights quantized to the corresponding bit-precisions. In contrast, we utilize --- Page 6 ---6  the intrinsic analog programmability of RRAM 40 to maximize weight memory density while maintaining accuracy. Instead of training with quantized weights, which is equivalent to injecting uniformly distributed noise into weights, we train the model with high-precision floating-point weights while injecting noise with distribution extracted from characterization of actual RRAM devices. A previous study proposed to inject Gaussian noise into weights to improve the  network\u2019s noise resiliency 17. Our techniqu e can be more generally applied to different types of resistive memories  whose noise does not necessarily follow a Gaussian distribution. Fig. 3e shows that the technique significantly improves the model\u2019s immunity to noise, from a CIFAR -10 classification accuracy of 25.34% without noise injection to 85.99% with noise injection. After the training, we program the non-quantized weights to RRAM analog conductances using an iterative write-verify technique, described in the Methods. This technique enables NeuRRAM to achieve an inference accuracy comparable to software models with 4 -bit weights across various applications (Fig. 1e). Meanwhile, each weight is encoded by the differential conductance of 2 RRAM cells, which improves weight memory density by 2\xd7 compared to previous studies that require one RRAM cell per bit.  By applying the above two techniques, we already can measure inference accuracy comparable to or better than software models with 4-bit weights on many tasks, including Google speech command recognition41, MNIST42 image recovery, and MNIST classification (Fig. 1e). For deeper neural network models that are more sensitive to hardware non -idealities such as ResNet -2043, the measured accuracy on CIFAR -10 classification (83.67%) is still 3.36% lower than that of a 4 -bit-weight software model (87.03%). The accuracy loss can be attributed to those non-idealities that are both difficult to model accurately in software during neural network training and cannot be compensated through hardware calibration. For instance, during multi-core parallel operations, large currents flowing through input wires and RRAM array drivers leads to large IR drops (non-ideality (i) and (ii) in Fig. 3a), causing significant accuracy degradation.  To further improve accuracy for deep neural networks, we introduce a novel chip-in-the-loop progressive fine-tuning technique. Chip-in-the-loop training allows to circumvent fabrication induced non-idealities by measuring training error directly on the chip44. Prior work showed that fine-tuning the final layers using the back-propagated gradients calculated from hardware measured outputs and re-programming the fine-tuned RRAM weights help ed improve accuracy 7. We find this t echnique to be of limited effectiveness in countering the non -idealities that have a non -linear impact on MVM outputs, such as IR drops. Weight reprogramming also consumes extra time and energy. Our chip -in-the-loop progressive fine -tuning overcomes non-linear model errors by exploiting the intrinsic non-linear universal approximation capacity of the deep neural network 45, and furthermore eliminates the need for weight reprogramming. Fig. 3d illustrates the fine -tuning procedure. We progressively program the weights one layer at a time onto the chip. After programming a layer, we perform inference using the training set data on the chip up to that layer, and use the measured outputs to fine -tune the remaining layers that are still training in software. In the next time step, we program and measure the next layer on the chip. We repeat this process until all the layers are programmed. During the process, the non -idealities of the programmed layers can be progressively compensated by the remaining layers through training. Fig. 3f shows the efficacy of the progressive fine-tuning technique. From left to right, each data point represents a new layer programmed onto the chip. The accuracy at each layer is evaluated by using the chip -measured outputs from that layer as inputs to the remaining layers in software. The cumulative CIFAR -10 test set inference accuracy is improved by 1.99% using this technique. Extended Data Fig. 7a further illustrates the extent to which fine-tuning recovers the training set accuracy loss at each layer, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.  --- Page 7 ---7  Using the techniques described above, we implement a variety of AI models on the NeuRRAM chip , and achieve inference accuracy comparable to software models with 4 -bit weights across all the  measured AI benchmark tasks. Fig. 1e and Extended Data Fig. 7b  show that we achieve a 0.98% error rate on MNIST handwritten digit recognition using a 7-layer CNN, a 14.34% error rate on CIFAR-10 object classification using ResNet-20, a 15.34% error rate on Google speech command recognition using a 4-cell LSTM, and a 70% reduction of L2 image reconstruction error compared to the original noisy images on MNIST image recovery using an RBM. Fig. 4 summarizes the key features of each demonstrated model. Most of the essential neural network layers and operations are implemented fully on the chip , including all the convolutional, fully-connected and recurrent layers, and neuron activation functions, batch-normalization, and stochastic sampling process. Each of the models is implemented by allocating the weights to multiple cores on a single NeuRRAM chip. The implementation details are described in the Methods. Fundamentally, Each of the selected models represents a general class of AI algorithms: CNNs represent the class of feed-forward deep neural networks commonly used for computer vision related tasks; LSTM represents the recurrent neural networks often used for processing time series such as audio signals; and RBM represents probabilistic graphical models that require bi-directional dataflow direction to perform probabilistic sampling among a large set of random variables. These results demonstrate the versatility of the NeuRRAM architecture and the wide applicability of the hardware-algorithm co-optimization techniques.   The NeuRRAM chip implements reconfigurability across the entire hierarchy of the design, from a multi-core architecture offering flexible computation granularity, to a transposable neurosynaptic array structure enabling dynamically reconfigurable dataflow direction, to a neuron circuit implementing diverse activation functions and bit -precisions, while doing all this at a record computational energy -efficiency among resistive memory CIM hardware. We expect the energy-efficiency (EDP) to improve by another 2 to 3 orders of magnitude when scaling the design from 130-nm to 7-nm CMOS and RRAM technologies while adopting a circuit architecture most suited for each technology node ( detailed in Methods). The ability to process a diverse collection of  AI models efficiently and accurately  opens the door towards broader adoption of the CIM technology. Fundamentally, NeuRRAM signifies the importance of cross-layer co-optimization between device, circuit, architecture, and algorithm for ameliorating the trade-offs between efficiency, versatility, and accuracy in designing next-generation edge AI hard ware. The techniques presented in this work can be more generally applied to any non-volatile resistive memory technology such as phase change memory 46 (PCM), conductive bridge random access memor y47 (CBRAM), ferroelectric field-effect transistor48 (FeFET), and electro-chemical random access memory49 (ECRAM). As resistive memory continues to scale towards offering tera -bits of  on-chip memory 50, such a cross-layer co -optimization approach will equip CIM hardware on the edge with sufficient performance, efficiency, and versatility to perform complex AI tasks that can only be done on the cloud today.  --- Page 8 ---8  Methods  Core block diagram and operating modes  Fig. 2b and Extended Data Fig. 1 show the block diagram of a single compute-in-memory core. To support versatile MVM directions, most of the design is symmetrical in the row (BLs and WLs) and column (SLs) directions. The row and column register files store the inputs and outputs o f MVMs, and can be written from both the external interface to the core via either an SPI or a random-access interface, and the neurons internal to the core. The SL peripheral circuits contain a linear feedback shift register (LFSR) block used to generate pseudo-random sequences used for probabilistic sampling. It is implemented by two LFSR chains propagating in opposite directions. The registers of the two chains are XORed to generate spatially uncorrelated random numbers51. The controller block receives commands and generates control waveforms to the BL/WL/SL peripheral logic and to the neurons. It contains a delay -line based pulse generator with tunable pulse width from 1 ns to 10 ns. It also implements clock-gating and power-gating logic used to turn off the core in idle mode. Each WL, BL and SL of the TNSA is driven by a driver consisting of multiple pass gates that sup ply different voltages. Based on the values stored in the register files and the control signals issued by the controller, the WL/BL/SL logic decides the state of each pass gate.  The core has mainly three operating modes: weight -programming mode, neuron testing mode, and MVM mode (Extended Data Fig. 1). In the weight -programming mode, individual RRAM cells are selected for read and write. To select a single cell, the registers at the corresponding row and column are programmed to \u201c1\u201d through random-access with the help of the row and column decoder, while the other registers are reset to \u201c0\u201d. The WL/BL/SL logic turns on the corresponding driver pass gates to apply a SET/RESET/READ voltage on the selected cell. In the neuron testing mode, the WLs are kept at GND. Neurons receive inputs directly from BL or SL drivers through their BL or SL switch, bypassing RRAM devices. This allows us to characterize the neurons independently from the RRAM array. In the MVM mode, each input BL/SL is driven to Vref - Vread, Vref + Vread, or Vref depending on the registers\u2019 value at that row/column. If the MVM is in the BL-to-SL direction, we activate the WLs that are within the input vector length while keeping the rest at GND; if the MVM is in the SL -to-BL direction, we activate all the WLs. After neurons finish ADC, the pass gates from BLs/SLs to the registers are turned on to allow neuron state readout.   Device fabrication  RRAM arrays in NeuRRAM are in a one-transistor-one-resistor (1T1R) configuration, where each RRAM device is stacked on top of and connects in series with a selector NMOS transistor that cuts off the sneak path and provide s current compliance during RRAM programming and reading. The selector NMOS, CMOS peripheral circuits, and the bottom four back -end-of-line (BEOL) interconnect metal layers are fabricated in a standard 130 -nm foundry process. Due to the higher voltage required for RRAM forming and programming, the selector NMOS and the peripheral circuits that directly interface with RRAM arrays use thick-oxide I/O transistors rated for 5V operation. All the other CMOS circuits in neurons, digital logic, registers, etc. use core transistors rated for 1.8V operations.  The RRAM device is sandwiched between metal-4 and metal-5 layers shown in Fig. 2f.  After the foundry completes the fabrication of CMOS and the bottom four metal layers, we use a laboratory process to finish the fabrication of RRAM devices and metal-5 interconnect, and top metal pad and passivation layers. The --- Page 9 ---9  RRAM device stack consists of a TiN bottom electrode layer, a HfO x switching layer, a TaO x thermal enhancement layer 52, and a TiN top electrode layer. They are deposited sequentially, followed by a lithography step to pattern the lateral structure of the device array.   RRAM write-verify programming and conductance relaxation  Each neural network weight is encoded by the differential conductance between two RRAM cells on adjacent rows along the same column. The first RRAM cell encodes positive weight, and is programmed to low conductance state ( gmin) if the weight is negative; the second cell encodes negative weight, and i s programmed to gmin if the weight is positive. Mathematically, the conductances of the two cells are \U0001d45a\U0001d44e\U0001d465(\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) and \U0001d45a\U0001d44e\U0001d465(\u2212\U0001d454\U0001d45a\U0001d44e\U0001d465\U0001d44a\U0001d464\U0001d45a\U0001d44e\U0001d465, \U0001d454\U0001d45a\U0001d456\U0001d45b) respectively, where gmax and gmin are the maximum and minimum conductance of the RRAMs; wmax is the maximum absolute value of weights; and W is the unquantized high-precision weight.   To program an RRAM cell to its target conductance, we use an incremental-pulse write-verify technique40. Extended Data Figs. 3b, 3c illustrate the procedure: we start by measuring the initial conductance of the cell. If the value is below the target conductance, we apply a weak SET pulse aiming to slightly increase the cell conductance. Then we read the cell again. If the value is sti ll below the target, we apply another SET pulse with amplitude incremented by a small amount. We repeat such SET -read cycles until the cell conductance is within an acceptance range to the target value or overshoots to the other side of the target. In the latter case we reverse the pulse polarity to RESET, and repeat the same procedure as with SET. During the SET/RESET pulse train, the cell conductance is likely to bounce up and down multiple times until eventually it enters the acceptance range or reaches a timeout limit. There are a few trade -offs in selecting programming conditions: (1) a smaller acceptance range and a higher time -out limit improve programming precision, but require a longer time; (2) a higher gmax improves signal-to-noise ratio, but leads to higher energy consumption and more programming failures for cells that cannot reach high conductance. In our experiments, we set the initial SET pulse voltage to be 1.2V and RESET to be 1.5V, both with an increment of 0.1V and pulse width of 1\uf06ds. The acceptance range is \xb11uS to the target conductance. The timeout limit is 30 SET -RESET polarity reversals. We used gmin = 1 \uf06dS for all the models, and gmax = 40  \uf06dS for CNNs and 30 \uf06dS for LSTMs and RBMs. With such settings, 99% of the RRAM cells can be programmed to the acceptance range within the timeout limit. On average each cell requires 8.52 SET/RESET pulses.  Besides the longer programming time, another reason to not use an overl y small write-verify acceptance range is RRAM conductance relaxation. RRAM conductance drifts over time after programming. Most of the drift happens within a short time window (< 1s) immediately following the programming, after which the drift becomes much slower. The abrupt initial drift is called \u201cconductance relaxation\u201d in the literature37. Its statistics follow a Gaussian distribution at all conductance states except when the conductance is close to gmin. Extended Data Fig. 3d shows the conductance relaxation measured across the whole gmin to gmax conductance range. We found that the loss of programming precision due to conductance relaxation is much higher than that caused by the write -verify acceptance range. The measured standard deviation of the relaxation is ~2.8  \uf06dS, which is close to 10% of gmax. To mitigate the relaxation, we use an iterative programming technique. We iterate over the RRAM array for multiple times. In each iteration, we measure all the cells and re -program those whose conductance has drifted outside the acceptance range. The tai l distribution becomes narrower with more programming iterations. After 3 iterations, the standard deviation --- Page 10 ---10  becomes ~2 \uf06dS, a 29% decrease compared to the initial value. We use 3 iterations in all our neural network demonstrations, and perform inference at  least 30 mins after the programming such that the measured inference accuracy would account for such conductance relaxation effects. By combining the iterative programming with our hardware -aware model training approach, the impact of relaxation can be la rgely mitigated.   Implementation of MVM with multi-bit inputs and outputs  The neuron and the peripheral circuits support MVM at configurable input and output bit -precisions. An MVM operation consists of an initialization phase, an input phase, and an output phase. Extended Data Fig. 4 illustrates the neuron circuit operation. During the initialization phase (Extended Data Fig. 4a), all BLs and SLs are precharged to Vref. The sampling capacitors Csample of the neurons are also precharged to Vref, while the integration capacitors Cinteg are discharged.  During the input phase (Extended Data Fig. 4b, e), each input wire (either BL or SL depending on MVM direction) is driven to one of three voltage levels: Vref - Vread, Vref, Vref + Vread through three pass gates, configured by a 2-bit register and a one-hot decoder for each input wire. With the differential row weight encoding, the input wires of a differential pair are driven to the opposite voltage with respect to Vref. i.e. when input is 0, both wires are driven to Vref; when input is +1, the two wires are driven to Vref + Vread and Vref - Vread; and when input is -1, to Vref - Vread and Vref + Vread. The multi -bit inputs are realized by accumulating multiple such (-1, 0, +1) pulses as will be explained later. We then turn on all the WLs that have inputs, and the output wires begin to approach their final steady-state voltages \U0001d449\U0001d457 =\u2211 \U0001d449\U0001d456\U0001d43a\U0001d456\U0001d457\U0001d456\u2211 \U0001d43a\U0001d456\U0001d457\U0001d456. When the voltages of the output wires settle, we turn off the WLs to shut down the current flow. We then sample the charge from the output wire capacitance to Csample, and integrate the charge onto Cinteg. Since Csample is much smaller than the output wire capacitance, such sampling and integration operations can be repeated for multiple cycles to increase the amount of integrated charge. We use this capability to implement MVM with multi-bit input. For example, when the  input vectors are 4 -bit signed integers with 1 sign -bit and 3 magnitude-bits, we send three voltage pulses to input wires. The first pulse corresponds to the 1 st (most significant) magnitude-bit. When the bit is 0, we send a \u201c0\u201d pulse; when the bit is 1, we send a \u201c+1\u201d pulse if the sign-bit is 1, and \u201c-1\u201d pulse if the sign-bit is 0. We then sample and integrate from the output wires for 4 cycles such that the integrated charge quadruples. Similarly, for the 2 nd or the 3rd magnitude-bit, we apply pulses to the input wires, but this time we sample and integrate for 2 cycles and 1 cycle, respectively. In general, for n -bit signed integer inputs, we need in total (n -1) input pulses and 2 (n-1)-1 sampling and integration cycles.  Finally, during the output phase (Extended Data Figs. 5c, d, f), we convert the integrated charge into a multi-bit digital output. First, to generate the sign-bit, we disconnect the feedback loop of the amplifier to turn the integrator into a comparator (Extended Data Fig. 4c). We drive the right side of Cinteg to Vref. If the integrated charge is positive, the comparator output will be driven to GND, and to VDD otherwise. The output is then inverted, latched, and sent to the BL or SL via the neuron BL/SL switch before being written into the peripheral BL/SL registers. To generate the magnitude -bits, we perform a \u201ccharge decrement\u201d operation to the integrated charge (Extended Data Fig. 4d): if the sign-bit is 1, we charge the Csample to Vdecr- = Vref - Vdecr via the outer loop, and to Vdecr+ = Vref + Vdecr otherwise. The charge is then transferred to Cinteg to cancel part of the charge integrated during the input phase. The updated voltage of Cinteg is again compared against 0V, and the comparator output is recorded. We repeat this process and count the number --- Page 11 ---11  of charge decrement steps until the cumulative decremental charge completely cancels the initial charge, which causes the comparator output to  flip polarity. The counter outputs constitute the magnitude -bits of the neuron output. We set the maximum number of charge decrement steps Nmax to be 128, so the output can be at maximum 8 -bit (1 sign -bit + 7 magnitude -bits). To improve latency, we perfor m an early stop before Nmax is reached if the comparator outputs of all the neurons flip polarity. To configure the output bit-precision, we can tune Vdecr to change the sensing granularity and tune Nmax to change the total voltage range that the charge decrement process will cover.  We implement various commonly used neuron activation functions by modifying the operations of the charge decrement step. To implement Rectified Linear Unit (ReLU), we only perform charge decrement to resolve the magnitude-bits if the sign-bit is 1. This way we save energy by eliminating the charge decrement operations for neurons with negative integrated voltage. To implement sigmoid or tanh functions, instead of incrementing the counter every charge decrement step, we increase the number of steps between counter increments with the counter value. For instance, the counter value is initially incremented every step; when the counter value reaches 35, it begins to be incremented every 2 steps; when it reaches 40, every 3 steps; when reaches 43, every 4 steps, etc. This way a piecewise linear approximation of the sigmoid/tanh curve can be produced. For sigmoid function, we add the maximum number of steps to the tanh neuron output and divide it by twice that number to normalize the final output within the range [0, 1].  To summarize, both the configurable MVM input and output bit -precisions and various neuron activation functions are implemented using different combinations of the four basic operations: sampling, integration, comparison and charge decrement. Importantly, all the four operations are realized by a single amplifier configured in different feedback modes. As a result the design realizes versatility and compactness at the same time.   Noise-resilient NN training  For all the AI models that we implement, we start by training a baseline model using the noise resilient NN training technique: we inject noise into all the fully-connected and convolutional layers whose weights will be implemented by RRAM arrays during the forward-pass of NN training. The distribution of the injected noise is obtained from chip characterization:  using the iterative write -verify technique, the RRAM conductance relaxation is characterized to have absolute value of mean < 1 \u03bcS (gmin) at all conductance states. The highest standard deviation is 3.87 \u03bcS, about 10% of the maximum conductance 40 \u03bcS, found at ~12 \u03bcS conductance state ( Extended Data Fig. 3d). Therefore, when simulating model performance on software, we inject a Gaussian noise with a zero mean and a standard deviation equal to 10% of the maximum absolute value of weights of a layer.  To select the models that achieve the best inference accuracy at the 10% noise level, we train models with different levels of noise injection from  0% to 30%. We find that injecting a higher noise during training than testing improves models\u2019 noise resiliency. Extended Data Fig. 6 a, b show that the best test -time accuracy in the presence of 10% weight noise is obtained with 20% and 15% training-time noise injection for CIFAR -10 image classification and Google voice command classification, respectively. For RBM, Extended Data Fig. 6 c shows that the noise injection improves the inference performance even in the absence noise, possibly due to the probabi listic nature of RBM. The model trained with the highest noise injection (25%) achieves the lowest image reconstruction error.  --- Page 12 ---12  Extended Data Fig. 6d shows the effect of noise injection on weight distribution. Without noise injection, the weights have a Gaussian distribution. The neural network outputs heavily depend on a small fraction of large weights, and thus become vulnerable to noise injection. With noise injection, the weights distribute more uniformly, making the model more noise-resilient.  To efficiently implement the models on NeuRRAM, inputs to all convolutional and fully-connected layers are quantized to 4 -bit or below. The input bit -precision of all the models is summarized in Fig. 4a. We perform the quantized training using the Parameterized Clipping Activation (PACT) technique53.   Chip-in-the-loop progressive fine-tuning  During the progressive chip-in-the-loop fine-tuning, we use the chip -measured intermediate outputs from a layer to fine-tune the weights of the remaining layers. Importantly, to fairly evaluate the efficacy of the technique, we do not use the test -set data (for either training or selecting checkpoint) duri ng the entire process of fine-tuning. To avoid over-fitting to a small-fraction of data, measurements should be performed on the entire training -set data. We reduce the learning rate to 1/100 of the initial learning rate used for training the baseline mode l, and finetune for 30 epochs. The same weight noise injection and input quantization are applied during the fine-tuning. The cumulative CIFAR-10 test set inference accuracy is improved by 1.99% using the technique. Extended Data Fig. 7a further shows the training set accuracy loss at each layer is partially recovered by the fine -tuning, demonstrating the effectiveness of the approach in bridging the accuracy gap between software and hardware measurements.   Implementations of CNNs, LSTMs and RBMs  We use CNN models for the CIFAR -10 and MNIST image classification tasks. The CIFAR -10 dataset consists of 50,000 training images and 10,000 testing images belonging to 10 object classes. We perform image classification using the ResNet -20 convolutional neu ral network architecture 43 that contains 21 convolutional layers and 1 fully-connected layer (Fig. 4b), with batch-normalizations and ReLU activations in between the layers. The model is trained using the Keras framework. We quantize the input of all convolutional and fully -connected layers to a 3-bit unsigned fixed point format except for the first convolutional layer, where we quantize the input image to 4 -bit because the inference accuracy is more sensitive to the input layer quantization. For the MNIST hand-written digits classification, we use a 7-layer CNN consisting of 6 convolutional layers and 1 fully -connected layer, and using max-pooling in between layers to down -sample feature map sizes. The inputs to all the layers, including the input image, are quantized to a 3-bit unsigned fixed-point format.   All the parameters of the CNNs are implemented on a single NeuRRAM chip  including those of the convolutional layers, the fully-connected layers, and the batch-normalization. Fig. 4d illustrates the process to map a convolutional layer on a chip. To implement the weights of a 4D convolutional layer with dimension H (height), W (width), I (# input channels), O (# output channels) on 2D RRAM arrays, we flatten the first three dimensions into a 1D-vector, and append the bias term of each output channel to each vector. If the range of the bias values is B times of the weight range, we evenly divide the bias values and implement them using B rows. Further, we merge the batch normali zation parameters with weights and biases after training (Fig. 4c), and program the merged W\u2019 and b\u2019 onto RRAM arrays such that no explicit batch normalization needs to be performed during inference. Under the differential -row weight mapping scheme, parameters of a convolutional layer are converted into a conductance matrix of size (2( HWI+B), --- Page 13 ---13  O). If the conductance matrix fits into a single core, an input vector is applied to 2( HWI+B) rows and broadcasted to O columns in a single cycle. HWIO multiply-accumulate operations are performed in parallel. Most ResNet-20 convolutional layers have a conductance matrix height of 2(HWI+B) that is greater than the RRAM array length of 256. We therefore split them vertically into multiple segments , and map the segments either onto different cores that are accessed in, Your response: ```ADD_PAPER\n2108.07879v1\nThis paper presents NeuRRAM, a resistive RAM-based compute-in-memory (CIM) chip that achieves unprecedented energy efficiency for edge AI applications. The key innovation is a cross-layer co-design approach that optimizes across device, circuit, architecture, and algorithm levels. The chip demonstrates 5-8x better energy efficiency than prior art while maintaining software-comparable accuracy (99.0% on MNIST, 85.7% on CIFAR-10) across diverse AI workloads including CNNs, LSTMs, and RBMs. The voltage-mode neuron circuit and transposable neurosynaptic array architecture enable flexible dataflow directions and variable bit-precision computation (1-6 bit inputs, 1-8 bit outputs).\n```\nStep #24, Phase: literature review, Feedback: Successfully added paper 2108.07879v1, Your response: ```SUMMARY\nedge AI image classification hardware-software co-design\n```\nStep #25, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification hardware-software co-design, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication-Efficient Edge AI: Algorithms and Systems\nSummary: Artificial intelligence (AI) has achieved remarkable breakthroughs in a wide\nrange of fields, ranging from speech processing, image classification to drug\ndiscovery. This is driven by the explosive growth of data, advances in machine\nlearning (especially deep learning), and easy access to vastly powerful\ncomputing resources. Particularly, the wide scale deployment of edge devices\n(e.g., IoT devices) generates an unprecedented scale of data, which provides\nthe opportunity to derive accurate models and develop various intelligent\napplications at the network edge. However, such enormous data cannot all be\nsent from end devices to the cloud for processing, due to the varying channel\nquality, traffic congestion and/or privacy concerns. By pushing inference and\ntraining processes of AI models to edge nodes, edge AI has emerged as a\npromising alternative. AI at the edge requires close cooperation among edge\ndevices, such as smart phones and smart vehicles, and edge servers at the\nwireless access points and base stations, which however result in heavy\ncommunication overheads. In this paper, we present a comprehensive survey of\nthe recent developments in various techniques for overcoming these\ncommunication challenges. Specifically, we first identify key communication\nchallenges in edge AI systems. We then introduce communication-efficient\ntechniques, from both algorithmic and system perspectives for training and\ninference tasks at the network edge. Potential future research directions are\nalso highlighted.\nPublication Date: 2020-02-22\narXiv paper ID: 2002.09668v1\n\nTitle: Detecting the Undetectable: Combining Kolmogorov-Arnold Networks and MLP for AI-Generated Image Detection\nSummary: As artificial intelligence progresses, the task of distinguishing between\nreal and AI-generated images is increasingly complicated by sophisticated\ngenerative models. This paper presents a novel detection framework adept at\nrobustly identifying images produced by cutting-edge generative AI models, such\nas DALL-E 3, MidJourney, and Stable Diffusion 3. We introduce a comprehensive\ndataset, tailored to include images from these advanced generators, which\nserves as the foundation for extensive evaluation. we propose a classification\nsystem that integrates semantic image embeddings with a traditional Multilayer\nPerceptron (MLP). This baseline system is designed to effectively differentiate\nbetween real and AI-generated images under various challenging conditions.\nEnhancing this approach, we introduce a hybrid architecture that combines\nKolmogorov-Arnold Networks (KAN) with the MLP. This hybrid model leverages the\nadaptive, high-resolution feature transformation capabilities of KAN, enabling\nour system to capture and analyze complex patterns in AI-generated images that\nare typically overlooked by conventional models. In out-of-distribution\ntesting, our proposed model consistently outperformed the standard MLP across\nthree out of distribution test datasets, demonstrating superior performance and\nrobustness in classifying real images from AI-generated images with impressive\nF1 scores.\nPublication Date: 2024-08-18\narXiv paper ID: 2408.09371v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Task-Oriented Image Transmission for Scene Classification in Unmanned Aerial Systems\nSummary: The vigorous developments of Internet of Things make it possible to extend\nits computing and storage capabilities to computing tasks in the aerial system\nwith collaboration of cloud and edge, especially for artificial intelligence\n(AI) tasks based on deep learning (DL). Collecting a large amount of\nimage/video data, Unmanned aerial vehicles (UAVs) can only handover intelligent\nanalysis tasks to the back-end mobile edge computing (MEC) server due to their\nlimited storage and computing capabilities. How to efficiently transmit the\nmost correlated information for the AI model is a challenging topic. Inspired\nby the task-oriented communication in recent years, we propose a new aerial\nimage transmission paradigm for the scene classification task. A lightweight\nmodel is developed on the front-end UAV for semantic blocks transmission with\nperception of images and channel conditions. In order to achieve the tradeoff\nbetween transmission latency and classification accuracy, deep reinforcement\nlearning (DRL) is used to explore the semantic blocks which have the best\ncontribution to the back-end classifier under various channel conditions.\nExperimental results show that the proposed method can significantly improve\nclassification accuracy compared to the fixed transmission strategy and\ntraditional content perception methods.\nPublication Date: 2021-12-21\narXiv paper ID: 2112.10948v1\n, Your response: ```SUMMARY\nedge AI image classification model compression co-design\n```\n~~~~~~~~~~\nCurrent Step #26, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: You requested arXiv papers related to the query edge AI image classification model compression co-design, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nNotes: \nYour previous command was: ```SUMMARY\nedge AI image classification model compression co-design\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

=== Interaction 28 ===
Prompt:
\n~~~~~~~~~~\nHistory: Step #8, Phase: literature review, Feedback: Successfully added paper 2409.02134v1, Your response: ```SUMMARY\nedge AI real-time image classification optimization\n```\nStep #9, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI real-time image classification optimization, here was the response\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Bonseyes AI Pipeline -- bringing AI to you. End-to-end integration of data, algorithms and deployment tools\nSummary: Next generation of embedded Information and Communication Technology (ICT)\nsystems are collaborative systems able to perform autonomous tasks. The\nremarkable expansion of the embedded ICT market, together with the rise and\nbreakthroughs of Artificial Intelligence (AI), have put the focus on the Edge\nas it stands as one of the keys for the next technological revolution: the\nseamless integration of AI in our daily life. However, training and deployment\nof custom AI solutions on embedded devices require a fine-grained integration\nof data, algorithms, and tools to achieve high accuracy. Such integration\nrequires a high level of expertise that becomes a real bottleneck for small and\nmedium enterprises wanting to deploy AI solutions on the Edge which,\nultimately, slows down the adoption of AI on daily-life applications. In this\nwork, we present a modular AI pipeline as an integrating framework to bring\ndata, algorithms, and deployment tools together. By removing the integration\nbarriers and lowering the required expertise, we can interconnect the different\nstages of tools and provide a modular end-to-end development of AI products for\nembedded devices. Our AI pipeline consists of four modular main steps: i) data\ningestion, ii) model training, iii) deployment optimization and, iv) the IoT\nhub integration. To show the effectiveness of our pipeline, we provide examples\nof different AI applications during each of the steps. Besides, we integrate\nour deployment framework, LPDNN, into the AI pipeline and present its\nlightweight architecture and deployment capabilities for embedded devices.\nFinally, we demonstrate the results of the AI pipeline by showing the\ndeployment of several AI applications such as keyword spotting, image\nclassification and object detection on a set of well-known embedded platforms,\nwhere LPDNN consistently outperforms all other popular deployment frameworks.\nPublication Date: 2019-01-15\narXiv paper ID: 1901.05049v3\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication Efficient Cooperative Edge AI via Event-Triggered Computation Offloading\nSummary: Rare events, despite their infrequency, often carry critical information and\nrequire immediate attentions in mission-critical applications such as\nautonomous driving, healthcare, and industrial automation. The data-intensive\nnature of these tasks and their need for prompt responses, combined with\ndesigning edge AI (or edge inference), pose significant challenges in systems\nand techniques. Existing edge inference approaches often suffer from\ncommunication bottlenecks due to high-dimensional data transmission and fail to\nprovide timely responses to rare events, limiting their effectiveness for\nmission-critical applications in the sixth-generation (6G) mobile networks. To\novercome these challenges, we propose a channel-adaptive, event-triggered\nedge-inference framework that prioritizes efficient rare-event processing.\nCentral to this framework is a dual-threshold, multi-exit architecture, which\nenables early local inference for rare events detected locally while offloading\nmore complex rare events to edge servers for detailed classification. To\nfurther enhance the system's performance, we developed a channel-adaptive\noffloading policy paired with an online algorithm to dynamically determine the\noptimal confidence thresholds for controlling offloading decisions. The\nassociated optimization problem is solved by reformulating the original\nnon-convex function into an equivalent strongly convex one. Using deep neural\nnetwork classifiers and real medical datasets, our experiments demonstrate that\nthe proposed framework not only achieves superior rare-event classification\naccuracy, but also effectively reduces communication overhead, as opposed to\nexisting edge-inference approaches.\nPublication Date: 2025-01-01\narXiv paper ID: 2501.02001v1\n, Your response: ```FULL_TEXT\n2407.09562v3\n```\nStep #11, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device real-time image classification optimization techniques, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Automated Tomato Maturity Estimation Using an Optimized Residual Model with Pruning and Quantization Techniques\nSummary: Tomato maturity plays a pivotal role in optimizing harvest timing and\nensuring product quality, but current methods struggle to achieve high accuracy\nalong computational efficiency simultaneously. Existing deep learning\napproaches, while accurate, are often too computationally demanding for\npractical use in resource-constrained agricultural settings. In contrast,\nsimpler techniques fail to capture the nuanced features needed for precise\nclassification. This study aims to develop a computationally efficient tomato\nclassification model using the ResNet-18 architecture optimized through\ntransfer learning, pruning, and quantization techniques. Our objective is to\naddress the dual challenge of maintaining high accuracy while enabling\nreal-time performance on low-power edge devices. Then, these models were\ndeployed on an edge device to investigate their performance for tomato maturity\nclassification. The quantized model achieved an accuracy of 97.81%, with an\naverage classification time of 0.000975 seconds per image. The pruned and\nauto-tuned model also demonstrated significant improvements in deployment\nmetrics, further highlighting the benefits of optimization techniques. These\nresults underscore the potential for a balanced solution that meets the\naccuracy and efficiency demands of modern agricultural production, paving the\nway for practical, real-world deployment in resource-limited environments.\nPublication Date: 2025-03-13\narXiv paper ID: 2503.10940v1\n\nTitle: Vision Transformers on the Edge: A Comprehensive Survey of Model Compression and Acceleration Strategies\nSummary: In recent years, vision transformers (ViTs) have emerged as powerful and\npromising techniques for computer vision tasks such as image classification,\nobject detection, and segmentation. Unlike convolutional neural networks\n(CNNs), which rely on hierarchical feature extraction, ViTs treat images as\nsequences of patches and leverage self-attention mechanisms. However, their\nhigh computational complexity and memory demands pose significant challenges\nfor deployment on resource-constrained edge devices. To address these\nlimitations, extensive research has focused on model compression techniques and\nhardware-aware acceleration strategies. Nonetheless, a comprehensive review\nthat systematically categorizes these techniques and their trade-offs in\naccuracy, efficiency, and hardware adaptability for edge deployment remains\nlacking. This survey bridges this gap by providing a structured analysis of\nmodel compression techniques, software tools for inference on edge, and\nhardware acceleration strategies for ViTs. We discuss their impact on accuracy,\nefficiency, and hardware adaptability, highlighting key challenges and emerging\nresearch directions to advance ViT deployment on edge platforms, including\ngraphics processing units (GPUs), application-specific integrated circuit\n(ASICs), and field-programmable gate arrays (FPGAs). The goal is to inspire\nfurther research with a contemporary guide on optimizing ViTs for efficient\ndeployment on edge devices.\nPublication Date: 2025-02-26\narXiv paper ID: 2503.02891v3\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Benchmarking Test-Time Unsupervised Deep Neural Network Adaptation on Edge Devices\nSummary: The prediction accuracy of the deep neural networks (DNNs) after deployment\nat the edge can suffer with time due to shifts in the distribution of the new\ndata. To improve robustness of DNNs, they must be able to update themselves to\nenhance their prediction accuracy. This adaptation at the resource-constrained\nedge is challenging as: (i) new labeled data may not be present; (ii)\nadaptation needs to be on device as connections to cloud may not be available;\nand (iii) the process must not only be fast but also memory- and\nenergy-efficient. Recently, lightweight prediction-time unsupervised DNN\nadaptation techniques have been introduced that improve prediction accuracy of\nthe models for noisy data by re-tuning the batch normalization (BN) parameters.\nThis paper, for the first time, performs a comprehensive measurement study of\nsuch techniques to quantify their performance and energy on various edge\ndevices as well as find bottlenecks and propose optimization opportunities. In\nparticular, this study considers CIFAR-10-C image classification dataset with\ncorruptions, three robust DNNs (ResNeXt, Wide-ResNet, ResNet-18), two BN\nadaptation algorithms (one that updates normalization statistics and the other\nthat also optimizes transformation parameters), and three edge devices (FPGA,\nRaspberry-Pi, and Nvidia Xavier NX). We find that the approach that only\nupdates the normalization parameters with Wide-ResNet, running on Xavier GPU,\nto be overall effective in terms of balancing multiple cost metrics. However,\nthe adaptation overhead can still be significant (around 213 ms). The results\nstrongly motivate the need for algorithm-hardware co-design for efficient\non-device DNN adaptation.\nPublication Date: 2022-03-21\narXiv paper ID: 2203.11295v1\n, Your response: ```FULL_TEXT\n2307.04443v1\n```\nStep #13, Phase: literature review, Feedback: Successfully added paper 2307.04443v1, Your response: ```SUMMARY\nedge AI image classification latency optimization techniques\n```\nStep #14, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification latency optimization techniques, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Dynamic Pricing for On-Demand DNN Inference in the Edge-AI Market\nSummary: The convergence of edge computing and AI gives rise to Edge-AI, which enables\nthe deployment of real-time AI applications and services at the network edge.\nOne of the fundamental research issues in Edge-AI is edge inference\nacceleration, which aims to realize low-latency high-accuracy DNN inference\nservices by leveraging the fine-grained offloading of partitioned inference\ntasks from end devices to edge servers. However, existing research has yet to\nadopt a practical Edge-AI market perspective, which would systematically\nexplore the personalized inference needs of AI users (e.g., inference accuracy,\nlatency, and task complexity), the revenue incentives for AI service providers\nthat offer edge inference services, and multi-stakeholder governance within a\nmarket-oriented context. To bridge this gap, we propose an Auction-based Edge\nInference Pricing Mechanism (AERIA) for revenue maximization to tackle the\nmulti-dimensional optimization problem of DNN model partition, edge inference\npricing, and resource allocation. We investigate the multi-exit device-edge\nsynergistic inference scheme for on-demand DNN inference acceleration, and\nanalyse the auction dynamics amongst the AI service providers, AI users and\nedge infrastructure provider. Owing to the strategic mechanism design via\nrandomized consensus estimate and cost sharing techniques, the Edge-AI market\nattains several desirable properties, including competitiveness in revenue\nmaximization, incentive compatibility, and envy-freeness, which are crucial to\nmaintain the effectiveness, truthfulness, and fairness of our auction outcomes.\nThe extensive simulation experiments based on four representative DNN inference\nworkloads demonstrate that our AERIA mechanism significantly outperforms\nseveral state-of-the-art approaches in revenue maximization, demonstrating the\nefficacy of AERIA for on-demand DNN inference in the Edge-AI market.\nPublication Date: 2025-03-06\narXiv paper ID: 2503.04521v1\n\nTitle: Towards Deterministic End-to-end Latency for Medical AI Systems in NVIDIA Holoscan\nSummary: The introduction of AI and ML technologies into medical devices has\nrevolutionized healthcare diagnostics and treatments. Medical device\nmanufacturers are keen to maximize the advantages afforded by AI and ML by\nconsolidating multiple applications onto a single platform. However, concurrent\nexecution of several AI applications, each with its own visualization\ncomponents, leads to unpredictable end-to-end latency, primarily due to GPU\nresource contentions. To mitigate this, manufacturers typically deploy separate\nworkstations for distinct AI applications, thereby increasing financial,\nenergy, and maintenance costs. This paper addresses these challenges within the\ncontext of NVIDIA's Holoscan platform, a real-time AI system for streaming\nsensor data and images. We propose a system design optimized for heterogeneous\nGPU workloads, encompassing both compute and graphics tasks. Our design\nleverages CUDA MPS for spatial partitioning of compute workloads and isolates\ncompute and graphics processing onto separate GPUs. We demonstrate significant\nperformance improvements across various end-to-end latency determinism metrics\nthrough empirical evaluation with real-world Holoscan medical device\napplications. For instance, the proposed design reduces maximum latency by\n21-30% and improves latency distribution flatness by 17-25% for up to five\nconcurrent endoscopy tool tracking AI applications, compared to a single-GPU\nbaseline. Against a default multi-GPU setup, our optimizations decrease maximum\nlatency by 35% for up to six concurrent applications by improving GPU\nutilization by 42%. This paper provides clear design insights for AI\napplications in the edge-computing domain including medical systems, where\nperformance predictability of concurrent and heterogeneous GPU workloads is a\ncritical requirement.\nPublication Date: 2024-02-06\narXiv paper ID: 2402.04466v1\n\nTitle: Ultra-Low-Latency Edge Inference for Distributed Sensing\nSummary: There is a broad consensus that artificial intelligence (AI) will be a\ndefining component of the sixth-generation (6G) networks. As a specific\ninstance, AI-empowered sensing will gather and process environmental perception\ndata at the network edge, giving rise to integrated sensing and edge AI (ISEA).\nMany applications, such as autonomous driving and industrial manufacturing, are\nlatency-sensitive and require end-to-end (E2E) performance guarantees under\nstringent deadlines. However, the 5G-style ultra-reliable and low-latency\ncommunication (URLLC) techniques designed with communication reliability and\nagnostic to the data may fall short in achieving the optimal E2E performance of\nperceptive wireless systems. In this work, we introduce an ultra-low-latency\n(ultra-LoLa) inference framework for perceptive networks that facilitates the\nanalysis of the E2E sensing accuracy in distributed sensing by jointly\nconsidering communication reliability and inference accuracy. By characterizing\nthe tradeoff between packet length and the number of sensing observations, we\nderive an efficient optimization procedure that closely approximates the\noptimal tradeoff. We validate the accuracy of the proposed method through\nexperimental results, and show that the proposed ultra-Lola inference framework\noutperforms conventional reliability-oriented protocols with respect to sensing\nperformance under a latency constraint.\nPublication Date: 2024-07-18\narXiv paper ID: 2407.13360v1\n\nTitle: GenAI at the Edge: Comprehensive Survey on Empowering Edge Devices\nSummary: Generative Artificial Intelligence (GenAI) applies models and algorithms such\nas Large Language Model (LLM) and Foundation Model (FM) to generate new data.\nGenAI, as a promising approach, enables advanced capabilities in various\napplications, including text generation and image processing. In current\npractice, GenAI algorithms run mainly on the cloud server, leading to high\nlatency and raising security concerns. Consequently, these challenges encourage\nthe deployment of GenAI algorithms directly on edge devices. However, the large\nsize of such models and their significant computational resource requirements\npose obstacles when deploying them in resource-constrained systems. This survey\nprovides a comprehensive overview of recent proposed techniques that optimize\nGenAI for efficient deployment on resource-constrained edge devices. For this\naim, this work highlights three main categories for bringing GenAI to the edge:\nsoftware optimization, hardware optimization, and frameworks. The main\ntakeaways for readers of this survey will be a clear roadmap to design,\nimplement, and refine GenAI systems for real-world implementation on edge\ndevices.\nPublication Date: 2025-02-19\narXiv paper ID: 2502.15816v1\n, Your response: ```FULL_TEXT\n2107.12486v1\n```\nStep #16, Phase: literature review, Feedback: Successfully added paper 2107.12486v1, Your response: ```SUMMARY\nedge device neural architecture search for image classification\n```\nStep #17, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device neural architecture search for image classification, here was the response\nTitle: Search-time Efficient Device Constraints-Aware Neural Architecture Search\nSummary: Edge computing aims to enable edge devices, such as IoT devices, to process\ndata locally instead of relying on the cloud. However, deep learning techniques\nlike computer vision and natural language processing can be computationally\nexpensive and memory-intensive. Creating manual architectures specialized for\neach device is infeasible due to their varying memory and computational\nconstraints. To address these concerns, we automate the construction of\ntask-specific deep learning architectures optimized for device constraints\nthrough Neural Architecture Search (NAS). We present DCA-NAS, a principled\nmethod of fast neural network architecture search that incorporates edge-device\nconstraints such as model size and floating-point operations. It incorporates\nweight sharing and channel bottleneck techniques to speed up the search time.\nBased on our experiments, we see that DCA-NAS outperforms manual architectures\nfor similar sized models and is comparable to popular mobile architectures on\nvarious image classification datasets like CIFAR-10, CIFAR-100, and\nImagenet-1k. Experiments with search spaces -- DARTS and NAS-Bench-201 show the\ngeneralization capabilities of DCA-NAS. On further evaluating our approach on\nHardware-NAS-Bench, device-specific architectures with low inference latency\nand state-of-the-art performance were discovered.\nPublication Date: 2023-07-10\narXiv paper ID: 2307.04443v1\n\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Accelerator-aware Neural Network Design using AutoML\nSummary: While neural network hardware accelerators provide a substantial amount of\nraw compute throughput, the models deployed on them must be co-designed for the\nunderlying hardware architecture to obtain the optimal system performance. We\npresent a class of computer vision models designed using hardware-aware neural\narchitecture search and customized to run on the Edge TPU, Google's neural\nnetwork hardware accelerator for low-power, edge devices. For the Edge TPU in\nCoral devices, these models enable real-time image classification performance\nwhile achieving accuracy typically seen only with larger, compute-heavy models\nrunning in data centers. On Pixel 4's Edge TPU, these models improve the\naccuracy-latency tradeoff over existing SoTA mobile models.\nPublication Date: 2020-03-05\narXiv paper ID: 2003.02838v1\n\nTitle: AutoShrink: A Topology-aware NAS for Discovering Efficient Neural Architecture\nSummary: Resource is an important constraint when deploying Deep Neural Networks\n(DNNs) on mobile and edge devices. Existing works commonly adopt the cell-based\nsearch approach, which limits the flexibility of network patterns in learned\ncell structures. Moreover, due to the topology-agnostic nature of existing\nworks, including both cell-based and node-based approaches, the search process\nis time consuming and the performance of found architecture may be sub-optimal.\nTo address these problems, we propose AutoShrink, a topology-aware Neural\nArchitecture Search(NAS) for searching efficient building blocks of neural\narchitectures. Our method is node-based and thus can learn flexible network\npatterns in cell structures within a topological search space. Directed Acyclic\nGraphs (DAGs) are used to abstract DNN architectures and progressively optimize\nthe cell structure through edge shrinking. As the search space intrinsically\nreduces as the edges are progressively shrunk, AutoShrink explores more\nflexible search space with even less search time. We evaluate AutoShrink on\nimage classification and language tasks by crafting ShrinkCNN and ShrinkRNN\nmodels. ShrinkCNN is able to achieve up to 48% parameter reduction and save 34%\nMultiply-Accumulates (MACs) on ImageNet-1K with comparable accuracy of\nstate-of-the-art (SOTA) models. Specifically, both ShrinkCNN and ShrinkRNN are\ncrafted within 1.5 GPU hours, which is 7.2x and 6.7x faster than the crafting\ntime of SOTA CNN and RNN models, respectively.\nPublication Date: 2019-11-21\narXiv paper ID: 1911.09251v1\n\nTitle: Enhanced Gradient for Differentiable Architecture Search\nSummary: In recent years, neural architecture search (NAS) methods have been proposed\nfor the automatic generation of task-oriented network architecture in image\nclassification. However, the architectures obtained by existing NAS approaches\nare optimized only for classification performance and do not adapt to devices\nwith limited computational resources. To address this challenge, we propose a\nneural network architecture search algorithm aiming to simultaneously improve\nnetwork performance (e.g., classification accuracy) and reduce network\ncomplexity. The proposed framework automatically builds the network\narchitecture at two stages: block-level search and network-level search. At the\nstage of block-level search, a relaxation method based on the gradient is\nproposed, using an enhanced gradient to design high-performance and\nlow-complexity blocks. At the stage of network-level search, we apply an\nevolutionary multi-objective algorithm to complete the automatic design from\nblocks to the target network. The experiment results demonstrate that our\nmethod outperforms all evaluated hand-crafted networks in image classification,\nwith an error rate of on CIFAR10 and an error rate of on CIFAR100, both at\nnetwork parameter size less than one megabit. Moreover, compared with other\nneural architecture search methods, our method offers a tremendous reduction in\ndesigned network architecture parameters.\nPublication Date: 2021-03-23\narXiv paper ID: 2103.12529v1\n, Your response: ```SUMMARY\nedge AI model compression for real-time classification\n```\nStep #18, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI model compression for real-time classification, here was the response\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Optimizing Edge AI: A Comprehensive Survey on Data, Model, and System Strategies\nSummary: The emergence of 5G and edge computing hardware has brought about a\nsignificant shift in artificial intelligence, with edge AI becoming a crucial\ntechnology for enabling intelligent applications. With the growing amount of\ndata generated and stored on edge devices, deploying AI models for local\nprocessing and inference has become increasingly necessary. However, deploying\nstate-of-the-art AI models on resource-constrained edge devices faces\nsignificant challenges that must be addressed. This paper presents an\noptimization triad for efficient and reliable edge AI deployment, including\ndata, model, and system optimization. First, we discuss optimizing data through\ndata cleaning, compression, and augmentation to make it more suitable for edge\ndeployment. Second, we explore model design and compression methods at the\nmodel level, such as pruning, quantization, and knowledge distillation.\nFinally, we introduce system optimization techniques like framework support and\nhardware acceleration to accelerate edge AI workflows. Based on an in-depth\nanalysis of various application scenarios and deployment challenges of edge AI,\nthis paper proposes an optimization paradigm based on the data-model-system\ntriad to enable a whole set of solutions to effectively transfer ML models,\nwhich are initially trained in the cloud, to various edge devices for\nsupporting multiple scenarios.\nPublication Date: 2025-01-04\narXiv paper ID: 2501.03265v1\n\nTitle: Privacy-Aware Multi-Device Cooperative Edge Inference with Distributed Resource Bidding\nSummary: Mobile edge computing (MEC) has empowered mobile devices (MDs) in supporting\nartificial intelligence (AI) applications through collaborative efforts with\nproximal MEC servers. Unfortunately, despite the great promise of device-edge\ncooperative AI inference, data privacy becomes an increasing concern. In this\npaper, we develop a privacy-aware multi-device cooperative edge inference\nsystem for classification tasks, which integrates a distributed bidding\nmechanism for the MEC server's computational resources. Intermediate feature\ncompression is adopted as a principled approach to minimize data privacy\nleakage. To determine the bidding values and feature compression ratios in a\ndistributed fashion, we formulate a decentralized partially observable Markov\ndecision process (DEC-POMDP) model, for which, a multi-agent deep deterministic\npolicy gradient (MADDPG)-based algorithm is developed. Simulation results\ndemonstrate the effectiveness of the proposed algorithm in privacy-preserving\ncooperative edge inference. Specifically, given a sufficient level of data\nprivacy protection, the proposed algorithm achieves 0.31-0.95% improvements in\nclassification accuracy compared to the approach being agnostic to the wireless\nchannel conditions. The performance is further enhanced by 1.54-1.67% by\nconsidering the difficulties of inference data.\nPublication Date: 2024-12-30\narXiv paper ID: 2412.21069v1\n\nTitle: FedEdge AI-TC: A Semi-supervised Traffic Classification Method based on Trusted Federated Deep Learning for Mobile Edge Computing\nSummary: As a typical entity of MEC (Mobile Edge Computing), 5G CPE (Customer Premise\nEquipment)/HGU (Home Gateway Unit) has proven to be a promising alternative to\ntraditional Smart Home Gateway. Network TC (Traffic Classification) is a vital\nservice quality assurance and security management method for communication\nnetworks, which has become a crucial functional entity in 5G CPE/HGU. In recent\nyears, many researchers have applied Machine Learning or Deep Learning (DL) to\nTC, namely AI-TC, to improve its performance. However, AI-TC faces challenges,\nincluding data dependency, resource-intensive traffic labeling, and user\nprivacy concerns. The limited computing resources of 5G CPE further complicate\nefficient classification. Moreover, the "black box" nature of AI-TC models\nraises transparency and credibility issues. The paper proposes the FedEdge\nAI-TC framework, leveraging Federated Learning (FL) for reliable Network TC in\n5G CPE. FL ensures privacy by employing local training, model parameter\niteration, and centralized training. A semi-supervised TC algorithm based on\nVariational Auto-Encoder (VAE) and convolutional neural network (CNN) reduces\ndata dependency while maintaining accuracy. To optimize model light-weight\ndeployment, the paper introduces XAI-Pruning, an AI model compression method\ncombined with DL model interpretability. Experimental evaluation demonstrates\nFedEdge AI-TC's superiority over benchmarks in terms of accuracy and efficient\nTC performance. The framework enhances user privacy and model credibility,\noffering a comprehensive solution for dependable and transparent Network TC in\n5G CPE, thus enhancing service quality and security.\nPublication Date: 2023-08-14\narXiv paper ID: 2308.06924v1\n, Your response: ```SUMMARY\nedge device image classification latency optimization\n```\nStep #19, Phase: literature review, Feedback: You requested arXiv papers related to the query edge device image classification latency optimization, here was the response\nTitle: Pushing Joint Image Denoising and Classification to the Edge\nSummary: In this paper, we jointly combine image classification and image denoising,\naiming to enhance human perception of noisy images captured by edge devices,\nlike low-light security cameras. In such settings, it is important to retain\nthe ability of humans to verify the automatic classification decision and thus\njointly denoise the image to enhance human perception. Since edge devices have\nlittle computational power, we explicitly optimize for efficiency by proposing\na novel architecture that integrates the two tasks. Additionally, we alter a\nNeural Architecture Search (NAS) method, which searches for classifiers to\nsearch for the integrated model while optimizing for a target latency,\nclassification accuracy, and denoising performance. The NAS architectures\noutperform our manually designed alternatives in both denoising and\nclassification, offering a significant improvement to human perception. Our\napproach empowers users to construct architectures tailored to domains like\nmedical imaging, surveillance systems, and industrial inspections.\nPublication Date: 2024-09-13\narXiv paper ID: 2409.08943v1\n\nTitle: Latency-aware Spatial-wise Dynamic Networks\nSummary: Spatial-wise dynamic convolution has become a promising approach to improving\nthe inference efficiency of deep networks. By allocating more computation to\nthe most informative pixels, such an adaptive inference paradigm reduces the\nspatial redundancy in image features and saves a considerable amount of\nunnecessary computation. However, the theoretical efficiency achieved by\nprevious methods can hardly translate into a realistic speedup, especially on\nthe multi-core processors (e.g. GPUs). The key challenge is that the existing\nliterature has only focused on designing algorithms with minimal computation,\nignoring the fact that the practical latency can also be influenced by\nscheduling strategies and hardware properties. To bridge the gap between\ntheoretical computation and practical efficiency, we propose a latency-aware\nspatial-wise dynamic network (LASNet), which performs coarse-grained spatially\nadaptive inference under the guidance of a novel latency prediction model. The\nlatency prediction model can efficiently estimate the inference latency of\ndynamic networks by simultaneously considering algorithms, scheduling\nstrategies, and hardware properties. We use the latency predictor to guide both\nthe algorithm design and the scheduling optimization on various hardware\nplatforms. Experiments on image classification, object detection and instance\nsegmentation demonstrate that the proposed framework significantly improves the\npractical inference efficiency of deep networks. For example, the average\nlatency of a ResNet-101 on the ImageNet validation set could be reduced by 36%\nand 46% on a server GPU (Nvidia Tesla-V100) and an edge device (Nvidia Jetson\nTX2 GPU) respectively without sacrificing the accuracy. Code is available at\nhttps://github.com/LeapLabTHU/LASNet.\nPublication Date: 2022-10-12\narXiv paper ID: 2210.06223v1\n\nTitle: An Adaptive Sampling and Edge Detection Approach for Encoding Static Images for Spiking Neural Networks\nSummary: Current state-of-the-art methods of image classification using convolutional\nneural networks are often constrained by both latency and power consumption.\nThis places a limit on the devices, particularly low-power edge devices, that\ncan employ these methods. Spiking neural networks (SNNs) are considered to be\nthe third generation of artificial neural networks which aim to address these\nlatency and power constraints by taking inspiration from biological neuronal\ncommunication processes. Before data such as images can be input into an SNN,\nhowever, they must be first encoded into spike trains. Herein, we propose a\nmethod for encoding static images into temporal spike trains using edge\ndetection and an adaptive signal sampling method for use in SNNs. The edge\ndetection process consists of first performing Canny edge detection on the 2D\nstatic images and then converting the edge detected images into two X and Y\nsignals using an image-to-signal conversion method. The adaptive signaling\napproach consists of sampling the signals such that the signals maintain enough\ndetail and are sensitive to abrupt changes in the signal. Temporal encoding\nmechanisms such as threshold-based representation (TBR) and step-forward (SF)\nare then able to be used to convert the sampled signals into spike trains. We\nuse various error and indicator metrics to optimize and evaluate the efficiency\nand precision of the proposed image encoding approach. Comparison results\nbetween the original and reconstructed signals from spike trains generated\nusing edge-detection and adaptive temporal encoding mechanism exhibit 18x and\n7x reduction in average root mean square error (RMSE) compared to the\nconventional SF and TBR encoding, respectively, while used for encoding MNIST\ndataset.\nPublication Date: 2021-10-19\narXiv paper ID: 2110.10217v1\n\nTitle: Real-Time Edge Classification: Optimal Offloading under Token Bucket Constraints\nSummary: To deploy machine learning-based algorithms for real-time applications with\nstrict latency constraints, we consider an edge-computing setting where a\nsubset of inputs are offloaded to the edge for processing by an accurate but\nresource-intensive model, and the rest are processed only by a less-accurate\nmodel on the device itself. Both models have computational costs that match\navailable compute resources, and process inputs with low-latency. But\noffloading incurs network delays, and to manage these delays to meet\napplication deadlines, we use a token bucket to constrain the average rate and\nburst length of transmissions from the device. We introduce a Markov Decision\nProcess-based framework to make offload decisions under these constraints,\nbased on the local model's confidence and the token bucket state, with the goal\nof minimizing a specified error measure for the application. Beyond isolated\ndecisions for individual devices, we also propose approaches to allow multiple\ndevices connected to the same access switch to share their bursting allocation.\nWe evaluate and analyze the policies derived using our framework on the\nstandard ImageNet image classification benchmark.\nPublication Date: 2020-10-26\narXiv paper ID: 2010.13737v2\n\nTitle: Adaptive Edge Offloading for Image Classification Under Rate Limit\nSummary: This paper considers a setting where embedded devices are used to acquire and\nclassify images. Because of limited computing capacity, embedded devices rely\non a parsimonious classification model with uneven accuracy. When local\nclassification is deemed inaccurate, devices can decide to offload the image to\nan edge server with a more accurate but resource-intensive model. Resource\nconstraints, e.g., network bandwidth, however, require regulating such\ntransmissions to avoid congestion and high latency. The paper investigates this\noffloading problem when transmissions regulation is through a token bucket, a\nmechanism commonly used for such purposes. The goal is to devise a lightweight,\nonline offloading policy that optimizes an application-specific metric (e.g.,\nclassification accuracy) under the constraints of the token bucket. The paper\ndevelops a policy based on a Deep Q-Network (DQN), and demonstrates both its\nefficacy and the feasibility of its deployment on embedded devices. Of note is\nthe fact that the policy can handle complex input patterns, including\ncorrelation in image arrivals and classification accuracy. The evaluation is\ncarried out by performing image classification over a local testbed using\nsynthetic traces generated from the ImageNet image classification benchmark.\nImplementation of this work is available at\nhttps://github.com/qiujiaming315/edgeml-dqn.\nPublication Date: 2022-07-31\narXiv paper ID: 2208.00485v1\n, Your response: ```FULL_TEXT\n2210.06223v1\n```\nStep #21, Phase: literature review, Feedback: Successfully added paper 2210.06223v1, Your response: ```SUMMARY\nedge AI image classification energy efficiency optimization\n```\nStep #22, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification energy efficiency optimization, here was the response\nTitle: Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory\nSummary: Realizing today's cloud-level artificial intelligence functionalities\ndirectly on devices distributed at the edge of the internet calls for edge\nhardware capable of processing multiple modalities of sensory data (e.g. video,\naudio) at unprecedented energy-efficiency. AI hardware architectures today\ncannot meet the demand due to a fundamental "memory wall": data movement\nbetween separate compute and memory units consumes large energy and incurs long\nlatency. Resistive random-access memory (RRAM) based compute-in-memory (CIM)\narchitectures promise to bring orders of magnitude energy-efficiency\nimprovement by performing computation directly within memory. However,\nconventional approaches to CIM hardware design limit its functional flexibility\nnecessary for processing diverse AI workloads, and must overcome hardware\nimperfections that degrade inference accuracy. Such trade-offs between\nefficiency, versatility and accuracy cannot be addressed by isolated\nimprovements on any single level of the design. By co-optimizing across all\nhierarchies of the design from algorithms and architecture to circuits and\ndevices, we present NeuRRAM - the first multimodal edge AI chip using RRAM CIM\nto simultaneously deliver a high degree of versatility for diverse model\narchitectures, record energy-efficiency $5\\times$ - $8\\times$ better than prior\nart across various computational bit-precisions, and inference accuracy\ncomparable to software models with 4-bit weights on all measured standard AI\nbenchmarks including accuracy of 99.0% on MNIST and 85.7% on CIFAR-10 image\nclassification, 84.7% accuracy on Google speech command recognition, and a 70%\nreduction in image reconstruction error on a Bayesian image recovery task. This\nwork paves a way towards building highly efficient and reconfigurable edge AI\nhardware platforms for the more demanding and heterogeneous AI applications of\nthe future.\nPublication Date: 2021-08-17\narXiv paper ID: 2108.07879v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Edge AI: A Taxonomy, Systematic Review and Future Directions\nSummary: Edge Artificial Intelligence (AI) incorporates a network of interconnected\nsystems and devices that receive, cache, process, and analyze data in close\ncommunication with the location where the data is captured with AI technology.\nRecent advancements in AI efficiency, the widespread use of Internet of Things\n(IoT) devices, and the emergence of edge computing have unlocked the enormous\nscope of Edge AI. Edge AI aims to optimize data processing efficiency and\nvelocity while ensuring data confidentiality and integrity. Despite being a\nrelatively new field of research from 2014 to the present, it has shown\nsignificant and rapid development over the last five years. This article\npresents a systematic literature review for Edge AI to discuss the existing\nresearch, recent advancements, and future research directions. We created a\ncollaborative edge AI learning system for cloud and edge computing analysis,\nincluding an in-depth study of the architectures that facilitate this\nmechanism. The taxonomy for Edge AI facilitates the classification and\nconfiguration of Edge AI systems while examining its potential influence across\nmany fields through compassing infrastructure, cloud computing, fog computing,\nservices, use cases, ML and deep learning, and resource management. This study\nhighlights the significance of Edge AI in processing real-time data at the edge\nof the network. Additionally, it emphasizes the research challenges encountered\nby Edge AI systems, including constraints on resources, vulnerabilities to\nsecurity threats, and problems with scalability. Finally, this study highlights\nthe potential future research directions that aim to address the current\nlimitations of Edge AI by providing innovative solutions.\nPublication Date: 2024-07-04\narXiv paper ID: 2407.04053v2\n\nTitle: Enabling Efficient Processing of Spiking Neural Networks with On-Chip Learning on Commodity Neuromorphic Processors for Edge AI Systems\nSummary: The rising demand for energy-efficient edge AI systems (e.g., mobile\nagents/robots) has increased the interest in neuromorphic computing, since it\noffers ultra-low power/energy AI computation through spiking neural network\n(SNN) algorithms on neuromorphic processors. However, their efficient\nimplementation strategy has not been comprehensively studied, hence limiting\nSNN deployments for edge AI systems. Toward this, we propose a design\nmethodology to enable efficient SNN processing on commodity neuromorphic\nprocessors. To do this, we first study the key characteristics of targeted\nneuromorphic hardware (e.g., memory and compute budgets), and leverage this\ninformation to perform compatibility analysis for network selection. Afterward,\nwe employ a mapping strategy for efficient SNN implementation on the targeted\nprocessor. Furthermore, we incorporate an efficient on-chip learning mechanism\nto update the systems' knowledge for adapting to new input classes and dynamic\nenvironments. The experimental results show that the proposed methodology leads\nthe system to achieve low latency of inference (i.e., less than 50ms for image\nclassification, less than 200ms for real-time object detection in video\nstreaming, and less than 1ms in keyword recognition) and low latency of on-chip\nlearning (i.e., less than 2ms for keyword recognition), while incurring less\nthan 250mW of processing power and less than 15mJ of energy consumption across\nthe respective different applications and scenarios. These results show the\npotential of the proposed methodology in enabling efficient edge AI systems for\ndiverse application use-cases.\nPublication Date: 2025-04-01\narXiv paper ID: 2504.00957v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2108.07879v1\n```\nStep #24, Phase: literature review, Feedback: Successfully added paper 2108.07879v1, Your response: ```SUMMARY\nedge AI image classification hardware-software co-design\n```\nStep #25, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification hardware-software co-design, here was the response\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n\nTitle: Communication-Efficient Edge AI: Algorithms and Systems\nSummary: Artificial intelligence (AI) has achieved remarkable breakthroughs in a wide\nrange of fields, ranging from speech processing, image classification to drug\ndiscovery. This is driven by the explosive growth of data, advances in machine\nlearning (especially deep learning), and easy access to vastly powerful\ncomputing resources. Particularly, the wide scale deployment of edge devices\n(e.g., IoT devices) generates an unprecedented scale of data, which provides\nthe opportunity to derive accurate models and develop various intelligent\napplications at the network edge. However, such enormous data cannot all be\nsent from end devices to the cloud for processing, due to the varying channel\nquality, traffic congestion and/or privacy concerns. By pushing inference and\ntraining processes of AI models to edge nodes, edge AI has emerged as a\npromising alternative. AI at the edge requires close cooperation among edge\ndevices, such as smart phones and smart vehicles, and edge servers at the\nwireless access points and base stations, which however result in heavy\ncommunication overheads. In this paper, we present a comprehensive survey of\nthe recent developments in various techniques for overcoming these\ncommunication challenges. Specifically, we first identify key communication\nchallenges in edge AI systems. We then introduce communication-efficient\ntechniques, from both algorithmic and system perspectives for training and\ninference tasks at the network edge. Potential future research directions are\nalso highlighted.\nPublication Date: 2020-02-22\narXiv paper ID: 2002.09668v1\n\nTitle: Detecting the Undetectable: Combining Kolmogorov-Arnold Networks and MLP for AI-Generated Image Detection\nSummary: As artificial intelligence progresses, the task of distinguishing between\nreal and AI-generated images is increasingly complicated by sophisticated\ngenerative models. This paper presents a novel detection framework adept at\nrobustly identifying images produced by cutting-edge generative AI models, such\nas DALL-E 3, MidJourney, and Stable Diffusion 3. We introduce a comprehensive\ndataset, tailored to include images from these advanced generators, which\nserves as the foundation for extensive evaluation. we propose a classification\nsystem that integrates semantic image embeddings with a traditional Multilayer\nPerceptron (MLP). This baseline system is designed to effectively differentiate\nbetween real and AI-generated images under various challenging conditions.\nEnhancing this approach, we introduce a hybrid architecture that combines\nKolmogorov-Arnold Networks (KAN) with the MLP. This hybrid model leverages the\nadaptive, high-resolution feature transformation capabilities of KAN, enabling\nour system to capture and analyze complex patterns in AI-generated images that\nare typically overlooked by conventional models. In out-of-distribution\ntesting, our proposed model consistently outperformed the standard MLP across\nthree out of distribution test datasets, demonstrating superior performance and\nrobustness in classifying real images from AI-generated images with impressive\nF1 scores.\nPublication Date: 2024-08-18\narXiv paper ID: 2408.09371v1\n\nTitle: Edge AI-Enabled Chicken Health Detection Based on Enhanced FCOS-Lite and Knowledge Distillation\nSummary: The utilization of AIoT technology has become a crucial trend in modern\npoultry management, offering the potential to optimize farming operations and\nreduce human workloads. This paper presents a real-time and compact edge-AI\nenabled detector designed to identify chickens and their healthy statuses using\nframes captured by a lightweight and intelligent camera equipped with an\nedge-AI enabled CMOS sensor. To ensure efficient deployment of the proposed\ncompact detector within the memory-constrained edge-AI enabled CMOS sensor, we\nemploy a FCOS-Lite detector leveraging MobileNet as the backbone. To mitigate\nthe issue of reduced accuracy in compact edge-AI detectors without incurring\nadditional inference costs, we propose a gradient weighting loss function as\nclassification loss and introduce CIOU loss function as localization loss.\nAdditionally, we propose a knowledge distillation scheme to transfer valuable\ninformation from a large teacher detector to the proposed FCOS-Lite detector,\nthereby enhancing its performance while preserving a compact model size.\nExperimental results demonstrate the proposed edge-AI enabled detector achieves\ncommendable performance metrics, including a mean average precision (mAP) of\n95.1$\\%$ and an F1-score of 94.2$\\%$, etc. Notably, the proposed detector can\nbe efficiently deployed and operates at a speed exceeding 20 FPS on the edge-AI\nenabled CMOS sensor, achieved through int8 quantization. That meets practical\ndemands for automated poultry health monitoring using lightweight intelligent\ncameras with low power consumption and minimal bandwidth costs.\nPublication Date: 2024-07-03\narXiv paper ID: 2407.09562v3\n\nTitle: Task-Oriented Image Transmission for Scene Classification in Unmanned Aerial Systems\nSummary: The vigorous developments of Internet of Things make it possible to extend\nits computing and storage capabilities to computing tasks in the aerial system\nwith collaboration of cloud and edge, especially for artificial intelligence\n(AI) tasks based on deep learning (DL). Collecting a large amount of\nimage/video data, Unmanned aerial vehicles (UAVs) can only handover intelligent\nanalysis tasks to the back-end mobile edge computing (MEC) server due to their\nlimited storage and computing capabilities. How to efficiently transmit the\nmost correlated information for the AI model is a challenging topic. Inspired\nby the task-oriented communication in recent years, we propose a new aerial\nimage transmission paradigm for the scene classification task. A lightweight\nmodel is developed on the front-end UAV for semantic blocks transmission with\nperception of images and channel conditions. In order to achieve the tradeoff\nbetween transmission latency and classification accuracy, deep reinforcement\nlearning (DRL) is used to explore the semantic blocks which have the best\ncontribution to the back-end classifier under various channel conditions.\nExperimental results show that the proposed method can significantly improve\nclassification accuracy compared to the fixed transmission strategy and\ntraditional content perception methods.\nPublication Date: 2021-12-21\narXiv paper ID: 2112.10948v1\n, Your response: ```SUMMARY\nedge AI image classification model compression co-design\n```\nStep #26, Phase: literature review, Feedback: You requested arXiv papers related to the query edge AI image classification model compression co-design, here was the response\nTitle: Edge AI: Evaluation of Model Compression Techniques for Convolutional Neural Networks\nSummary: This work evaluates the compression techniques on ConvNeXt models in image\nclassification tasks using the CIFAR-10 dataset. Structured pruning,\nunstructured pruning, and dynamic quantization methods are evaluated to reduce\nmodel size and computational complexity while maintaining accuracy. The\nexperiments, conducted on cloud-based platforms and edge device, assess the\nperformance of these techniques. Results show significant reductions in model\nsize, with up to 75% reduction achieved using structured pruning techniques.\nAdditionally, dynamic quantization achieves a reduction of up to 95% in the\nnumber of parameters. Fine-tuned models exhibit improved compression\nperformance, indicating the benefits of pre-training in conjunction with\ncompression techniques. Unstructured pruning methods reveal trends in accuracy\nand compression, with limited reductions in computational complexity. The\ncombination of OTOV3 pruning and dynamic quantization further enhances\ncompression performance, resulting 89.7% reduction in size, 95% reduction with\nnumber of parameters and MACs, and 3.8% increase with accuracy. The deployment\nof the final compressed model on edge device demonstrates high accuracy 92.5%\nand low inference time 20 ms, validating the effectiveness of compression\ntechniques for real-world edge computing applications.\nPublication Date: 2024-09-02\narXiv paper ID: 2409.02134v1\n\nTitle: Learning-based Compression for Material and Texture Recognition\nSummary: Learning-based image compression was shown to achieve a competitive\nperformance with state-of-the-art transform-based codecs. This motivated the\ndevelopment of new learning-based visual compression standards such as JPEG-AI.\nOf particular interest to these emerging standards is the development of\nlearning-based image compression systems targeting both humans and machines.\nThis paper is concerned with learning-based compression schemes whose\ncompressed-domain representations can be utilized to perform visual processing\nand computer vision tasks directly in the compressed domain. Such a\ncharacteristic has been incorporated as part of the scope and requirements of\nthe new emerging JPEG-AI standard. In our work, we adopt the learning-based\nJPEG-AI framework for performing material and texture recognition using the\ncompressed-domain latent representation at varing bit-rates. For comparison,\nperformance results are presented using compressed but fully decoded images in\nthe pixel domain as well as original uncompressed images. The obtained\nperformance results show that even though decoded images can degrade the\nclassification performance of the model trained with original images,\nretraining the model with decoded images will largely reduce the performance\ngap for the adopted texture dataset. It is also shown that the\ncompressed-domain classification can yield a competitive performance in terms\nof Top-1 and Top-5 accuracy while using a smaller reduced-complexity\nclassification model.\nPublication Date: 2021-04-16\narXiv paper ID: 2104.10065v1\n\nTitle: A Perspective on Deep Vision Performance with Standard Image and Video Codecs\nSummary: Resource-constrained hardware, such as edge devices or cell phones, often\nrely on cloud servers to provide the required computational resources for\ninference in deep vision models. However, transferring image and video data\nfrom an edge or mobile device to a cloud server requires coding to deal with\nnetwork constraints. The use of standardized codecs, such as JPEG or H.264, is\nprevalent and required to ensure interoperability. This paper aims to examine\nthe implications of employing standardized codecs within deep vision pipelines.\nWe find that using JPEG and H.264 coding significantly deteriorates the\naccuracy across a broad range of vision tasks and models. For instance, strong\ncompression rates reduce semantic segmentation accuracy by more than 80% in\nmIoU. In contrast to previous findings, our analysis extends beyond image and\naction classification to localization and dense prediction tasks, thus\nproviding a more comprehensive perspective.\nPublication Date: 2024-04-18\narXiv paper ID: 2404.12330v1\n\nTitle: ABBA-VSM: Time Series Classification using Symbolic Representation on the Edge\nSummary: In recent years, Edge AI has become more prevalent with applications across\nvarious industries, from environmental monitoring to smart city management.\nEdge AI facilitates the processing of Internet of Things (IoT) data and\nprovides privacy-enabled and latency-sensitive services to application users\nusing Machine Learning (ML) algorithms, e.g., Time Series Classification (TSC).\nHowever, existing TSC algorithms require access to full raw data and demand\nsubstantial computing resources to train and use them effectively in runtime.\nThis makes them impractical for deployment in resource-constrained Edge\nenvironments. To address this, in this paper, we propose an Adaptive Brownian\nBridge-based Symbolic Aggregation Vector Space Model (ABBA-VSM). It is a new\nTSC model designed for classification services on Edge. Here, we first\nadaptively compress the raw time series into symbolic representations, thus\ncapturing the changing trends of data. Subsequently, we train the\nclassification model directly on these symbols. ABBA-VSM reduces communication\ndata between IoT and Edge devices, as well as computation cycles, in the\ndevelopment of resource-efficient TSC services on Edge. We evaluate our\nsolution with extensive experiments using datasets from the UCR time series\nclassification archive. The results demonstrate that the ABBA-VSM achieves up\nto 80% compression ratio and 90-100% accuracy for binary classification.\nWhereas, for non-binary classification, it achieves an average compression\nratio of 60% and accuracy ranging from 60-80%.\nPublication Date: 2024-10-14\narXiv paper ID: 2410.10285v2\n\nTitle: AI Multi-Tenancy on Edge: Concurrent Deep Learning Model Executions and Dynamic Model Placements on Edge Devices\nSummary: Many real-world applications are widely adopting the edge computing paradigm\ndue to its low latency and better privacy protection. With notable success in\nAI and deep learning (DL), edge devices and AI accelerators play a crucial role\nin deploying DL inference services at the edge of the Internet. While prior\nworks quantified various edge devices' efficiency, most studies focused on the\nperformance of edge devices with single DL tasks. Therefore, there is an urgent\nneed to investigate AI multi-tenancy on edge devices, required by many advanced\nDL applications for edge computing.\n  This work investigates two techniques - concurrent model executions and\ndynamic model placements - for AI multi-tenancy on edge devices. With image\nclassification as an example scenario, we empirically evaluate AI multi-tenancy\non various edge devices, AI accelerators, and DL frameworks to identify its\nbenefits and limitations. Our results show that multi-tenancy significantly\nimproves DL inference throughput by up to 3.3x -- 3.8x on Jetson TX2. These AI\nmulti-tenancy techniques also open up new opportunities for flexible deployment\nof multiple DL services on edge devices and AI accelerators.\nPublication Date: 2021-07-26\narXiv paper ID: 2107.12486v1\n, Your response: ```FULL_TEXT\n2409.02134v1\n```\n~~~~~~~~~~\nCurrent Step #27, Phase: literature review\n\n[Objective] Your goal is to perform research on the following topic: The goal is to design and evaluate a new technique for optimizing deep learning models for real-time image classification on resource-constrained edge devices, aiming to maximize accuracy while minimizing inference latency and power consumption.\nFeedback: ```EXPIRATION 3\n--- Page 1 ---1Edge AI: Evaluation of Model CompressionTechniques for Convolutional Neural NetworksSamer Francy, Member, IEEE,Raghubir Singh, Member, IEEEAbstract\u2014This work evaluates the compression techniqueson ConvNeXt models in image classification tasks using theCIFAR-10 dataset. Structured pruning, unstructured pruning,and dynamic quantization methods are evaluated to reduce modelsize and computational complexity while maintaining accuracy.The experiments, conducted on cloud-based platforms and edgedevice, assess the performance of these techniques. Results showsignificant reductions in model size, with up to 75% reduc-tion achieved using structured pruning techniques. Additionally,dynamic quantization achieves a reduction of up to 95% inthe number of parameters. Fine-tuned models exhibit improvedcompression performance, indicating the benefits of pre-trainingin conjunction with compression techniques. Unstructured prun-ing methods reveal trends in accuracy and compression, withlimited reductions in computational complexity. The combinationof OTOV3 pruning and dynamic quantization further enhancescompression performance, resulting 89.7% reduction in size, 95%reduction with number of parameters and MACs, and 3.8%increase with accuracy. The deployment of the final compressedmodel on edge device demonstrates high accuracy 92.5% and lowinference time 20 ms, validating the effectiveness of compressiontechniques for real-world edge computing applications.Index Terms\u2014edge AI, ConvNeXt, CNN, pruning, quantiza-tion, compression, OTO.I. I NTRODUCTIONEDGE devices such as Internet of Things (IoT) are becom-ing increasingly important and widely used in our dailylives and industrial facilities. IoT is a network of things thatempowered by sensors, identifiers, software intelligence, andinternet connectivity, it can be considered as the intersectionof the internet, things/objects (anything/everything), and data[1]. The number of these devices is expected to increase evenmore [2]. These devices have the potential to perform complexArtificial Intelligence (AI) tasks locally, without relying heav-ily on cloud infrastructure [3]. The rapid advancement of AIhas led to the development of complex deep learning modelsthat show high performance in different domains. DeployingAI models on edge devices has many advantages such as lowlatency, privacy and data security, bandwidth optimization, andreduced network dependence. Low latency is achieved due toreal-time processing by instant data analysis on edge withoutwaiting for remote server processing, this data analysis on theedge reduces transmitting data to the cloud which enhancessecurity against breaches, reduces the bandwidth consumption,and reduces network dependence.Samer Francy is with the Department of Computer Science, University ofBath, Bath, England (e-mail: samer.francy@bath.edu).Raghubir Singh is with the Department of Computer Science, Universityof Bath, Bath, England (e-mail: rs3022@bath.ac.uk).A. Overview of Edge AIEdge AI represents a paradigm shift in the way AI isimplemented in the context of the IoT. It capitalizes on thecapabilities of IoT devices, enhancing real-time processing,analytics, and decision-making directly at the edge of thenetwork. The IoT architecture, which is the foundation forEdge AI, typically involves three core layers [1]. The layersare perceptual layer, where data is collected from varioussensors and devices, network layer, where data is transmittedand routed through this layer, which is responsible for commu-nication between devices and cloud services, and applicationlayer, which processes and utilizes the data, providing insightsand enabling actions.B. Convolutional Neural Networks (CNNs)CNN models are subsets of Deep Neural Networks (DNN)models. CNN models are effective for image and video-relatedtasks due to their ability to learn relevant features from thedata by recognizing patterns, shapes, and structures in images,which is challenging for traditional machine learning models,that\u2019s why they are used for computer vision tasks such asimage classification, object detection, and image segmentation[4].1) CNN Architecture: In general CNN models consist ofbelow parts:\u2022 Input Image : Pixels form the binary basis of computerimages, while the human visual system operates throughneurons with receptive fields. Similarly, CNNs functionwithin their receptive areas, starting with simple patternsand advancing to more complex ones, making CNNs apromising tool for computer vision [4].\u2022 Convolutional Layer : A convolutional layer in a CNNuses a small filter (e.g., 3x3 or 5x5) that slides over theinput image. At each position, it multiplies its valueswith the overlapping image pixels and sums the results toproduce an output. This sliding operation helps identifylocal features like edges and colors, building a hierar-chical representation. The depth of the filter matches theinput image\u2019s channels (e.g., 3 for RGB images). Stackingmultiple filters allows the network to learn features atdifferent abstraction levels [4].\u2022 Pooling Layer : Pooling reduces the spatial size of fea-ture maps. This not only lowers computational demandsbut also helps in extracting position and orientation-independent features essential for training. Two com-mon pooling methods are maximum pooling and averagepooling. In maximum pooling, a small kernel (e.g., 2x2)arXiv:2409.02134v1  [cs.LG]  2 Sep 2024--- Page 2 ---2Fig. 1. Unbalanced Demand For Computation (Left) and Memory (Right) in AlexNet [5].selects the maximum value within its range and places itin the output. In average pooling, a similar-sized kernelcomputes the average value within its area for eachchannel, maintaining the same depth. Pooling simplifiescomputation and weight requirements, with maximumpooling being the most commonly used method [4].\u2022 Activation Function : The activation function, applies amathematical operation to the filter\u2019s output to concludethe output of the network. The common choice is the Rec-tified Linear Unit (ReLU). They fall into two categories,linear and non-linear activation functions [4].\u2022 Fully Connected Layer : It functions as a feed-forwardneural network (NN) typically situated at the network\u2019slower layers. It receives input from the output of the lastpooling or convolutional layer, which is flattened into aone-dimensional vector, enabling it to learn complex datarelationships [4].2) Computation and Memory Demands: In CNNs, unbal-ance exists in resource demands between the layers. Convolu-tional layers primarily serve as feature extractors and heavilydominate the computational workload. In the case of AlexNet,for instance, the convolutional layers account for just 2 millionweights but demand a substantial 1.33 Giga Operations PerSecond (GOPS) of computation. In contrast, fully connectedlayers function as classifiers, accumulating information forhigh-level decisions, and bear the weight of the network witharound 59 million parameters, yet they contribute significantlyless to computation, requiring only 0.12 GOPS. This obviouscontrast in resource allocation (Figure 1) highlights the unbal-anced demands between these two layers in CNNs [5].3) Key CNN Architectures:In 1989, the use of a NN archi-tecture with convolutional layers for recognizing handwrittendigits in the context of ZIP code recognition was introduced[6], That architecture consisted of input layer, 3 hidden layers,and output layer. Since then, CNN models have developed(Figure 2) and became much deeper.4) CNN on Edge: Deploying CNN models on edge hasa wide range of practical and industrial applications acrossvarious sectors. Here are some specific examples:\u2022 Surveillance and Security : It can perform real-time ob-ject detection and facial recognition for security monitor-ing, identifying intruders, and managing access control.Face identification was deployed using VGGFace [7].Video analysis was deployed using YOLOX [8]. Infraredand Visible Image Fusion for security systems was de-ployed using DenseNet [9]. Human action recognitionapplications were deployed using ResNet [10].\u2022 Manufacturing and Quality Control : It can inspectproducts on assembly lines for defects, ensuring qualitycontrol and minimizing errors. Real-time detection ofsteel strip surface defects was deployed using Faster R-CNN model [11].\u2022 Agriculture: Drones can monitor crops, detect pests,diseases, and nutrient deficiencies, enabling precisionagriculture. Identifying rice leaf diseases in natural en-vironments was deployed using GoogLeNet [12]. Pepperleaf disease identification was deployed using GoogLeNet[13]. Detection for insect pests was deployed on YOLOX[14].\u2022 Healthcare and Wearables : Wearable devices can con-tinuously monitor vital signs, detect anomalies, and evendiagnose certain health conditions. Medical diagnosis(Covid and Lung Disease Detection) was deployed usingVGG, MobileNet, and AlexNet [15]. Automatically diag-nose pneumonia and COVID-19 from chest X-ray imageswas deployed on DenseNet [16]. Medical applications(e.g., COVID-19 detection, cardiomegaly diagnosis, braintumor classification) were deployed using ResNet [10].\u2022 Energy Management: It can monitor energy usage, opti-mize consumption patterns, and identify areas for energyefficiency improvements. Wind Turbine Maintenance andfault diagnosis was deployed using AlexNet [17].\u2022 Environmental Monitoring : It can monitor air quality,pollution levels, and weather conditions, providing valu-able insights for urban planning. A smartphone app toperform fine-grained classification of animals in the wildwas deployed using AlexNet, GoogLeNet, and ResNet[18]. Identification of mosquito species was deployedusing AlexNet, DenseNet, Inception, ResNet, and VGG[19].--- Page 3 ---3Fig. 2. Evolution of Key CNN Architectures Over Time.\u2022 Logistics and Inventory Management : It can automatepackage sorting, inventory tracking, and warehouse man-agement. Mobile robot to map its surroundings while de-tecting objects and people was deployed using AlexNet,GoogLeNet, and ResNet [18].\u2022 Autonomous Vehicles : Vehicles can process real-timedata from cameras and sensors using CNNs, aiding inautonomous navigation and collision avoidance. Instanceobjects detection system for intelligent service robots wasdeployed using Alexnet [20]. Advanced driving assistancesystems (ADASs) and automated vehicles (A Vs) weredeployed using Faster R-CNN [21].Deploying CNNs on edge devices presents significant chal-lenges mainly due to the limited computational resources,constrained memory, and power consumption constraints in-herent to these devices. CNN models, known for their depthand complexity, often demand substantial computational powerand memory, which may exceed the capabilities of edgehardware. Hence, compressing the model before deploymentbecomes imperative. Model compression techniques aim toreduce the size of the CNN model while preserving its perfor-mance, thereby enabling efficient utilization of computationalresources and memory on edge devices. By compressingthe model, we can mitigate the challenges associated withdeploying CNNs on edge devices, ensuring that they caneffectively perform tasks such as real-time image processing,object detection, and classification within resource-constrainedenvironments.With the enormous number of compression techniques pro-posed for CNNs, the rapid evolution of CNN architectures hascreated a gap in the field. This dynamic shift in architecturedesign requires an evaluation of existing compression methods,particularly in light of the demand to make these advancedCNN models suitable for deployment on edge devices. AsCNN designs continue to advance, the challenge lies inadapting compression techniques to smoothly integrate withthese modern architectures. This evaluation (either for eachindividual techniques or combined with each other) becomesimportant, as it not only ensures the continued relevance ofcompression techniques but also addresses the urgent need tomake resource-intensive CNN models accessible and deploy-able on edge devices.This work aims to evaluate CNN compression techniquesthat assure appropriate performance on edge devices. In thesubsequent sections, this work reveals in a structured mannerto evaluate the compression techniques for CNN models.section 2 provides a detailed review of related work, offeringinsights into prior research and establishing a foundationalunderstanding of the topic. section 3 explains the methodologyemployed in conducting the experiments, describing the designand execution of the study. Following this, section 4 presentsthe experimental results and analyzes the findings to recognizetrends and implications. Section 5 critically evaluates the re-sults. Section 6 draws conclusions regarding the effectivenessand significance of the compression techniques. This organizedframework aims to comprehensively explore and contribute tothe field of model compression for efficient deployment inresource-constrained environments.II. R ELATED WORKWithin the context of edge AI, it is important to address thecritical need for model compression. The resource constrainednature of these devices requires more efficient AI modelsby minimizing memory and computational demands, ensur-ing faster inference speeds, and enhancing energy efficiency.Below will explore various model compression techniques andtheir implications for edge AI applications.A. PruningPruning is a key technique in DNN, aimed at enhancingefficiency and model generalization. It involves the removalof redundant components, such as parameters, neurons, filters,or entire layers, leading to several advantages. By reducingunnecessary parameters, it cuts down on storage require-ments, and important for models deployed on devices withlimited memory. Furthermore, it streamlines computational--- Page 4 ---4Fig. 3. Weight Pruning (a) and Neuron Pruning (b). x: input, w: weight. [22].complexity during inference, resulting in faster predictions andlower power consumption. Pruning also mitigates overfittingby simplifying the network. Various pruning techniques, likeweight pruning, neuron pruning, filter pruning, and layerpruning, offer different levels of granularity in componentremoval. Whether applied during or after training, pruningenables the creation of more compact and efficient CNNmodels tailored to specific needs, effectively balancing modelsize, computational efficiency, and accuracy. Weight pruningsets weight connections in the network to zero if they fallbelow a predefined threshold or are considered redundant.Neuron pruning focuses on removing entire neurons if they arefound to be redundant. Layer pruning allows for the removalof entire layers that are considered less important [22].1) Pruning For Fully Connected Layer: Fully connectedlayers are dense that makes the layer with high memorydemand. Pruning them effectively reduces the memory burdenand reduce size of the model.It involves selectively removing weight connections andneurons to reduce the model\u2019s complexity while preservingperformance. In a typical feed-forward NN, inputs are multi-plied by corresponding weights, and a linear sum is computedat each neuron, which is then transformed by an activationfunction. As shown in Figure 3, a network with 3 inputneurons, 2 hidden neurons, and 1 output neuron may havemultiple weight connections. Pruning can be applied to elim-inate specific weight connections or entire neurons. By doingso, the total number of weight connections can be significantlyreduced, leading to a more compact network. The concept ofpruning was first introduced by [6], who proposed removingweights based on their saliency, with small-magnitude weightshaving less impact on training error. The process involvesiterative retraining to regain accuracy, and the technique isknown as \u2019Optimal Brain Damage (OBD)\u2019 where the secondderivative of the objective function with respect to parametersis used to calculate the small saliency, facilitating informedpruning decisions. Since then, other pruning approaches havebeen introduced for fully connected layers [22].2) Pruning For Convolutional Layer: Each convolutionallayer typically consists of numerous filters that makes the layerwith high computational demand. Pruning these less significantfilters directly from the convolutional layer effectively reducesthe computational burden and speeds up the model. Inspired byearly pruning methods, new approaches have been introducedto be used to prune convolutional layers [22].Bayesian was used to decide what to prune and the level ofpruning, in this context involves employing scale mixtures ofnormals as priors for parameter weights in LeNet and VGG[23]. Differential evolution based layer-wise weight methodalongside three other pruning techniques (Naive Cut, Itera-tive Pruning, and Multi-Objective NN Pruning) was used toprune LeNet, AlexNet, and VGG16 [24]. Two fully connectedlayers are removed from the AlexNet architecture, and BatchNormalization (BN) is introduced to mitigate overfitting [20].Filters Similarity in Consecutive Layers (FSCL) for CNNs wasused to reduce the number of filters while preserving impor-tant filters, ultimately improving model efficiency for VGG,GoogLeNet, and ResNet [25]. Structured pruning throughsparsity-induced pruning was used to enhance the real-timeimplementation of the DEtection TRansformer (DETR) [26].Structured pruning was used to compress YOLOX, this processincluded sparse training to prune unimportant channels, withfine-tuning to recover accuracy [14]. Evolutionary approachto filter pruning involved sequential application of multiplepruners in a specific order to sparsify LeNet and VGG-19while maintaining model accuracy [27]. Multilayer networkswere used to represent and compress ResNets, it involvedcreating class networks, calculating arc weights, and forminga multilayer network. The overall degree of nodes in themultilayer network is used to select a subset of nodes forcompression, and convolutional layers are pruned [10]. Tooptimize the Fused-DenseNet-Tiny model for efficient detec-tion of COVID-19 and pneumonia in chest X-ray images,three steps were implemented including removing insignif-icant weights, discarding pruning casings, and applying acompression algorithm [16]. Deep Scalable Zerotree-based(DeepSZ) framework was used to address resource constraints--- Page 5 ---5by achieving significant compression for LeNet, AlexNet,and VGG while maintaining acceptable inference accuracy[28]. Compressing without retraining that was used withResNet, AlexNet, VGGNet and SqueezeNet. It focused onconvolutional and fully connected layers, while maintainingor improving classification accuracy [29].B. QuantizationQuantization plays an important role in addressing theresource-intensive nature of CNNs. By reducing the bit pre-cision of model parameters, quantization not only conservesmemory and energy but also enhances inference speed, makingit an essential technique for deploying CNNs in resource-constrained environments such as edge devices. Weight clus-tering takes quantization to a more advanced level by orga-nizing weights into clusters, where each cluster shares thesame weight value. This approach minimizes the need forfine-tuning individual weights and can lead to substantialreductions in memory and computational overhead [22].Single Level Quantization (SLQ) and Multiple Level Quan-tization (MLQ) technique were used to quantize AlexNet,VGG, GoogleNet, and ResNet to the deployment of thesemodels on resource-constrained mobile devices like mobilephones and drones [30].C. Low-Rank Decomposition/FactorizationIt is a compression technique used with feed-forward NNsand CNNs, to reduce the size of weight matrices whilepreserving model performance. Singular Value Decomposition(SVD) is a popular factorization scheme that decomposes aweight matrix A into three smaller matrices: U, S, and V T . Urepresents the left singular vectors, S is a diagonal matrix ofsingular values, and V T is the transpose of the right singularvectors. This factorization offers several advantages, such asreduced storage requirements, which is crucial for memory-constrained environments, and accelerated inference, espe-cially in CNNs, as smaller matrices can be convolved faster.Low-rank factorization can be applied to fully connected andconvolutional layers, making models more storage-efficientand faster without sacrificing performance. Careful selectionof the rank is essential for achieving a balance between sizereduction and model accuracy. Later, more approaches havebeen introduced [22].Tucker decomposition for weight tensors was used tooptimizes weight tensor dimensions of LeNet and ResNetmodels [31]. Low-rank decomposition was used as an efficientmethod for compressing AlexNet, VGG, and ResNet withoutthe need for fine-tuning to significantly reduce model sizeand computational complexity to make them more suitablefor resource-constrained mobile and embedded devices [32].Hardware-Aware Automatic Low-Rank Compression frame-work HALOC was used to compress ResNet, VGG andMobileNet, with the goal of efficiently exploring the structure-level redundancy in NNs by integrating principles from neuralarchitecture search (NAS) [33]. Automatically DifferentiableTensor Network (ADTN) method was used to significantlyreduce the number of parameters of fully connected NN,LeNet, and VGG while maintaining or enhancing the per-formance [34]. Joint Matrix Decomposition, specifically JointSVD (JSVD) was used to address the challenge of deployingResNet with numerous parameters on resource-constrainedplatforms. It included Right JSVD, Left JSVD, and BinaryJSVD algorithms [35]. Tensor Ring Networks (TR-Nets) wasused as a method to effectively factorize LeNet and ResNet,thereby reducing computational and memory requirements[36]. Tucker decomposition with rank selection and fine tuningwas used as a one-shot whole network compression schemefor deploying AlexNet, VGG, and GoogLeNet on mobiledevices while maintaining reasonable accuracy [37]. TensorDynamic Low-Rank Training (TDLRT) was used to createa training algorithm with VGG and AlexNet that maintainshigh model performance while significantly reducing memoryrequirements for convolutional layers [38].D. Knowledge Distillation (KD)It is a technique used to transfer the knowledge learnedby a larger, more complex model (the teacher model) to asmaller and lighter model (the student model). The primarygoal of KD is to enable the student model to benefit from thegeneralization capabilities of the teacher model while beingmore lightweight in terms of parameters and computations.This technique helps to recover the accuracy drop occurs dueto implementing other compression techniques.Knowledge transfer and distillation, initially introduced by[39], aimed to compress large ensemble models into smaller,faster counterparts with minimal performance loss. [40] ex-tended this concept by empirically demonstrating that theintricate knowledge within larger DNNs could be effectivelytransferred to smaller, shallower models, yielding comparableaccuracy. This involved training a large DNN and transfer-ring its knowledge to a shallower network while minimizingthe squared difference between the logits produced by thetwo models. These foundational ideas produced knowledgedistillation, a widely used technique for training efficientmodels by transferring knowledge from larger ones. Later,more approaches have been introduced [22].KD was used to improve the compression of LeNet andResNet models when fresh training data is scarce, primarilythrough the use of synthetic data generated by GenerativeAdversarial Networks (GANs) [41]. To fuse information frominfrared and visible images while reducing DenseNet complex-ity and improving inference speed. Insights from pre-trainedteacher models are transferred to the smaller student model[9]. KD was used to develop a lightweight mosquito speciesidentification model (EfficientNet) that balances efficiency andaccuracy through the compression [42].E. Mixed TechniquesDifferent compression techniques are often combined andused together to achieve more effective and comprehensivemodel compression. Each compression technique targets spe-cific aspects of the model, such as reducing model size,computation complexity, or memory footprint.--- Page 6 ---6In-Parallel Pruning-Quantization CLIP-Q method combinesnetwork pruning and weight quantization was used to com-press AlexNet, GoogLeNet, and ResNet [18]. Pruning andquantization were used to optimize the compression ofAlexNet and reduce the number of parameters significantlywhile maintaining accuracy to be implemented on Field-Programmable Gate Array (FPGA) [5]. Pruning, quantization,and Huffman encoding combined with adversarial trainingwere used to enhance the robustness and compression ofAlexNet while also addressing the model vulnerability toadversarial attacks [43]. Pruning and quantization were usedto compress VGG and ResNet for remote sensing imageclassification, balancing computational complexity constraintswhile preserving model accuracy [44]. Low-rank decompo-sition and quantization were used to compress ResNet andMobileNet, and reduce the computational complexity whilepreserving high performance [45]. Pruning, quantization, andchanging the model architecture were used to design a com-pact SqueezeNet with competitive accuracy while significantlyreducing the number of parameters [46]. Quantization andpruning were used to develop an effective model compressionframework for ResNet and MobileNet. The objective was tooptimize the allocation of compression ratios to minimizeperformance degradation while reducing model size [47]. Jointquantization and pruning were used to develop a post-trainingmodel size compression method that efficiently combines lossyand lossless compression techniques to reduce the size ofResNet, MobileNet, RegNet, MNasNet, and YOLOv5 withoutsacrificing accuracy [48].F . Other TechniquesDepthwise separable convolutions was used to improvesteel strip defect detection by creating a real-time and ef-ficient model while maintaining high accuracy using FasterR-CNN [11]. Deferential Evolution was used to develop anefficient and optimized AlexNet, VGG, and MobileNet forCovid and liver disease detection [15]. Genetic Algorithmwas used to reduce the storage space and inference timeof VGG, ResNet, AlexNet, and SqueezeNet models [49].Factorization (changing kernel size) was used to improvethe accuracy and computing efficiency of pepper leaf diseasedetection using GoogLeNet, specifically for the agriculturalindustry [13]. Flexible and Separable Convolution (FSConv)was used to reduce computational costs without compromisingthe accuracy of VGG, ResNet, Faster R-CNN and RetinaNet[50]. Efficient Layer Compression (ELC) was used to enhancethe computational efficiency of VGG, ResNet, and ConvNeXtwhile preserving their representation capabilities [51].III. D ESIGN OF THE EXPERIMENTSThe experiments aimed to evaluate various compressiontechniques, namely pruning and quantization, on differenttypes of ConvNext [52] model. The experiments includedtraining, fine-tuning, and evaluating of models using CIFAR-10 dataset. The setup involved conducting experiments bothon cloud-based platforms and on edge devices to evaluate theperformance of the compressed models.Fig. 4. Block modifications and resulted specifications. (a) is a ResNeXtblock; in (b) we create an inverted bottleneck block and in (c) the positionof the spatial depthwise conv layer is moved up [52].A. ConvNeXt [52]Is a modern CNN family produced as a journey of graduallymodernize a standard ResNet toward the design of a visionTransformer. The journey starts from a ResNet-50 model, intoa CNN architecture that mirrors some aspects of Transformers,particularly Swin Transformers. The roadmap:1) Training Techniques: Vision Transformer training pro-cedures were used to train ResNet-50 model, this includedextending the training to 300 epochs (90 epochs originally),using AdamW optimizer, and data augmentation techniques(Mixup, Cutmix, RandAugment, Random Erasing, and regu-larization schemes including Stochastic Depth).2) Macro Design: Number of blocks in each stage wasadjusted from (3, 4, 6, 3) to (3, 3, 9, 3) and the stem wasreplaced with a patchify layer implemented using a 4x4, stride4 convolutional layer (non-overlapping convolution).3) ResNeXt-ify: ResNeXt approach was adopted which isutilize grouped convolutions, where convolutional filters aredivided into groups, each handling a subset of input channels,a variation of grouped convolution known as depthwise convo-lution was adopted, and the network\u2019s width was expanded byincreasing the number of channels in the convolutional layers.4) Inverted Bottleneck: The hidden dimension of the MLPblock was changed to be four times wider than the inputdimension as shown in Figure 4 (a and b)5) Large Kernel Sizes: The position of the convolutionallayer is moved up and the kernel size was changed from (3x3)to (7x7) as shown in Figure 4 (a and c).B. Micro DesignReplacing ReLU with Gaussian Error Linear Unit (GELU),fewer normalization layers, Substituting Batch Normalization(BN) with Layer Normalization (LN), and introducing separatedownsampling layers as shown in Figure 5.C. Compression Techniques1) Pruning: Different pruning techniques have been usedincluding structured and unstructured techniques.\u2022 Only Train Once (OTO) [53]: OTO version 3 (OTOV3)is automated framework for structured pruning which in-volves removing entire structures or groups of parametersfrom a DNN. OTOv3 begins by analyzing the depen-dencies between the vertices of the target DNN. Thisanalysis involves identifying accessory, Shape-Dependent--- Page 7 ---7Fig. 5. Block designs for a ResNet, a Swin Transformer, and a ConvNeXt.Swin Transformer\u2019s block is more sophisticated due to the presence of multiplespecialized modules and two residual connections [52].(SD) joint, and unknown vertices that are adjacent andestablishing their interdependencies. The goal is to formnode groups based on these dependencies, laying thefoundation for identifying interdependent vertices duringstructured pruning.Using the information gathered from the dependencyanalysis, OTOv3 constructs a pruning dependency graph.This graph represents the interdependencies between ver-tices, with vertices in the same node group indicatingtheir interdependency during structured pruning. Thepruning dependency graph ensures the validity of theproduced subnetwork by preserving essential connectionsbetween vertices.OTOv3 partitions the trainable variables of the DNNinto Pruning Zero-Invariant Groups (PZIGs) based on thepruning dependency graph. PZIGs consist of pairwisetrainable variables grouped together, with each grouprepresenting a potential pruning structure. Node groupsadjacent to the DNN output and containing unknownvertices are excluded from forming PZIGs to preserveoutput shapes and ensure model robustness as shown inFigure 6.To jointly search for redundant pruning structures andtrain the remaining groups for optimal performance,OTOv3 employs the Dual Half-Space Projected Gradient(DHSPG) algorithm. DHSPG minimizes the objectivefunction while introducing a sparsity constraint to identifyredundant groups for removal. It employs saliency-drivenredundant identification and a hybrid training paradigmto control sparsity and achieve better generalization per-formance as shown in Figure 7.\u2022 L1 Unstructured [54] L1 unstructured pruning is atechnique used in machine learning, to reduce the sizeof neural networks by eliminating less important con-nections. Each weight in the network is assigned a scorebased on its magnitude. This score reflects the importanceof the weight in the network\u2019s performance. In l1 pruning,this score is often the absolute value of the weight.A threshold is set, typically by selecting the top x% ofweights based on their magnitude scores. The thresholddetermines which weights will be pruned and which willbe retained.Weights that fall below the threshold are pruned, meaningthey are set to zero and effectively removed from thenetwork. This results in a sparser network architecturewith fewer connections.\u2022 Random Unstructured [55] Similar to l1 unstructuredpruning, random unstructured pruning is also a techniqueused in machine learning, to reduce the size of neuralnetworks by eliminating less important connections. Thedifference is the pruned weight are selected randomlyinstead of using l1 to decide the importance of theweights.2) Dynamic Quantization [30]:Dynamic quantization is anapproach aimed at optimizing the deployment of neural net-works by reducing the precision of the weights. Unlike tradi-tional quantization methods that apply a fixed quantization bit-width across all layers of the network, dynamic quantizationadapts the quantization bit-width for each layer individuallybased on its representation abilities and capacities. This isachieved through the use of a bit-width controller module,which employs a policy gradient-based training approach tolearn the optimal bit-width for each layer. By dynamicallyadjusting the quantization bit-width, dynamic quantization canstrike a balance between maintaining accuracy and reducingmemory size and computational costs.D. CIFAR-10 [56]CIFAR-10 is a dataset used for computer vision and ma-chine learning research, offering a rich resource for trainingand evaluating image classification algorithms. Comprising60,000 32x32 RGB color images across 10 distinct classes(Airplane, Automobile, Bird, Cat, Deer, Dog, Frog, Horse,Ship, and Truck), CIFAR-10 facilitates comprehensive explo-ration of diverse visual concepts. With each class containing6,000 images and a balanced distribution across the dataset,CIFAR-10 presents a well-structured foundation for model de-velopment. Its division into 50,000 training images and 10,000test images, further segmented into multiple batches, enablesstrict evaluation and benchmarking of algorithms. In terms ofcomputational requirements, CIFAR-10 generally requires lesscomputation compared to CIFAR-100 and ImageNet due to itssmaller image size and fewer classes which makes it suitablefor experiments with limited computational resources.E. Experiment SetupTwo types of experiments have been conducted, cloud-basedexperiments that focused on compressing the models and eval-uating the techniques and edge-based experiment experimentto evaluate the performance of one of the compressed models.--- Page 8 ---8Fig. 6. Automated PZIG Partition [53].Fig. 7. Search Direction in DHSPG [53].1) Cloud-based Experiment Setup: Google Colab Pro+was used to utilize GPU resources (NVIDIA A100 and V100Tensor Core GPUs), facilitating accelerated model trainingand evaluation and background execution. The integrationwith Google Drive reduced overheads associated with upload-ing and downloading model data to and from cloud. Theevaluation framework was designed to profile the originalmodel, compress it, profile the compressed model, and conductcomparison between the measurements before and after thecompression as shown in Figure 8.This profiling process involved measuring several key met-rics:\u2022 Accuracy: The classification accuracy achieved by themodel on the validation dataset.\u2022 Model Size: The size of the model in megabytes (MB).\u2022 Number of Parameters : The total count of trainableparameters in the model, measured in millions (M).\u2022 Number of MACs : The number of multiply-accumulateoperations performed during inference, measured in mil-lions (M).\u2022 Number of Non-Zero Parameters : The count of non-zero parameters in the model, essential for pruning-basedtechniques.2) Edge-based Experiment Setup: A compressed modelwas deployed on edge with CPU (11th Gen Intel(R) Core(TM)i7-1165G7 @ 2.80GHz 2.80 GHz), RAM (16GB), and laptopintegrated camera.2 samples from each of CIFAR-10 classes have been se-lected randomly from the internet, printed on A4 papers, andplaced in front of the camera to measure the accuracy and theinference time.--- Page 9 ---9Fig. 8. Compression Evaluation Framework.TABLE IOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT TINY, SMALL , BASE AND LARGE .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)Tiny Full 63.81 106.26 26.53 86.88 18.41Compressed 63.81 41.31 10.29 47.80 10.30Small Full 63.48 188.89 47.16 169.28 29.55Compressed 63.48 48.04 11.94 68.24 11.96Base Full 61.22 334.28 83.50 299.20 52.22Compressed 61.22 84.12 20.96 119.40 20.98Large Full 63.40 748.82 187.12 669.30 116.93Compressed 63.40 187.32 46.75 264.69 46.78IV. R UNNING THE EXPERIMENTS AND EXPERIMENTALRESULTSA. Cloud-Base Experimentsdifferent experiments have been conducted on cloud to eval-uate different compressing techniques and different versions ofConvNeXt model.1) Evaluate OTOV3 on Untrained Torch ConvNext Tiny,Small, Base, and Large: Untrained ConvNeXt tiny, small,base, and large have been imported from Torch and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and 200epochs were used for training and pruning. OTOV3 achievedhigh performance (Table I) with reducing the model size(61% for tiny and 75% for small, base, and large), numberof parameters (61% for tiny and 75% for small, base, andlarge), and MACs (45% for tiny and 60% for small, base,and large) as shown in Figure 9. Meanwhile OTOV3 wasable to increase both the full and compressed model accuracythrough the training and pruning without any accuracy dropafter pruning comparing to the full model.To investigate the effect of OTOV3 on the model archi-tecture, a comparison has been conducted between ConvNeXtsmall before and after compression. The Torch implementationof the model consist of many CNBlocks, each CNBlock con-sist of Conv2d, Permute, LayerNorm, Linear, GELU, Linear,and Permute layers. As shown in Figure 10, OTOV3 reducednumber of output features of the Linear layer (sequence 3)and the input features of the next Linear layer (sequence 5)and considering the big number of CNBlock in the modelarchitecture, the reduction in model size and number ofparameters after compression is justified as shown in TableII.2) Evaluate OTOV3 on Untrained ConvNext Small (Torchvs. TIMM): Two untrained ConvNeXt small have been im-ported, one from Torch and one from TIMM [57] and beenused to evaluate OTOV3 which train and prune at the sametime, CIFAR-10 was used for training and evaluation, and200 epochs were used for training and pruning. Although thecompression performance was same with size reduction (75%)but the accuracy after 200 epochs was less for Torch model(63%) comparing to TIMM model (73%) as shown in Figure11.To investigate the accuracy performance of OTOV3 withTorch and Timm ConvNeXt Small, a comparison has beenconducted between the two model architectures. The Torchmodel uses the CNBlock structure, which includes additionaloperations such as Permute and varying StochasticDepth prob-abilities. The TIMM model follows a simpler structure withConv2d and LayerNorm, lacking the additional complexitiesintroduced by CNBlock and associated operations in theTorch model as shown in Figure 12 which effects OTOV3performance regarding the accuracy.3) Evaluate OTOV3 on Fine-Tuned Torch ConvNext Small:A pre-trained ConvNeXt small have been imported from Torchand fine-tuned on CIFAR-10 with 100 epochs, the accuracyreached 89.5%. This fine-tuned ConvNeXt small will be usedfor the rest of cloud-base experiments. This model was usedto evaluate OTOV3, CIFAR-10 was used for training andevaluation, and 200 epochs were used for training and pruning.OTOV3 achieved high performance (Table III) 74% reductionin model size and number of parameters, 60% reduction inMACs, and 3.8% increase with accuracy as shown Figure13. The accuracy of the full model in (Table III) (92.86%)is different that the accuracy of the original model used inthe experiment (89.5%), that because OTOV3 trained the full--- Page 10 ---10Fig. 9. OTOV3 Compression Performance with ConvNeXt Tiny, Small, Base and Large.Fig. 10. Comparison Between ConvNeXt Small Full (Left) and Compressed (Right).Fig. 11. OTOV3 Comparison Between Torch and Timm ConvNeXt Small.model during the process which increased the model accuracy.4) Evaluate Unstructured Pruning: The Fine-tuned Con-vNext Small was used to evaluate Pytorch L1 UnstructuredPruning and Random Unstructured Pruning by using differentcombinations of weights pruning percentages for linear (.1 to.9) and convolutional (.1 to .9) layers. In both experiments,the accuracy and the number of non-zero parameters weredropping as the values of weights pruning percentages for bothlinear and convolutional amounts were increasing as shown inFigure 14 a and b. Although the accuracy dropped but themodel size, number of parameters, and MACs didn\u2019t changeas these techniques zero the weights instead of removing them.5) Evaluate Dynamic Quantization: The Fine-tuned Con-vNext Small was used to evaluate Pytorch dynamic quantiza-tion, 8-bit integer was used during the experiment and CIFAR-10 was used for evaluation. Dynamic quantization achievedhigh performance (Table IV) 71% reduction in model size,95% reduction with number of parameters and MACs, and0.1% drop with accuracy as shown in Figure 156) Evaluate Combination of OTOV3 and Dynamic Quan-tization: Two compression stages were evaluated together asone compression pipeline, OTOV3 and Dynamic Quantization.The compressed ConvNeXt small model that was produced inexperiment 4.1.3 (OTOV3) was furtherly compressed using--- Page 11 ---11Fig. 12. Comparison Between ConvNeXt Small TIMM (Left) and Torch (Right).Fig. 13. OTOV3 Compression Performance with ConvNeXt Small Tuned.Pytorch dynamic quantization using 8-bits integer (similar toexperiment 4.1.5). The pruned models using OTOV2 [58]had dependencies on Open Nural Network Exchange (ONNX)[59] which made it not applicable to be combined with othercompression technique like quantization. In OTOv3, there wasengineering changes produced the pruned model directly inPytorch format, which enhanced the flexibility to be combinedwith quantization as this experiment did [53].Pruning using OTOV3 and Quantization using Pytorchdynamic quantization achieved high performance (Table V)89.7% reduction in model size, 95% reduction with numberof parameters and MACs, and 3.8% increase with accuracy asshown in 16.B. Edge-Base ExperimentThe final compressed ConvNeXt Small model in experimentIV .A.6 (OTV3 and Dynamic Quantization) was deployed onedge and the printed samples used to measure the accuracyand inference time by placing them in front of the camera.The compressed model achieved 92.5% accuracy and 20msinference time. Figure 17 shows samples of the output.V. A NALYSIS OF EXPERIMENTAL RESULTSHere, the experimental results obtained from running aseries of experiments will be analyzed, the experiments aimedat evaluating various compression techniques applied to Con-vNeXt models. The experiments were designed to evaluate theperformance of techniques such as pruning and quantizationon different sizes of ConvNeXt models, with a focus on bothcloud-based compression experiments and edge-based deploy-ment experiment. The analysis will be conducted with respectto the work\u2019s aim of evaluating CNN compression techniquesthat assure appropriate performance (size and inference time)on edge devices and resource-constrained environments.A. OTOV3 Evaluation on Untrained ConvNeXt ModelsThe evaluation of OTOV3 on untrained ConvNeXt modelsdemonstrated its effectiveness in achieving substantial com-pression while increasing model accuracy for both full andcompressed models. Across varying sizes of ConvNeXt mod-els, OTOV3 consistently produced impressive reductions inmodel size, number of parameters, and MACs, highlighting itsability to prune redundant structures effectively. This suggests--- Page 12 ---12Fig. 14. Unstructured Pruning Performance with ConvMeXt Small.TABLE IICOMPARISON FOR NUMBER OF OUTPUT FEATURES AND INPUTFEATURES OF THE LINEAR LAYERS IN THE CNB LOCKS BEFORE ANDAFTER OTOV3 C OMPRESSION .Layer Index Input & Output FeaturesSequential CNBlock Full Model CompressedModel1 0 384 3841 1 384 3841 2 384 3843 0 768 7673 1 768 7043 2 768 7265 0 1536 2515 1 1536 3495 2 1536 2425 3 1536 3785 4 1536 2935 5 1536 3775 6 1536 3405 7 1536 4005 8 1536 3945 9 1536 4785 10 1536 4145 11 1536 4245 12 1536 4105 13 1536 3185 14 1536 4885 15 1536 4885 16 1536 4025 17 1536 2465 18 1536 4025 19 1536 4585 20 1536 3235 21 1536 4195 22 1536 4465 23 1536 4445 24 1536 4415 25 1536 4685 26 1536 10707 0 3072 2087 1 3072 2547 2 3072 262Fig. 15. Dynamic Quantization Compression Performance with ConvNeXtSmall Tuned.Fig. 16. OTOV3 and Dynamic Quantization Compression Performance withConvNeXt Small Tuned.--- Page 13 ---13TABLE IIIOTOV3 C OMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 92.86 188.89 47.16 169.28 29.80Compressed 92.86 50.03 12.44 67.41 12.46TABLE IVDYNAMIC QUANTIZATION COMPRESSION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy (%) Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number ofNon-ZeroParameters (M)SmallTunedFull 89.53 188.89 47.16 169.28 47.17Compressed 89.40 54.21 2.15 7.27 2.17TABLE VOTOV3 AND DYNAMIC QUANTIZATION NUMBERS WITH CONV NEXT SMALL TUNED .Model Accuracy % Model Size(MB)Number ofParameters (M)Number ofMACs (M)Number of NonZeroParameters (M)Full 89.53 188.89 47.16 169.28 47.17Phase 1 (OTOV3) 92.86 50.03 12.44 67.41 12.46Phase 2 (Dynamic Quantization) 92.93 19.39 2.15 7.27 2.17Fig. 17. Samples From the Compressed Model Output on Edge.that OTOV3 efficiently identifies and removes unnecessaryparameters from the models, leading to more streamlinedarchitectures without compromising predictive performance.However, an unexpected observation arose when comparingthe accuracy of the Torch implementation with that of theTIMM implementation of ConvNeXt Small. The Torch im-plementation exhibited lower accuracy compared to its TIMMcounterpart, indicating that OTOV3\u2019s performance regardingaccuracy may be influenced by the details of the modelarchitecture. This unexpected result suggests that differenttraining strategies or adjustments may be necessary to optimizeOTOV3\u2019s performance across various model implementations,emphasizing the importance of considering architectural dif-ferences when applying compression techniques like OTOV3.B. OTOV3 Evaluation on Fine-Tuned ConvNeXt ModelsWhen evaluating OTOV3\u2019s performance on a fine-tunedConvNeXt model, notable improvements in compression per-formance were observed, confirming its effectiveness in re-ducing model size, parameters, and MACs while marginallyenhancing accuracy. This outcome highlights the potential ofintegrating fine-tuning with structured pruning techniques toachieve even greater optimization of model performance. Thefine-tuned model displayed enhanced compression capabilitiescompared to untrained models, suggesting that pre-trainingcan significantly increase the effectiveness of compressiontechniques. This finding highlights the importance of lever-aging pre-existing knowledge within models to maximize thebenefits of compression, ultimately resulting in CNN modelswith higher performance.C. Unstructured Pruning TechniquesDuring the evaluation of l1 unstructured and random un-structured pruning techniques, expected trends were observedregarding accuracy and compression. As the pruning per-centages increased for both linear and convolutional layers,a corresponding decrease in accuracy was noted, while themodel size, parameters, and MACs remained unaltered. Thisoutcome aligns with the inherent nature of unstructured prun-ing, wherein weights are zeroed out but not entirely eliminated,resulting in sparse models without substantial reductions incomputational complexity. However, the lack of significantreductions in computational complexity may constrain their ef-fectiveness, particularly in resource-constrained environmentswhere efficient utilization of computational resources is essen-tial. This highlights the importance of considering the trade-offs between model compression and computational efficiencywhen selecting pruning techniques for deployment in real---- Page 14 ---14TABLE VIOTOV3 AND DYNAMIC QUANTIZATION REDUCTION NUMBERS WITH CONV NEXT SMALL TUNED .Technique AccuracyChange Size Reduction ParametersReductionMACsReductionOTOV3 3.75% 73.51% 73.62% 60.18%Dynamic Quantization -0.15% 71.30% 95.43% 95.71%OTOV3 and DynamicQuantization 3.80% 89.74% 95.43% 95.71%world applications, especially in edge computing scenarioswhere computational resources are limited.D. Dynamic QuantizationDynamic quantization emerged as a highly effective tech-nique for model compression, demonstrating remarkable re-ductions in model size, parameters, and \n```\nNotes: \nYour previous command was: ```FULL_TEXT\n2409.02134v1\n```. Make sure your new output is very different.\nPlease produce a single command below:\n

