<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="s5pmap" fid="5213" alias="s5pmap" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package" />
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1000" type="Error" text="Comp CCU2 $$s has no initial state on lower LUT."/>
	<msg uid="1001" type="Error" text="Comp CCU2 $$s has no INIT0 property on lower LUT."/>
	<msg uid="1002" type="Error" text="Comp CCU2 $$s has no initial state on upper LUT."/>
	<msg uid="1003" type="Error" text="Comp CCU2 $$s has no INIT1 property on upper LUT."/>
	<msg uid="1004" type="Error" text="$$s :Property must be specified for $$s."/>
	<msg uid="1005" type="Error" text="$$s :invalid default property value for $$s."/>
	<msg uid="1006" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of PRADD $$s in signal $$s for A input register.\n"/>
	<msg uid="1007" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of PRADD $$s in signal $$s for B input register.\n"/>
	<msg uid="1008" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of PRADD $$s in signal $$s for OPPRE register.\n"/>
	<msg uid="1009" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of MULT $$s in signal $$s for A input register.\n"/>
	<msg uid="1010" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of MULT $$s in signal $$s for B input register.\n"/>
	<msg uid="1011" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of MULT $$s in signal $$s for PIPELINE register.\n"/>
	<msg uid="1012" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OPCODEOP0_0 register.\n"/>
	<msg uid="1013" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OPCODEOP0_1 register.\n"/>
	<msg uid="1014" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OPCODEOP1_0 register.\n"/>
	<msg uid="1015" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OPCODEOP1_1 register.\n"/>
	<msg uid="1016" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OPCODEIN_0 register.\n"/>
	<msg uid="1017" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OPCODEIN_1 register.\n"/>
	<msg uid="1018" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OUTPUT0 register.\n"/>
	<msg uid="1019" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for OUTPUT1 register.\n"/>
	<msg uid="1020" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of ALU54 $$s in signal $$s for FLAG register.\n"/>
	<msg uid="1021" type="Error" text="Cannot use dedicated CCLK pad. IO buffer $$s has multiple loads that cannot be routed."/>
	<msg uid="1022" type="Warning" level="2" text="IO buffer $$s cannot be located at site $$s. Check SPI connections."/>
	<msg uid="1023" type="Error" text="$$s : EBR component $$s property must be SYNC when $$s property is SYNC.\n"/>
	<msg uid="1024" type="Warning" level="2" text="$$d SLICs found in design. This device does not support SLICs.\n"/>
	<msg uid="1025" type="Error" text="$$d SLICs found in the design. This device does not support SLICs.\n"/>
	<msg uid="1026" type="Error" text="PLLREFCS component '$$s' is used with EHXPLLL component '$$s'. The PLLREFCS component PLLCSOUT output signal '$$s' can only drive the CLKI pin of a single EHXPLLL instance."/>
	<msg uid="1027" type="Error" text="$$s The device has only $$d EHXPLLL / PLLREFCS resources. The design requirement exceeds available resources."/>
	<msg uid="1028" type="Warning" level="2" text="Cannot get property value for $$s in EBR '$$s'.\n"/>
	<msg uid="1029" type="Error" text="Invalid data width ($$d) for EBR '$$s'.\n"/>
	<msg uid="1030" type="Error" text="SysConfig attribute MCCLK_FREQ cannot be set to 155 when MASTER_SPI_PORT=2QUAD/4QUAD."/>
	<msg uid="1031" type="Error" text="$$s EBR '$$s' is implemented as pseudo dual port memory. The WEB should be tied to GND."/>
	<msg uid="1032" type="Warning" level="2" text="$$s '$$s' has invalid 'DIV' value of $$d. Valid values are $$s. Using default value of $$d."/>
	<msg uid="1033" type="Warning" level="2" text="Property 'DIV' is missing in $$s component '$$s'.Using default value of $$d."/>
	<msg uid="1034" type="Error" text="The OSC component '$$s' STDBY pin needs to be driven by logic or connected to either GND or VCC."/>
	<msg uid="1035" type="Warning" level="2" text="$$s '$$s' has mismatching FREQUENCY preference value of $$1.1f MHz and its output value of $$1.1f MHz based on DIV setting of $$d."/>
	<msg uid="1036" type="Error" text="Gate $$s cannot output to target other than PFUMX $$s due to hardware constraint.\n"/>
	<msg uid="1037" type="Error" text="Only one SED primitive is allowed in a design."/>
	<msg uid="1038" type="Warning" level="2" text="Frequency property 'SED_CLK_FREQ' is missing on SED component '$$s'. Using default SED_CLK_FREQ value of $$1.2f MHz.\n"/>
	<msg uid="1039" type="Error" text="Unsupported SED clock frequency specified '$$s'. Adjust the SED_CLK_FREQ parameter in the SED module to match a valid value."/>
	<msg uid="1040" type="Error" text="The DEV_DENSITY value of $$s on SED component '$$s' should be consistent with the device '$$s' used. \n"/>
	<msg uid="1041" type="Warning" level="2" text="The device density property 'DEV_DENSITY' is missing on SED component '$$s'.  A new DEV_DENSITY property is auto created with value $$s. \n"/>
	<msg uid="1042" type="Warning" level="2" text="The SEDSTDBY port of SEDGA primitive needs to be connected to the output standby port of the internal oscillator.  Otherwise, the behavior of the SEDGA primitive may not accurately represent the standby state during simulation."/>
	<msg uid="1043" type="Warning" level="2" text="DCS output of component '$$s' connects to PLL CLKFB input of component '$$s'.  PLL can lose lock if the feedback signal is routed through DCSC component."/>
	<msg uid="1044" type="Error" text="The PVTCAL component '$$s' STARTCAL pin needs to be driven by a valid signal and cannot be connected GND or VCC."/>
	<msg uid="1045" type="Warning" level="2" text="$$s : DSP comp. in PGROUP $$s without LOCATE anchor point.\n"/>
	<msg uid="1046" type="Error" text="Comps. $$s and $$s are connected in chain style(SRO-&gt;SRI) and 'SOURCEA/SOURCEB' for comp. $$s is set to VCC(SRI input). SIGNEDA/SIGNEDB control signal for both the comps. cannot be different.\n"/>
	<msg uid="1047" type="Warning" level="2" text="Comps. $$s and $$s are connected in chain style(SRO-&gt;SRI) and 'SOURCEA/SOURCEB' for comp. $$s is driven by Signal.  It is recommended that SIGNEDA/SIGNEDB for both the comps. to have the same source.\n"/>
	<msg uid="1048" type="Warning" level="2" text="Merging pin $$s to pin $$s of DSP comp. $$s in signal $$s.\n"/>
	<msg uid="1049" type="Warning" level="2" text="Merging pin $$s to pin $$s of DSP comp. $$s for constant $$d.\n"/>
	<msg uid="1050" type="Warning" level="2" text="$$s : C input is used in MULT with $$s = $$s and merge it to PRADD $$s property $$s whose C input is not used.\n"/>
	<msg uid="1051" type="Warning" level="2" text="$$s : C input is used in MULT with $$s = $$s but different from its input PRADD $$s whose C input is used with $$s = $$s (no merging).\n"/>
	<msg uid="1052" type="Warning" level="2" text="$$s : C input is used in MULT with $$s = $$s and merge it to ALU $$s property $$s whose C input is not used.\n"/>
	<msg uid="1053" type="Warning" level="2" text="$$s : C input is used in MULT with $$s = $$s but different from its output ALU $$s whose C input is used with $$s = $$s (no merging).\n"/>
	<msg uid="1054" type="Warning" level="2" text="$$s : C input is used in MULT with $$s = $$s but different from its output ALU $$s whose C input is used with $$s = $$sxxxxxxxxx (no merging).\n"/>
	<msg uid="1055" type="Warning" level="2" text="$$s : C input is used in PRADD with $$s = $$s and merge it to MULT $$s property $$s whose C input is not used.\n"/>
	<msg uid="1056" type="Warning" level="2" text="$$s : C input is used in PRADD with $$s = $$s and merge it to ALU $$s property $$s whose C input is not used.\n"/>
	<msg uid="1057" type="Warning" level="2" text="$$s : C input is used in PRADD with $$s = $$s but different from its related ALU $$s whose C input is used with $$s = $$s (no merging).\n"/>
	<msg uid="1058" type="Warning" level="2" text="$$s : C input is used in PRADD with $$s = $$s but different from its related ALU $$s whose C input is used with $$s = $$sxxxxxxxxx (no merging).\n"/>
	<msg uid="1059" type="Warning" level="2" text="$$s : C input is used in ALU with $$s = $$s and merge it to MULT $$s property $$s whose C input is not used.\n"/>
	<msg uid="1060" type="Warning" level="2" text="$$s : C input is used in ALU with $$s = $$s and merge it to PRADD $$s property $$s whose C input is not used.\n"/>
	<msg uid="1061" type="Warning" level="2" text="$$s : C input is used in ALU with $$s = $$sxxxxxxxxx and merge it to MULT $$s property $$s whose C input is not used.\n"/>
	<msg uid="1062" type="Warning" level="2" text="$$s : C input is used in ALU with $$s = $$sxxxxxxxxx and merge it to PRADD $$s property $$s whose C input is not used.\n"/>
	<msg uid="1063" type="Error" text="Unable to convert DSP properties from ECP3 to ECP5U.\n"/>
	<msg uid="1064" type="Error" text="Sapphire DSP mapper is not supported yet.\n"/>
	<msg uid="1065" type="Error" text="Error: cannot convert properties from ECP3 to ECP5U.\n"/>
	<msg uid="1066" type="Error" text="$$s : pin $$s has no driver.\n  Possible causes are (1) redundant logic or (2) undriven input.\n"/>
	<msg uid="1067" type="Error" text="$$s : pin $$s has multiple sources.\n"/>
	<msg uid="1068" type="Error" text="$$s : value $$s for property $$s is not allowed.\n"/>
	<msg uid="1069" type="Error" text="$$s : no reset source for $$s.\n"/>
	<msg uid="1070" type="Error" text="$$s : cannot be tie-hi for $$s.\n"/>
	<msg uid="1071" type="Error" text="$$s : no reset source for $$s.\n"/>
	<msg uid="1072" type="Error" text="$$s : no clock. Enable source for $$s.\n"/>
	<msg uid="1073" type="Error" text="$$s : cannot be tie-low for $$s.\n"/>
	<msg uid="1074" type="Error" text="$$s : no clock. Enable Source for $$s.\n"/>
	<msg uid="1075" type="Error" text="$$s : no clock source for $$s.\n"/>
	<msg uid="1076" type="Error" text="$$s : MA/MB port $$s has no driver.\n"/>
	<msg uid="1077" type="Error" text="$$s : port $$s cannot be tie-low/tie-hi because MA/MB ports of ALU54/ALU24 are hardwired ports. (hardware limitation)\n"/>
	<msg uid="1078" type="Error" text="$$s : SRIA Pin $$s is not connected but the SOURCEA is statically connected to VCC(Serial Input)\n"/>
	<msg uid="1079" type="Error" text="$$s : SRIA cannot be tied high. (hardware limitation)\n"/>
	<msg uid="1080" type="Error" text="$$s : Input A Pin $$s is not connected but the SOURCEA is statically connected to GND(Parallel Input)\n"/>
	<msg uid="1081" type="Error" text="$$s : SRIB Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is B_SHIFT or C_SHIFT and the SOURCEB pin is statically connected to VCC(Serial Input).\n"/>
	<msg uid="1082" type="Error" text="$$s : SRIB cannot be tied high. (hardware limitation)\n"/>
	<msg uid="1083" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is B_C_DYNAMIC and the SOURCEB pin is statically connected to VCC(Parallel C Input).\n"/>
	<msg uid="1084" type="Error" text="$$s : Input B Pin $$s is not connected in highspeed mode.\n"/>
	<msg uid="1085" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is HIGHSPEED.\n"/>
	<msg uid="1086" type="Error" text="$$s : Input B Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is B_SHIFT or B_C_DYNAMIC and the SOURCEB pin is statically connected to GND(Parallel B Input).\n"/>
	<msg uid="1087" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is C_SHIFT and the SOURCEB pin is statically connected to GND(Parallel C Input).\n"/>
	<msg uid="1088" type="Error" text="$$s : Input B Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is B_SHIFT or B_C_DYNAMIC and the SOURCEB pin is connected to a live signal.\n"/>
	<msg uid="1089" type="Error" text="$$s : SRIB Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is B_SHIFT or C_SHIFT and the SOURCEB pin is connected to a live signal.\n"/>
	<msg uid="1090" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEB_MODE of MULT18X18D/MULT9X9D is C_SHIFT or B_C_DYNAMIC and the SOURCEB pin is connected to a live signal.\n"/>
	<msg uid="1091" type="Error" text="$$s : $$s property value must be 17-bit binary data prefixed with '0b'.\n"/>
	<msg uid="1092" type="Warning" level="2" text="$$s : $$s property value is not the same as the input PRADD $$s ($$s) and output ALU $$s ($$s) when their $$s is all NONE.\n"/>
	<msg uid="1093" type="Warning" level="2" text="$$s : $$s property value is not the same as the input PRADD $$s ($$s) when their $$s is both NONE.\n"/>
	<msg uid="1094" type="Warning" level="2" text="$$s : $$s property value is not the same as the output ALU $$s ($$s) when their $$s is all NONE.\n"/>
	<msg uid="1095" type="Error" text="$$s : SRIA Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is A_SHIFT or C_SHIFT and the SOURCEA pin is statically connected to VCC (Serial Input).\n"/>
	<msg uid="1096" type="Error" text="$$s : SRIA cannot be tied low if used. (hardware limitation)\n"/>
	<msg uid="1097" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is A_C_DYNAMIC and the SOURCEA pin is statically connected to VCC (Parallel C Input).\n"/>
	<msg uid="1098" type="Error" text="$$s : Input A Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is HIGHSPEED.\n"/>
	<msg uid="1099" type="Error" text="$$s : Input A Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is A_SHIFT or A_C_DYNAMIC and the SOURCEA pin is statically connected to GND(Parallel A Input).\n"/>
	<msg uid="1100" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is C_SHIFT and the SOURCEA pin is statically connected to GND(Parallel A Input).\n"/>
	<msg uid="1101" type="Error" text="$$s : Input A Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is A_SHIFT and the SOURCEA pin is connected to a live signal.\n"/>
	<msg uid="1102" type="Error" text="$$s : SRIA Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is A_SHIFT and the SOURCEA pin is connected to a live signal.\n"/>
	<msg uid="1103" type="Error" text="$$s : SRIA cannot be tied low when used. (hardware limitation)\n"/>
	<msg uid="1104" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is C_SHIFT and the SOURCEA pin is connected to a live signal.\n"/>
	<msg uid="1105" type="Error" text="$$s : SRIB Pin $$s must be connected when SOURCEB_MODE of PRADD18A/PRADD9A is SHIFT.\n"/>
	<msg uid="1106" type="Error" text="$$s : SRIB cannot be tied low when used. (hardware limitation)\n"/>
	<msg uid="1107" type="Error" text="$$s : B Pin $$s must be connected when SOURCEB_MODE of PRADD18A/PRADD9A is PARALLEL.\n"/>
	<msg uid="1108" type="Error" text="$$s : SRI input $$s is not corresponding output from SRO.\n"/>
	<msg uid="1109" type="Error" text="$$s : shift pin $$s must be only driven by $$s (hardware limitation).\n"/>
	<msg uid="1110" type="Error" text="$$s : DSP component type is different from its driver $$s in the shift chain on $$s.\n"/>
	<msg uid="1111" type="Error" text="$$s : pin $$s shares the same signal with other SRI pin. (infeasible in hardware)\n"/>
	<msg uid="1112" type="Error" text="$$s : pin $$s has mixed input with other SRI pin. (infeasible in hardware)\n"/>
	<msg uid="1113" type="Error" text="$$s : SRO net $$s on pin $$s cannot have more than 1 driver. (illegal netlist)\n"/>
	<msg uid="1114" type="Error" text="$$s : pin $$s cannot drive SRI pin of itself (hardware limitation)\n"/>
	<msg uid="1115" type="Error" text="$$s : pin $$s cannot drive non-SRI pin $$s on DSP component $$s. (hardware limitation)\n"/>
	<msg uid="1116" type="Error" text="$$s : pin $$s drives more than 1 SRI pin. (infeasible in hardware)\n"/>
	<msg uid="1117" type="Error" text="$$s : SRIA and SRIB cannot be driven by the same component for pre-adder.\n"/>
	<msg uid="1118" type="Error" text="$$s : SRIA and SRIB must be driven by the same component for multiplier.\n"/>
	<msg uid="1119" type="Error" text="$$s : length of shift chain $$d exceeds the device limit of $$d.\n"/>
	<msg uid="1120" type="Error" text="$$s : pin $$s cannot connect to FPGA comp $$s. (hardware limitation)\n"/>
	<msg uid="1121" type="Error" text="$$s : ALU54 input pin $$s has no driver.\n"/>
	<msg uid="1122" type="Error" text="$$s : MA cannot have $$s property set to TRUE when connected to a MULT18 component.\n"/>
	<msg uid="1123" type="Error" text="$$s : input pin $$s grounded conflicts with other CIN floating. (hardware limitation)\n"/>
	<msg uid="1124" type="Error" text="$$s : input pin $$s cannot be tied high. (hardware limitation)\n"/>
	<msg uid="1125" type="Error" text="$$s : input pin $$s cannot be floating. (hardware limitation)\n"/>
	<msg uid="1126" type="Error" text="$$s : input pin $$s has multiple sources.\n"/>
	<msg uid="1127" type="Error" text="$$s ALU $$s pin must be driven by another ALU R output pin or grounded. (hardware limitation)\n"/>
	<msg uid="1128" type="Error" text="$$s : length of cascaded chain $$d exceeds the device limit of $$d.\n"/>
	<msg uid="1129" type="Error" text="Unable to find $$s property for ALU54 $$s.\n"/>
	<msg uid="1130" type="Error" text="$$s property for ALU54 $$s can only be DISABLED.\n"/>
	<msg uid="1131" type="Warning" level="2" text="$$s: If you are using this cascaded ALU54 with MULT9 mode to implement (A0*B0 - A1*B1) + (A2*B2 - A3*B3), it may not work.\n"/>
	<msg uid="1132" type="Error" text="$$s : $$s pin must connect to $$s pin of preceding ALU in cascaded ALUs. (hardware limitation)\n"/>
	<msg uid="1133" type="Error" text="$$s : $$s pin can only drive $$s pin of another ALU. (hardware limitation)\n"/>
	<msg uid="1134" type="Error" text="$$s : MULT output pin ROA must be floating when output P drives C input of ALU.\n"/>
	<msg uid="1135" type="Error" text="$$s : MULT output pin $$s cannot connect to ALU54 input pin $$s.\n"/>
	<msg uid="1136" type="Error" text="$$s : MULT output pin P cannot connect more than 1 pin when it's driving ALU. (hardware limitation)\n"/>
	<msg uid="1137" type="Error" text="$$s : MULT output pin $$s cannot connect to ALU54 input pin $$s. (hardware limitation)\n"/>
	<msg uid="1138" type="Error" text="$$s : ALU54 must have MULT9_MODE property set ENABLED when linking to MULT9\n"/>
	<msg uid="1139" type="Error" text="$$s :1. MULT18 output pin $$s cannot connect to ALU24 input pin $$s.\n"/>
	<msg uid="1140" type="Error" text="$$s : MULT output pin $$s cannot connect to ALU24 input pin $$s. (hardware limitation, spidx = $$d, tpidx = $$d)\n"/>
	<msg uid="1141" type="Error" text="$$s :3. MULT output pin $$s cannot connect to ALU24 input pin $$s. (hardware limitation)\n"/>
	<msg uid="1142" type="Error" text="$$s : MULT18 output pin $$s cannot connect to ALU54 input pin $$s. (hardware limitation)\n"/>
	<msg uid="1143" type="Error" text="$$s : MULT9 output pin $$s cannot connect to ALU54 input pin $$s. (hardware limitation)\n"/>
	<msg uid="1144" type="Error" text="$$s : MULT output pin $$s cannot connect to input pin $$s of comp. $$s. (hardware limitation)\n"/>
	<msg uid="1145" type="Error" text="$$s : ALU input pin $$s can only have one source.\n"/>
	<msg uid="1146" type="Error" text="$$s : ALU54 input pin $$s cannot connect to output pin $$s of comp. $$s. It must connect to the ROA/ROB outpit of MULT18 component. (hardware limitation)\n"/>
	<msg uid="1147" type="Error" text="$$s : ALU24 input pin $$s cannot connect to output pin $$s of comp. $$s. (hardware limitation)\n"/>
	<msg uid="1148" type="Error" text="$$s : ALU input pin $$s cannot connect to output pin $$s of comp. $$s. (hardware limitation)\n"/>
	<msg uid="1149" type="Error" text="$$s : ALU54 A and MA input come from different MULT18. (hardware violation)\n"/>
	<msg uid="1150" type="Error" text="$$s : ALU54 B and MB input come from different MULT18. (hardware violation)\n"/>
	<msg uid="1151" type="Error" text="$$s : ALU54 A low and MA low input come from different MULT9. (hardware violation)\n"/>
	<msg uid="1152" type="Error" text="$$s : ALU54 A high and MA high input come from different MULT9. (hardware violation)\n"/>
	<msg uid="1153" type="Error" text="$$s : ALU54 B low and MB low input come from different MULT9. (hardware violation)\n"/>
	<msg uid="1154" type="Error" text="$$s : ALU54 B high and MB high input come from different MULT9. (hardware violation)\n"/>
	<msg uid="1155" type="Error" text="$$s : ALU54 input pin $$s can only have one source.\n"/>
	<msg uid="1156" type="Error" text="$$s : ALU54 input pin $$s cannot connect to MULT18 output pin $$s. The pin connections are not in order. (hardware limitation)\n"/>
	<msg uid="1157" type="Error" text="$$s : ALU54 input pin $$s cannot connect to MULT9 output pin $$s. (hardware limitation)\n"/>
	<msg uid="1158" type="Error" text="$$s : ALU24 input pin $$s has to be tied low or high.\n"/>
	<msg uid="1159" type="Error" text="$$s : ALU54 with internal feedback must use output pipeline register.\n"/>
	<msg uid="1160" type="Error" text="$$s : ALU54 input pin $$s signal cannot extend into pin $$s for sign extension.\n"/>
	<msg uid="1161" type="Error" text="$$s : ALU54 input pin $$s must have cascaded driver.\n"/>
	<msg uid="1162" type="Error" text="$$s : $$s pin must connect to $$s pin of preceding ALU since CIN shift18R is selected.\n"/>
	<msg uid="1163" type="Error" text="$$s : ALU54 input pin $$s has multiple sources.\n"/>
	<msg uid="1164" type="Error" text="$$s : ALU54 has to be cascaded when CIN shift18R is selected.\n"/>
	<msg uid="1165" type="Error" text="$$s : AMUX feeding MULT18 $$s cannot be bypassed when OP[1:0] = 01.\n"/>
	<msg uid="1166" type="Error" text="$$s : AMUX feeding MULT18 $$s must be bypassed when OP[1:0] = 10.\n"/>
	<msg uid="1167" type="Error" text="$$s : BMUX feeding MULT18 $$s cannot be bypassed when OP[3:2] = 00, 01, or 0x.\n"/>
	<msg uid="1168" type="Error" text="$$s : BMUX feeding MULT18 $$s must be bypassed when OP[3:2] = 10.\n"/>
	<msg uid="1169" type="Error" text="$$s : ALU54 cannot have $$s.$$s output driving MA input. The MA input can only be driven by P output of MULT18. (hardware limitation)\n"/>
	<msg uid="1170" type="Error" text="$$s : ALU54 cannot have $$s as MA input. The MA input can only be driven by P output of MULT18. (hardware limitation)\n"/>
	<msg uid="1171" type="Error" text="$$s : ALU54 cannot have $$s.$$s output driving MB input. The MB input can only be driven by P output of MULT18. (hardware limitation)\n"/>
	<msg uid="1172" type="Error" text="$$s : ALU54 cannot have $$s as MB input. The MB input can only be driven by P output of MULT18. (hardware limitation)\n"/>
	<msg uid="1173" type="Error" text="$$s : ALU54 input MULTs must be of the same type.\n"/>
	<msg uid="1174" type="Error" text="$$s : ALU24 cannot have $$s.$$s output driving MA input. The MA input can only be driven by P output of MULT9. (hardware limitation)\n"/>
	<msg uid="1175" type="Error" text="$$s : ALU24 cannot have $$s as MA input. The MA input can only be driven by P output of MULT9. (hardware limitation)\n"/>
	<msg uid="1176" type="Error" text="$$s : ALU24 cannot have $$s.$$s output driving MB input. The MB input can only be driven by P output of MULT9. (hardware limitation)\n"/>
	<msg uid="1177" type="Error" text="$$s : ALU24 cannot have $$s as MB input. The MB input can only be driven by P output of MULT9. (hardware limitation)\n"/>
	<msg uid="1178" type="Error" text="$$s : ALU24 input MULTs must be of the same type.\n"/>
	<msg uid="1179" type="Error" text="$$s : pin $$s must be driven by MULT18/MULT9 output $$s in net $$s. (hardware limitation)\n"/>
	<msg uid="1180" type="Error" text="$$s : Net $$s cannot have more than one driver or more than one load since it's driven by SIGNEDP output of MULT18/MULT9. (hardware limitation)\n"/>
	<msg uid="1181" type="Error" text="$$s : pin $$s must be floating in net $$s. (hardware requirement)\n"/>
	<msg uid="1182" type="Error" text="$$s : pin $$s must drive ALU input $$s in net $$s. (hardware requirement)\n"/>
	<msg uid="1183" type="Error" text="$$s : pin $$s can only drive ALU input $$s or $$s in net $$s. (hardware requirement)\n"/>
	<msg uid="1184" type="Error" text="$$s : bypassed MULT must connect to ALU54.\n"/>
	<msg uid="1185" type="Error" text="$$s : bypassed MULT cannot have pin $$s floating.\n"/>
	<msg uid="1186" type="Error" text="$$s : PRADD18 output $$s must connect to MULT18X18. (hardware constraint)\n"/>
	<msg uid="1187" type="Error" text="$$s : PRADD9 output $$s must connect to MULT9X9. (hardware constraint)\n"/>
	<msg uid="1188" type="Error" text="$$s : DSP pre-adder output $$s must connect to input $$s of DSP multiplier. (hardware constraint)\n"/>
	<msg uid="1189" type="Error" text="$$s : DSP pre-adder output $$s cannot connect to input $$s of DSP multiplier. (hardware constraint)\n"/>
	<msg uid="1190" type="Error" text="$$s : DSP pre-adder data output $$s must connect to DSP multiplier. (hardware constraint)\n"/>
	<msg uid="1191" type="Error" text="$$s : PRADD on left side of ALU cannot have $$s property set to TRUE.\n"/>
	<msg uid="1192" type="Error" text="$$s : PRADD and the connected MULT must have the same $$s property value.\n"/>
	<msg uid="1193" type="Error" text="$$s : $$s$$d pin (net $$s) of PRADD must have the same signal as connecting MULT's $$s$$d pin (net $$s) when used.\n"/>
	<msg uid="1194" type="Error" text="$$s : $$s$$d input pin of PRADD connecting to MULT must have the same driver as MULT's $$s$$d input pin if connected.\n"/>
	<msg uid="1195" type="Error" text="$$s : PRADD on left side of ALU must have the $$s property value DISABLED.\n"/>
	<msg uid="1196" type="Error" text="$$s : PRADD on right side of ALU must have the $$s property value SHIFT or SHIFT_BYPASS.\n"/>
	<msg uid="1197" type="Error" text="$$s : ALU $$s input pin must be driven by the $$s output pin of itself or next ALU in the cascaded chain.\n"/>
	<msg uid="1198" type="Error" text="$$s : When ALU $$s$$d input pin is legally driven, its $$s property value cannot be NONE.\n"/>
	<msg uid="1199" type="Error" text="$$s : ALU $$s input pin must be driven by the corresponding $$s$$d output pin. Pin index did not match.\n"/>
	<msg uid="1200" type="Error" text="$$s : ALU output pin $$s and $$s cannot connect to FPGA fabric in the same time. (hardware limitation)\n"/>
	<msg uid="1201" type="Error" text="$$s : $$s property value must be 26-bit binary data prefixed with '0b'.\n"/>
	<msg uid="1202" type="Error" text="$$s : $$s property value must be 8-bit binary data prefixed with '0b'.\n"/>
	<msg uid="1203" type="Error" text="$$s : When ALU54 $$s property value is not NONE, its $$s property value must be NONE.\n"/>
	<msg uid="1204" type="Error" text="$$s : When ALU54 $$s pin is used, its $$s/RST property value must be the same as $$s/RST and $$s/RST property value.\n"/>
	<msg uid="1205" type="Error" text="$$s : When ALU24/54 $$s property value is not NONE, the $$s property value of its left MULT9/18 must be NONE.\n"/>
	<msg uid="1206" type="Error" text="$$s : When ALU24/54 $$s property value is not NONE, the $$s property value of its left MULT9/18 must be the same as the $$s property value of ALU24/54.\n"/>
	<msg uid="1207" type="Error" text="$$s : When ALU24/54 $$s property value is not NONE, the $$s property value of its related left PRADD9/18 must be NONE.\n"/>
	<msg uid="1208" type="Error" text="$$s : When ALU24/54 $$s property value is not NONE, the $$s property value of its right MULT9/18 must be NONE.\n"/>
	<msg uid="1209" type="Error" text="$$s : When ALU24/54 $$s property value is not NONE, the $$s property value of its right MULT9/18 must be the same as the $$s property value of ALU24/54.\n"/>
	<msg uid="1210" type="Error" text="$$s : When ALU24/54 $$s property value is not NONE, the $$s property value of its related right PRADD9/18 must be NONE.\n"/>
	<msg uid="1211" type="Error" text="$$s : ALU54 property $$s value $$s conflicts with its input MULT18 $$s property $$s value $$s.\n"/>
	<msg uid="1212" type="Error" text="$$s : MULT18 property $$s value $$s conflicts with its input PRADD18 $$s property $$s value $$s.\n"/>
	<msg uid="1213" type="Error" text="$$s : ALU54 property $$s value $$s conflicts with its input MULT9 $$s property $$s value $$s.\n"/>
	<msg uid="1214" type="Error" text="$$s : MULT9 property $$s value $$s conflicts with its input PRADD9 $$s property $$s value $$s.\n"/>
	<msg uid="1215" type="Error" text="$$s : ALU24 property $$s value $$s conflicts with its input MULT9 $$s property $$s value $$s.\n"/>
	<msg uid="1216" type="Error" text="$$s : $$s property value '$$s$$d' of MULT on the left of ALU54 must be the same as ALU's $$s property value '$$s$$d'.\n"/>
	<msg uid="1217" type="Error" text="$$s : $$s$$d pin (net $$s) of MULT on the left of ALU54 must have the same signal as ALU's $$s$$d pin (net $$s) when used.\n"/>
	<msg uid="1218" type="Error" text="$$s : $$s property value '$$s$$d' of MULT on the right of ALU54 must be the same as ALU's $$s property value '$$s$$d'.\n"/>
	<msg uid="1219" type="Error" text="$$s : $$s$$d pin (net $$s) of MULT on the right of ALU54 must have the same signal as ALU's $$s$$d pin (net $$s) when used.\n"/>
	<msg uid="1220" type="Error" text="$$s : $$s property value of MULT cannot be NONE when connecting from $$s output of another MULT.\n"/>
	<msg uid="1221" type="Error" text="$$s : $$s property value of ALU54 cannot be NONE when connecting from $$s output of another MULT.\n"/>
	<msg uid="1222" type="Error" text="$$s : $$s output of MULT cannot connect to $$s input of MULT or PRADD.\n"/>
	<msg uid="1223" type="Error" text="$$s : $$s output of MULT cannot drive $$s of MULT or PRADD.\n"/>
	<msg uid="1224" type="Error" text="$$s : $$s output of MULT cannot connect to $$s input of ALU54.\n"/>
	<msg uid="1225" type="Error" text="$$s : $$s output of MULT cannot drive $$s of ALU54.\n"/>
	<msg uid="1226" type="Error" text="$$s : When $$s output connected, $$s input of MULT cannot connect to $$s output of another MULT.\n"/>
	<msg uid="1227" type="Error" text="$$s : $$s output of MULT cannot be connected when its $$s input connects to $$s output of another MULT.\n"/>
	<msg uid="1228" type="Error" text="$$s : $$s$$d input pin of MULT on the left of ALU54 must have the same signal as ALU's $$s$$d input pin if used and connected.\n"/>
	<msg uid="1229" type="Error" text="$$s : $$s$$d input pin of MULT on the right of ALU54 must have the same signal as ALU's $$s$$d input pin if used and connected.\n"/>
	<msg uid="1230" type="Error" text="$$s : $$s$$d input pin of PRADD on the left of ALU54 must have the same signal as ALU's $$s$$d input pin if used and connected.\n"/>
	<msg uid="1231" type="Error" text="$$s : $$s$$d input pin of PRADD on the right of ALU54 must have the same signal as ALU's $$s$$d input pin if used and connected.\n"/>
	<msg uid="1232" type="Error" text="$$s : MULT $$s attribute value cannot be NONE when running high speed operation.\n"/>
	<msg uid="1233" type="Error" text="$$s : PRADD $$s attribute value cannot be NONE when running high speed operation.\n"/>
	<msg uid="1234" type="Error" text="$$s : MULT $$s attribute value $$s cannot be different from $$s attribute value $$s of connected PRADD $$s when both run high speed operation.\n"/>
	<msg uid="1235" type="Error" text="$$s : MULT property $$s value $$s conflicts with its input PRADD $$s property $$s value $$s.\n"/>
	<msg uid="1236" type="Warning" level="2" text="$$s : OPCODEOP0 pipe not consistent with Single Clock cycle C0 input data pipe.\n"/>
	<msg uid="1237" type="Warning" level="2" text="$$s : OPCODEOP0 pipe not consistent with non-pipelined C0 input.\n"/>
	<msg uid="1238" type="Warning" level="2" text="$$s : OPCODEOP1 pipe not consistent with Single Clock cycle C0 input data pipe.\n"/>
	<msg uid="1239" type="Warning" level="2" text="$$s : OPCODEOP1 pipe not consistent with non-pipelined C0 input.\n"/>
	<msg uid="1240" type="Warning" level="2" text="$$s : OPCODEIN pipe not consistent with Single Clock cycle C0 input data pipe.\n"/>
	<msg uid="1241" type="Warning" level="2" text="$$s : OPCODEIN pipe not consistent with non-pipelined C0 input.\n"/>
	<msg uid="1242" type="Warning" level="2" text="$$s : OPCODEOP0 pipe not consistent with Single Clock cycle C1 input data pipe.\n"/>
	<msg uid="1243" type="Warning" level="2" text="$$s : OPCODEOP0 pipe not consistent with non-pipelined C1 input.\n"/>
	<msg uid="1244" type="Warning" level="2" text="$$s : OPCODEOP1 pipe not consistent with Single Clock cycle C1 input data pipe.\n"/>
	<msg uid="1245" type="Warning" level="2" text="$$s : OPCODEOP1 pipe not consistent with non-pipelined C1 input.\n"/>
	<msg uid="1246" type="Warning" level="2" text="$$s : OPCODEIN pipe not consistent with Single Clock cycle C1 input data pipe.\n"/>
	<msg uid="1247" type="Warning" level="2" text="$$s : OPCODEIN pipe not consistent with non-pipelined C1 input.\n"/>
	<msg uid="1248" type="Warning" level="2" text="$$s : data pipe not consistent with 2 clock cycle OPCODEOP0 pipe.\n"/>
	<msg uid="1249" type="Warning" level="2" text="$$s : data pipe not consistent with 1 clock cycle OPCODEOP0 pipe.\n"/>
	<msg uid="1250" type="Warning" level="2" text="$$s : A/B data pipe not consistent with non-pipelined OPCODEOP0 control.\n"/>
	<msg uid="1251" type="Warning" level="2" text="$$s : data pipe not consistent with 2 clock cycle OPCODEOP1 pipe.\n"/>
	<msg uid="1252" type="Warning" level="2" text="$$s : data pipe not consistent with 1 clock cycle OPCODEOP1 pipe.\n"/>
	<msg uid="1253" type="Warning" level="2" text="$$s : A/B data pipe not consistent with non-pipelined OPCODEOP1 control.\n"/>
	<msg uid="1254" type="Warning" level="2" text="$$s : data pipe not consistent with 2 clock cycle OPCODEIN pipe.\n"/>
	<msg uid="1255" type="Warning" level="2" text="$$s : data pipe not consistent with 1 clock cycle OPCODEIN pipe.\n"/>
	<msg uid="1256" type="Warning" level="2" text="$$s : A/B data pipe not consistent with non-pipelined OPCODEIN control.\n"/>
	<msg uid="1257" type="Warning" level="2" text="$$s : data pipe not consistent with 2 clock cycle ADDNSUB pipe.\n"/>
	<msg uid="1258" type="Warning" level="2" text="$$s : data pipe not consistent with 1 clock cycle ADDNSUB pipe.\n"/>
	<msg uid="1259" type="Warning" level="2" text="$$s : A/B data pipe not consistent with non-pipelined ADDNSUB control.\n"/>
	<msg uid="1260" type="Warning" level="2" text="$$s : Shift input is used but SRI input is grounded.\n"/>
	<msg uid="1261" type="Warning" level="2" text="$$s : property $$s is undefined in cell model and will be ignored by DSP mapper.\n"/>
	<msg uid="1262" type="Warning" level="2" text="$$s : $$s pin is used but grounded with limited hardware implementation. (Changing opcode to use CMUX internal grounding should be better.)\n"/>
	<msg uid="1263" type="Warning" level="2" text="$$s &amp; $$s SIGNEDA pins should have the same source for shift chained MULTs.\n"/>
	<msg uid="1264" type="Warning" level="2" text="$$s &amp; $$s SIGNEDB pins should have the same source for shift chained MULTs.\n"/>
	<msg uid="1265" type="Warning" level="2" text="$$s input connection of ALU54 $$s is useless and will be removed.\n"/>
	<msg uid="1266" type="Warning" level="2" text="$$s : PIPELINE register and A/B input register may need to share the same controls.\n"/>
	<msg uid="1267" type="Warning" level="2" text="$$s : PIPELINE register and A input register may need to share the same controls.\n"/>
	<msg uid="1268" type="Warning" level="2" text="$$s : PIPELINE register and B input register may need to share the same controls.\n"/>
	<msg uid="1269" type="Warning" level="2" text="$$s : OUTPUT register and A/B input register may need to share the same controls.\n"/>
	<msg uid="1270" type="Warning" level="2" text="$$s : OUTPUT register and A input register may need to share the same controls.\n"/>
	<msg uid="1271" type="Warning" level="2" text="$$s : OUTPUT register and B input register may need to share the same controls.\n"/>
	<msg uid="1272" type="Warning" level="2" text="$$s : PIPELINE register and OUTPUT register may need to share the same controls.\n"/>
	<msg uid="1273" type="Error" text="Software cannot find device DSP row number for SRI grounding DRC.\n"/>
	<msg uid="1274" type="Error" text="The number MULT18/MULT9 with Shift Inputs connected to GND exceeds the device limit.\n"/>
	<msg uid="1275" type="Error" text="The number PRADD18/PRADD9 with Shift Inputs connected to GND exceeds the device limit.\n"/>
	<msg uid="1276" type="Error" text="Software cannot find device DSP row number for CIN grounding DRC.\n"/>
	<msg uid="1277" type="Error" text="The number ALU54/ALU24 with Cascaded Inputs connected to GND exceeds the device limit.\n"/>
	<msg uid="1278" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of DSP comp. $$s in signal $$s for C0/C1 input register.\n"/>
	<msg uid="1279" type="Error" text="$$s : cannot be converted from ECP3 mode since $$s setting (single-edge pipeline register) has conflict with other double-edge pipeline registers due to hardware limitation.\n"/>
	<msg uid="1280" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of DSP comp. $$s in signal $$s for C1 input register.\n"/>
	<msg uid="1281" type="Error" text="$$s : cannot be converted from ECP3 mode since $$s and $$s have different settings.\n"/>
	<msg uid="1282" type="Warning" level="2" text="Moving pin $$s$$d to $$s$$d of DSP comp. $$s in signal $$s for C0 input register.\n"/>
	<msg uid="1283" type="Warning" level="2" text="Netlist has mixed ECP3 and ECP5U DSP primitives, which may not be legally converted. Only pure ECP3 DSP netlist can be legally converted. Convert and proceed at user's own risk.\n"/>
	<msg uid="1284" type="Warning" level="2" text="$$s : property $$s = $$s has the $$s property value ENABLED on single-edge register.\n"/>
	<msg uid="1285" type="Error" text="MULT9 $$s and $$s $$s input registers must share the same controls.\n"/>
	<msg uid="1286" type="Error" text="MULT9 $$s, $$s, &amp; $$s $$s input registers must share the same controls.\n"/>
	<msg uid="1287" type="Error" text="MULT9 $$s, $$s, $$s, &amp; $$s $$s input registers must share the same controls.\n"/>
	<msg uid="1288" type="Warning" level="2" text="MULT18 $$s and $$s $$s input registers should share the same controls.\n"/>
	<msg uid="1289" type="Warning" level="2" text="MULT18 $$s and $$s $$s input registers should be both ON or both OFF.\n"/>
	<msg uid="1290" type="Error" text="$$s : ALU input MULTs shift chain must follow the chain order.\n"/>
	<msg uid="1291" type="Error" text="$$s : input A &amp; B register must share the same control in MULT_BYPASS mode when input is pipelined.\n"/>
	<msg uid="1292" type="Warning" level="2" text="$$s : input A &amp; B register have different control in MULT_BYPASS mode when input is pipelined.\n"/>
	<msg uid="1293" type="Warning" level="2" text="$$s : output 0 &amp; 1 register should share the same control in MULT_BYPASS mode when output is pipelined.\n"/>
	<msg uid="1294" type="Error" text="$$s : output 0 &amp; 1 register must be selected together in MULT_BYPASS mode when output is pipelined.\n"/>
	<msg uid="1295" type="Error" text="$$s : input A &amp; B register must be selected together in MULT_BYPASS mode when input is pipelined.\n"/>
	<msg uid="1296" type="Warning" level="2" text="$$s : input A &amp; B register selections are different in MULT_BYPASS mode.\n"/>
	<msg uid="1297" type="Warning" level="2" text="$$s : OUTPUT0 &amp; OUTPUT1 register should use the same controls when selected.\n"/>
	<msg uid="1298" type="Warning" level="2" text="$$s : OUTPUT0 &amp; OUTPUT1 register should use the same controls as input A or B when selected.\n"/>
	<msg uid="1299" type="Warning" level="2" text="$$s : OUTPUT0 register should use the same controls as input A or B of MULT $$s when selected.\n"/>
	<msg uid="1300" type="Warning" level="2" text="$$s : OUTPUT1 register should use the same controls as input A or B of MULT $$s when selected.\n"/>
	<msg uid="1301" type="Warning" level="2" text="$$s : FLAG register should use the same controls as input A or B of MULT $$s when selected.\n"/>
	<msg uid="1302" type="Warning" level="2" text="$$s : OUTPUT0 &amp; OUTPUT1 register should use the same controls when output is pipelined.\n"/>
	<msg uid="1303" type="Warning" level="2" text="$$s : OUTPUT0 &amp; OUTPUT1 register should use the same controls as PIPELINE register of multiplier driving ALU.\n"/>
	<msg uid="1304" type="Warning" level="2" text="$$s : OUTPUT0 register should use the same controls as PIPELINE register of multiplier driving ALU.\n"/>
	<msg uid="1305" type="Warning" level="2" text="$$s : OUTPUT1 register should use the same controls as PIPELINE register of multiplier driving ALU.\n"/>
	<msg uid="1306" type="Warning" level="2" text="$$s : FLAG register should use the same controls as PIPELINE register of multiplier driving ALU.\n"/>
	<msg uid="1307" type="Warning" level="2" text="$$s : pipeline register should use the same controls as the faster of A/B input registers.\n"/>
	<msg uid="1308" type="Error" text="$$s : output 0 &amp; 1 register must share the same control when output is pipelined.\n"/>
	<msg uid="1309" type="Error" text="$$s : output 0 &amp; 1 register must share the same control with C input when selected.\n"/>
	<msg uid="1310" type="Warning" level="2" text="$$s : output 0 &amp; 1 register and C input register have different controls.\n"/>
	<msg uid="1311" type="Error" text="$$s : output 0 &amp; 1 register must be selected together in MULT_BYPASS mode when output is pipelined."/>
	<msg uid="1312" type="Error" text="$$s : output 0 register must share the same control with C input when selected.\n"/>
	<msg uid="1313" type="Warning" level="2" text="$$s : output 0 register and C input register have different controls.\n"/>
	<msg uid="1314" type="Error" text="$$s : output 1 register must share the same control with C input when selected.\n"/>
	<msg uid="1315" type="Warning" level="2" text="$$s : output 1 register and C input register have different controls.\n"/>
	<msg uid="1316" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input A or B register of MULT9 $$s if selected.\n"/>
	<msg uid="1317" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input A register of MULT9 $$s if selected.\n"/>
	<msg uid="1318" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input B register of MULT9 $$s if selected.\n"/>
	<msg uid="1319" type="Error" text="$$s : opcode register CLK/RST must use the same controls as pipeline register of MULT9 $$s if selected.\n"/>
	<msg uid="1320" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input A or B register of MULT18 $$s if selected.\n"/>
	<msg uid="1321" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input A register of MULT18 $$s if selected.\n"/>
	<msg uid="1322" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input B register of MULT18 $$s if selected.\n"/>
	<msg uid="1323" type="Warning" level="2" text="$$s : opcode pipeline register CLK/RST must use the same controls as pipeline register of MULT18 $$s if selected.\n"/>
	<msg uid="1324" type="Error" text="$$s : Multiplier register $$s must be in sync. with other pipeline or input registers.\n"/>
	<msg uid="1325" type="Warning" level="2" text="MULT18 $$s pipeline register selection is ignored due to bypass mode\n"/>
	<msg uid="1326" type="Warning" level="2" text="MULT18 $$s output register selection is ignored due to bypass mode\n"/>
	<msg uid="1327" type="Warning" level="2" text="Multiplier $$s output register selection is ignored due to conflict with ALU\n"/>
	<msg uid="1328" type="Error" text="Multiplier $$s output register selection must be NONE when driving ALU in non-bypass mode.\n"/>
	<msg uid="1329" type="Warning" level="2" text="$$s : pipeline cycle number between AL/BL MULT9 datapaths are not in sync.\n"/>
	<msg uid="1330" type="Warning" level="2" text="$$s : pipeline cycle number between AH/BH MULT9 datapaths are not in sync.\n"/>
	<msg uid="1331" type="Warning" level="2" text="$$s : PIPELINE register of MULT9 $$s and $$s should use the same controls.\n"/>
	<msg uid="1332" type="Warning" level="2" text="$$s : PIPELINE (AL &amp; BL) register of non-bypassed MULT9s driving ALU should be both ON or both OFF.\n"/>
	<msg uid="1333" type="Warning" level="2" text="$$s : PIPELINE (AH &amp; BH) register of non-bypassed MULT9s driving ALU should be both ON or both OFF.\n"/>
	<msg uid="1334" type="Warning" level="2" text="$$s : output/flag register should be in sync. with one of pipeline or input registers.\n"/>
	<msg uid="1335" type="Error" text="$$s : input registers must share the same controls for MULT9 $$s &amp; $$s.\n"/>
	<msg uid="1336" type="Warning" level="2" text="$$s : pipeline cycle number between A/B MULT18 datapaths are not in sync.\n"/>
	<msg uid="1337" type="Warning" level="2" text="$$s : PIPELINE register of MULT18 $$s and $$s should use the same controls.\n"/>
	<msg uid="1338" type="Warning" level="2" text="$$s : PIPELINE (A &amp; B) register of non-bypassed MULT18s driving ALU should be both ON or both OFF.\n"/>
	<msg uid="1339" type="Error" text="$$s : OPCODEOP0 &amp; OPCODEOP1 input register must use the same controls if selected.\n"/>
	<msg uid="1340" type="Error" text="$$s : OPCODEOP0 &amp; OPCODEOP1 pipeline register must use the same controls if selected.\n"/>
	<msg uid="1341" type="Error" text="ALU54 $$s and $$s input MULT18s must have input or pipeline register sharing the same controls."/>
	<msg uid="1342" type="Warning" level="2" text="$$s : R$$d pin may contain garbage data if ternary 36 bit operation.\n"/>
	<msg uid="1343" type="Warning" level="2" text="$$s : R$$d pin is separation bit and should not be used.\n"/>
	<msg uid="1344" type="Error" text="$$s : property $$s cannot be ENABLED after $$s mode conversion.\n"/>
	<msg uid="1345" type="Error" text="$$s : property $$s cannot be SYNC after $$s mode conversion.\n"/>
	<msg uid="1346" type="Error" text="$$s : property $$s cannot be TRUE after $$s mode conversion.\n"/>
	<msg uid="1347" type="Error" text="$$s : property $$s cannot be DISABLED after $$s mode conversion.\n"/>
	<msg uid="1348" type="Error" text="$$s : property $$s cannot be found."/>
	<msg uid="1349" type="Error" text="ALU54 $$s is regular mode but chained to ALU54 $$s which is MULT9 mode\n."/>
	<msg uid="1350" type="Error" text="ALU54 $$s is MULT9 mode but chained to ALU54 $$s which is regular mode\n."/>
	<msg uid="1351" type="Error" text="$$s : input clock signal of the cluster exceeds DSP slice input capacity of $$d.\n"/>
	<msg uid="1352" type="Warning" level="2" text="$$s : input signal $$s exceeds DSP block input capacity of $$d.\n"/>
	<msg uid="1353" type="Error" text="RIPPLE mode primitives are not supported in the given device.\nPlease use CCU2 mode primitive instead.\n"/>
	<msg uid="1354" type="Error" text="LATCH mode primitives are not supported in the given device.\n"/>
	<msg uid="1355" type="Error" text="Error(s) in PIO control signal(s). Check your design carefully."/>
	<msg uid="1356" type="Error" text="PIO '$$s' has unsupported I/O TYPE $$s."/>
	<msg uid="1357" type="Error" text="$$s DDR '$$s' has incompatible $$s control with $$s DDR '$$s' of PIO '$$s'."/>
	<msg uid="1358" type="Error" text="$$s DDR '$$s' has incompatible $$s control with $$s Register/Latch '$$s' of PIO '$$s'."/>
	<msg uid="1359" type="Error" text="$$s DDR $$s is not uniquely connected to IO $$s."/>
	<msg uid="1360" type="Error" text="Cannot pack generic DDRs '$$s' and '$$s' in the same external PIO/PIC (port: $$s, iobuf: $$s)."/>
	<msg uid="1361" type="Error" text="Cannot pack memory and generic DDRs '$$s' and '$$s' in the same external PIO/PIC (port: $$s, iobuf: $$s)."/>
	<msg uid="1362" type="Error" text="Incompatible memory DDRs '$$s' and '$$s' cannot be packed in the same external PIO/PIC (port: $$s, iobuf: $$s). Check DDRs intended functionality and/or size."/>
	<msg uid="1363" type="Warning" level="2" text="Incorrect delay value '$$s' specified with DEL_MODE property on IODELAY component $$s. Using default value of 0."/>
	<msg uid="1364" type="Warning" level="2" text="This device does not allow packing DDR and input register in same PIC component. Cannot pack register $$s in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1365" type="Warning" level="2" text="This device does not allow packing DDR and output register in same PIC component. Cannot pack register $$s in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1366" type="Warning" level="2" text="This device does not allow packing IDDR and tristate register in same PIC component. Cannot pack register $$s in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1367" type="Error" text="Cannot pack register '$$s' as tristate register with DDR in external PIO/PIC (port: $$s, iobuf: $$s)."/>
	<msg uid="1368" type="Error" text="Register '$$s' cannot be used as tristate register with ODDRDQS '$$s'. Use a TDDRA component as tristate."/>
	<msg uid="1369" type="Warning" level="2" text="$$s Cannot pack register as tristate register with DDR in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1370" type="Status" text="INFO: Output DDR $$s is replicated for $$s.\n"/>
	<msg uid="1371" type="Status" text="INFO: Tristate DDR $$s is replicated for $$s.\n"/>
	<msg uid="1372" type="Error" text="The $$s component '$$s' CLKI pin is driven by signal '$$s' that is connected to multiple $$s components. The signal '$$s' can drive only a single $$s component. \n"/>
	<msg uid="1373" type="Error" text="The $$s component '$$s' has signal '$$s' on DQSI pin driven by a non-PIO component '$$s'. DQSI pin should be driven by a PIO component. \n"/>
	<msg uid="1374" type="Error" text="The $$s component '$$s' is driven by DQS pad '$$s' that is connected to multiple DQSBUF components. The DQS pad can drive only a single $$s component via the DQSI port. \n"/>
	<msg uid="1375" type="Error" text="The DQSBUF '$$s' PHASE_SHIFT value of '$$s' does not match the DDRDLL '$$s' PHASE_SHIFT value of '$$s'."/>
	<msg uid="1376" type="Error" text="The ECLK pin of $$s component '$$s' should be driven by ECLKSYNC component.\n"/>
	<msg uid="1377" type="Error" text="The output pin DQSR90 of DQSBUF component '$$s' has incorrect connection to component '$$s' via signal '$$s'. The DQSR90 pin can only drive the DQSR90 pin of an IDDRDQ component."/>
	<msg uid="1378" type="Error" text="The output pin DQSW270 of DQSBUF component '$$s' has incorrect connection to component '$$s' via signal '$$s'. The DQSW270 pin can only drive the DQSW270 pin of either ODDRDQ or TDDRDQ components."/>
	<msg uid="1379" type="Error" text="The output pin DQSW of DQSBUF component '$$s' has incorrect connection to component '$$s' via signal '$$s'. The DQSW pin can only drive the DQSW pin of either ODDRDQS or TDDRDQS components."/>
	<msg uid="1380" type="Error" text="The output pin $$s of DQSBUF component '$$s' has incorrect connection to component '$$s' via signal '$$s'. The $$s pin can only drive the $$s pin of an IDDRDQ component."/>
	<msg uid="1381" type="Error" text="The CLK pin of DDRDLL component '$$s' has incorrect signal '$$s' connection. It should be driven by the signal '$$s' that drives the ECLK pin of $$s component '$$s'."/>
	<msg uid="1382" type="Warning" level="2" text="The $$s component '$$s' ECLK pin has no connection.\n"/>
	<msg uid="1383" type="Error" text="The CLK pin of DDRDLL component '$$s' has incorrect signal '$$s' connection. It should be driven by the signal '$$s' that drives the SCLK pin of $$s component '$$s'."/>
	<msg uid="1384" type="Warning" level="2" text="The $$s component '$$s' SCLK pin has no connection.\n"/>
	<msg uid="1385" type="Error" text="$$s component '$$s' must have clock signal driving SCLK port."/>
	<msg uid="1386" type="Error" text="$$s component '$$s' must have clock signal driving ECLK port."/>
	<msg uid="1387" type="Error" text="$$s component '$$s' ECLK signal '$$s' must be driven by ECLKSYNC component output ECLKO port, otherwise ECLK/SCLK domain crossing cannot be guaranteed."/>
	<msg uid="1388" type="Error" text="$$s component '$$s' SCLK signal '$$s' must be driven by CLKDIV component$$s output CDIVX port, otherwise ECLK/SCLK domain crossing cannot be guaranteed."/>
	<msg uid="1389" type="Error" text="$$s component '$$s' ECLK signal '$$s' needs to drive both $$s ECLK and CLKDIV component$$sCLKI ports to guarantee bus synchronization."/>
	<msg uid="1390" type="Error" text="$$s component '$$s' ALIGNWD signal '$$s' needs to drive both $$s ALIGNWD and CLKDIV component$$sALIGNWD ports to perform proper word alignment."/>
	<msg uid="1391" type="Error" text="The DDR component '$$s' is connected to multiple DQSBUF components '$$s' and '$$s'. The DDR should be connected to single DQSBUF component."/>
	<msg uid="1392" type="Error" text="The '$$s' pin of DDR component '$$s' is not connected correctly via signal '$$s'. It should be driven by a signal connected to the '$$s' pin of the appropriate DQSBUF component used with the DDR application being implemented."/>
	<msg uid="1393" type="Error" text="The '$$s' pin of DDR component '$$s' is not connected. It should driven by a signal connected to the '$$s' pin of appropriate DQSBUF component used with the DDR application being implemented."/>
	<msg uid="1394" type="Error" text="The DEL_MODE value on IO DELAY component '$$s' is set to '$$s' that could cause incorrect timing delay for the DDR application. Set DEL_MODE to '$$s' compatible with the DDR application being implemented."/>
	<msg uid="1395" type="Warning" level="2" text="The delay on IO DELAY component '$$s' is set to zero. This could cause incorrect timing delay."/>
	<msg uid="1396" type="Error" text="The CLKDIV '$$s' DIV setting of '$$s' does not match the DDR '$$s' gearing of '$$s'."/>
	<msg uid="1397" type="Error" text="The DQSBUF '$$s' GEARING_MODE value of '$$s' does not match the DDR '$$s' gearing of '$$s'."/>
	<msg uid="1398" type="Error" text="The WRITE_LEVELING value of '$$s' on ODDR '$$s' is invalid.\n"/>
	<msg uid="1399" type="Error" text="The Dynamic Bank Controller BCLVDSOB '$$s' does not have the BANKID property associated with the bank to control."/>
	<msg uid="1400" type="Error" text="The Dynamic Bank Controller BCLVDSOB '$$s' is not driven by a signal connected to the LVDSENI port."/>
	<msg uid="1401" type="Error" text="Invalid BANKID '$$d' on Dynamic Bank Controller BCLVDSOB '$$s'."/>
	<msg uid="1402" type="Error" text="More than one instance of Dynamic Bank Controller component BCLVDSOB with BANKID '$$d' instantiated ($$s, $$s). Only one can be used."/>
	<msg uid="1403" type="Warning" level="2" text="Non-output IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s'. LVDSOB is applicable for LVDS output buffer and will be ignored."/>
	<msg uid="1404" type="Warning" level="2" text="IO component '$$s' of IO_TYPE $$s is combined with instantiated power saving component LVDSOB '$$s'. LVDSOB is not applicable for IO_TYPE $$s and will be ignored."/>
	<msg uid="1405" type="Warning" level="2" text="IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' that has its control signal '$$s' tied to GND. LVDSOB is disabled in this case and will be ignored."/>
	<msg uid="1406" type="Error" text="Output IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' but does not have a BANKID. BANKID is required for LVDSOB control via bank controller."/>
	<msg uid="1407" type="Error" text="BANKID '$$d' on IO component '$$s' is invalid."/>
	<msg uid="1408" type="Error" text="IO component '$$s' LVDS power saving usage is being attempted in 2 ways. One using instantiated LVDSOB '$$s', the other using bank controller BCLVDSOB '$$s'. Use on of the ways to program the LVDS."/>
	<msg uid="1409" type="Error" text="IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' that is missing the control signal to port E."/>
	<msg uid="1410" type="Error" text="IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' with BANKID $$d and control signal '$$s' that causes conflict with bank controller '$$s' with BANKID $$d and control signal '$$s'."/>
	<msg uid="1411" type="Warning" level="2" text="The Dynamic Bank Controller BCLVDSOB '$$s' with BANKID '$$d' does not control any IOs. It will be removed."/>
	<msg uid="1412" type="Warning" level="2" text="Invalid $$s assignment of '$$s' for $$s PIO buffer '$$s' (for $$s port). $$s cannot be assigned to $$s buffers and will be ignored.\n"/>
	<msg uid="1413" type="Error" text="Invalid $$s assignment of '$$s' for $$s PIO buffer '$$s' (for $$s port) of IO TYPE $$s.\n"/>
	<msg uid="1414" type="Error" text="Incompatible IO settings for $$s PIO buffer '$$s' (for $$s port) of IO TYPE $$s.\n"/>
	<msg uid="1415" type="Error" text="Signal CLKI is missing in $$s '$$s'.\n"/>
	<msg uid="1416" type="Error" text="$$s '$$s' output clocks are missing.\n"/>
	<msg uid="1417" type="Error" text="The $$s component '$$s' clock input is connected to signal '$$s' that is driven by OSC component '$$s'. The OSC NOM_FREQ property value of '$$1.2f' has been converted to FREQUENCY preference on the OSC output (PLL clock input). The value of $$1.2fMHz is invalid PLL input frequency and needs to be a valid value of $$1.2f to $$1.2fMHz. Update NOM_FREQ of OSC to a compatible frequency value."/>
	<msg uid="1418" type="Error" text="$$s '$$s' has invalid input frequency FIN value ($$1.2f MHz). Valid values of FIN are $$1.2f to $$1.2f MHz."/>
	<msg uid="1419" type="Warning" level="2" text="Input frequency for $$s component '$$s' not specified. The $$s component should have the input frequency defined by the FREQUENCY preference. Using the default of $$1.2f Mhz in the absence of specified value.\n"/>
	<msg uid="1420" type="Error" text="$$s '$$s' has invalid CLKI divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1421" type="Error" text="$$s '$$s' has invalid CLKFB divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1422" type="Error" text="$$s '$$s' has invalid CLKOP divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1423" type="Error" text="$$s '$$s' has invalid CLKOS divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1424" type="Error" text="$$s '$$s' has invalid CLKOS2 divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1425" type="Error" text="$$s '$$s' has invalid CLKOS3 divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1426" type="Error" text="The CLKFB of $$s component '$$s' has feedback connection, but the FEEDBK_PATH property has a value of '$$s' that does not match connectivity."/>
	<msg uid="1427" type="Error" text="The CLKFB of $$s component '$$s' has feedback connection, but the FEEDBK_PATH property has a value of '$$s' that indicates in internal feedback setting."/>
	<msg uid="1428" type="Error" text="The CLKFB of $$s component '$$s' does not have feedback connection, but the FEEDBK_PATH property has a value of '$$s' that indicates user selected signal to be connected as feedback."/>
	<msg uid="1429" type="Warning" level="2" text="The $$s component '$$s' has a new signal '$$s' added as feedback from $$s port to CLKFB port based on FEEDBK_PATH property setting."/>
	<msg uid="1430" type="Error" text="The $$s component '$$s' has STDBY port connected to VCC. This will keep the PLL in standby mode. Connect STDBY port to either GND or signal."/>
	<msg uid="1431" type="Error" text="Attempting to construct an invalid design object '$$s'. This is a bank controller constructor.\n"/>
	<msg uid="1432" type="Error" text="$$s : MULT output pin ROB must be floating when output P drives C input of ALU.\n"/>
	<msg uid="1433" type="Error" text="$$s : ALU54 input pin $$s cannot connect to MULT18 output pin $$s. It must connect to the ROA/ROB outpit of MULT18 component. (hardware limitation)\n"/>
	<msg uid="1434" type="Error" text="Write clock cannot be constant 1 for distributed ram component '$$s'.\n"/>
	<msg uid="1435" type="Error" text="Write clock cannot be constant 0 for distributed ram component '$$s'.\n"/>
	<msg uid="1436" type="Error" text="Write enable cannot be constant 0 for distributed ram component '$$s'.\n"/>
	<msg uid="1437" type="Error" text="USRMCLK component '$$s' cannot be used with MASTER_SPI_PORT mode disabled. MASTER_SPI_PORT mode needs to be enabled.\n"/>
	<msg uid="1438" type="Error" text="USRMCLK component '$$s' cannot be used with $$s mode enabled. USRMCLK can be used with MASTER_SPI_PORT mode.\n"/>
    <msg uid="1439" type="Error" text="The $$s component '$$s' READ pin(s) cannot be driven by signal or tied to VCC when DQSI pin is tied to GND. READ pins need to be tied to GND.\n"/>
    <msg uid="1440" type="Error" text="The $$s component '$$s' READ pins need to be tied to GND when DQSI pin is tied to GND.\n"/>
    <msg uid="1441" type="Error" text="The $$s component '$$s' DQSI pin cannot be tied to VCC. It should driven by signal or connected to GND depending on the DDR interface.\n"/>
    <msg uid="1442" type="Error" text="The $$s component '$$s' DQSI pin is not connected. It should driven by signal or connected to GND depending on the DDR interface.\n"/>
	<msg uid="1443" type="Error" text="$$s : input CE signal of the cluster exceeds DSP slice input capacity of $$d.\n"/>
	<msg uid="1444" type="Error" text="$$s : input RST signal of the cluster exceeds DSP slice input capacity of $$d.\n"/>
	<msg uid="1445" type="Error" text="This device does not support routing carry-out signal from lower bit of slice when in CCU2 mode. Check component '$$s'."/>
	<msg uid="1446" type="Error" text="This device does not allow GND to drive CIN pin of CCU2 component '$$s'. Please check your design."/>
	<msg uid="1447" type="Error" text="This device does not allow VCC to drive CIN pin of CCU2 component '$$s'. Please check your design."/>
	<msg uid="1448" type="Error" text="This device does not allow routing CIN signal of CCU2 component using regular routing resources. Signal '$$s' of component '$$s' cannot be tied to a live signal. Maybe this is caused by NOMERGE or NOCLIP property related to the signal. Check your design carefully."/>
	<msg uid="1449" type="Error" text="This device does not allow routing COUT signal of CCU2 component using regular routing resources. Signal '$$s' of component '$$s' drives multiple components and cannot use fast carry. Check your design carefully."/>
	<msg uid="1450" type="Error" text="This device does not allow routing COUT signal of CCU2 component using regular routing resources. Signal '$$s' of component '$$s' must drive CIN of another CCU2 using fast carry. Check your design carefully."/>
	<msg uid="1451" type="Error" text="$$s : If MULT9X9 is connected to ALU24, MULT_BYPASS MUST be DISABLED.\n"/>
	<msg uid="1452" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is HIGHSPEED.\n"/>
	<msg uid="1453" type="Error" text="$$s : SRIA Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is C_SHIFT and the SOURCEA pin is connected to a live signal.\n"/>
	<msg uid="1454" type="Error" text="$$s : Input A Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is A_C_DYNAMIC and the SOURCEA pin is connected to a live signal.\n"/>
	<msg uid="1455" type="Error" text="$$s : Input C Pin $$s must be connected when SOURCEA_MODE of PRADD18A/PRADD9A is A_C_DYNAMIC and the SOURCEA pin is connected to a live signal.\n"/>
	<msg uid="1456" type="Error" text="$$s : $$s output of MULT cannot connect to $$s input of $$s. It can only drive C input of another DSP component.\n"/>
	<msg uid="1457" type="Error" text="No MODULE resource constraints given for active MODULE."/>
	<msg uid="1458" type="Error" text="The $$s component '$$s' drives component '$$s' which is not ECLKSYNC. $$s output ECSOUT should be connected to ECLKSYNC component. \n"/>
	<msg uid="1459" type="Error" text="The ECLK of IDDR71 component '$$s' should be connected to ECLKSYNC component that should be driven by CLKOS of a PLL. The PLL feedback should be from CLKOP and must have an ECLKSYNC component in the feedback path. \n"/>
	<msg uid="1460" type="Warning" level="2" text="The signal '$$s' connected to $$s input of ECLKBRIDGE component '$$s' will never be selected because the SEL pin is tied to $$s.\n"/>
    <msg uid="1461" type="Error" text="DDR component '$$s' cannot be packed in any I/O logic block. Check connectivity and usage of the DDR.\n"/>
	<msg uid="1462" type="Error" text="$$s : ALU $$s input pin must be driven by $$s output pin of itself or the next ALU in the cascaded chain. \n"/>
	<msg uid="1463" type="Warning" level="2" text="MULT9 $$s and $$s $$s input registers should share the same controls.\n"/>
	<msg uid="1464" type="Warning" level="2" text="$$s : OUTPUT0 &amp; OUTPUT1 register should use the same controls as OUTPUT register of multiplier driving ALU.\n"/>
	<msg uid="1465" type="Warning" level="2" text="$$s : OUTPUT0 register should use the same controls as OUTPUT register of multiplier driving ALU.\n"/>
	<msg uid="1466" type="Warning" level="2" text="$$s : OUTPUT1 register should use the same controls as OUTPUT register of multiplier driving ALU.\n"/>
	<msg uid="1467" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input A or B register of MULT9 $$s if selected.\n"/>
	<msg uid="1468" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input A register of MULT9 $$s if selected.\n"/>
	<msg uid="1469" type="Warning" level="2" text="$$s : opcode input register CLK/RST must use the same controls as input B register of MULT9 $$s if selected.\n"/>
	<msg uid="1470" type="Warning" level="2" text="$$s : opcode pipeline register CLK/RST must use the same controls as pipeline register of MULT9 $$s if selected.\n"/>
	<msg uid="1471" type="Error" text="$$s : SRIA must be driven by SROA of its left pre-adder.\n"/>
    <msg uid="1472" type="Error" text="$$s : SRIB must be driven by SROB of its right pre-adder.\n"/>
	<msg uid="1473" type="Warning" level="2" text="$$s : removed the input signal of SIGNEDCIN pin because it's not legal.\n"/>
    <msg uid="1474" type="Error" text="The DDR71 '$$s' has an ECLKBRIDGE component '$$s' in its ECLK path. This is not allowed. Update the DDR71 interface.\n"/>
    <msg uid="1475" type="Error" text="Background Reconfiguration function cannot support Distributed RAM block, please refer to TN1184( ECP3 and ECP5 SED) and TN1260(ECP5 sysCONFIG Usage Guide).\n"/>
    <msg uid="1476" type="Error" text="Pin '$$s' of $$s component '$$s' should be connected to dedicated pad snd not IO buffer or any other component.\n"/>
    <msg uid="1477" type="Warning" level="2" text="$$s : property SEC_EBR = $$s is invalid and will be ignored. This device only allows an integer 0, i.e. need one memory block for SEC function. \n"/>
    <msg uid="1478" type="Warning" level="2" text="$$s : property SEC_EBR = $$s is invalid and will be ignored. This device only allows an integer from 0 to $$d, i.e., need $$d memory blocks for SEC function. \n"/>
    <msg uid="1479" type="Warning" level="2" text="$$s : property SEC_EBR = $$d will be ignored, because the value is already used by other memory block. \n"/>
    <msg uid="1480" type="Error" text="Not enough memory block with SEC_EBR property, this device requires $$d EBR for SEC function. \n"/>
    <msg uid="1481" type="Warning" level="2" text="Due to this design requires the use of SED function, as well as Dist SRAM is detected to be used in the design, new PCN is needed.\n          Please contact Lattice Sales Office to inquire the details. The design flow to create the final designed bitstream file is not affected.\n"/>
    <msg uid="1482" type="Warning" level="2" text="Due to this design requires the use of LDR function in the SERDES Tx, new PCN is needed.\n          Please contact Lattice Sales Office to inquire the details. The design flow to create the final designed bitstream file is not affected.\n"/>

	</messages>
</messageFile>
