{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739182320428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739182320429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 20:12:00 2025 " "Processing started: Mon Feb 10 20:12:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739182320429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739182320429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_signal_generator -c DDS_signal_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_signal_generator -c DDS_signal_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739182320429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1739182320628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator/simulation/tb_dds_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator/simulation/tb_dds_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dds_top " "Found entity 1: tb_dds_top" {  } { { "../simulation/tb_dds_top.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/simulation/tb_dds_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator/rtl/button_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator/rtl/button_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_filter " "Found entity 1: button_filter" {  } { { "../rtl/button_filter.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/button_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator/rtl/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator/rtl/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/key_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator/rtl/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator/rtl/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../rtl/dds.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator/simulation/tb_dds_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator/simulation/tb_dds_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dds_ctrl " "Found entity 1: tb_dds_ctrl" {  } { { "../simulation/tb_dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/simulation/tb_dds_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator/rtl/dds_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator/rtl/dds_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_ctrl " "Found entity 1: dds_ctrl" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/dds_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core_files/rom_4_waveforms/rom_4_waveforms.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core_files/rom_4_waveforms/rom_4_waveforms.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_4_waveforms " "Found entity 1: rom_4_waveforms" {  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739182320697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key_ctrl:key_ctrl_inst " "Elaborating entity \"key_ctrl\" for hierarchy \"key_ctrl:key_ctrl_inst\"" {  } { { "../rtl/dds.v" "key_ctrl_inst" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/dds.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_filter key_ctrl:key_ctrl_inst\|button_filter:button_filter_inst3 " "Elaborating entity \"button_filter\" for hierarchy \"key_ctrl:key_ctrl_inst\|button_filter:button_filter_inst3\"" {  } { { "../rtl/key_ctrl.v" "button_filter_inst3" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/key_ctrl.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_ctrl dds_ctrl:dds_ctrl_inst " "Elaborating entity \"dds_ctrl\" for hierarchy \"dds_ctrl:dds_ctrl_inst\"" {  } { { "../rtl/dds.v" "dds_ctrl_inst" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/dds.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 dds_ctrl.v(27) " "Verilog HDL assignment warning at dds_ctrl.v(27): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/dds_ctrl.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739182320704 "|dds|dds_ctrl:dds_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dds_ctrl.v(36) " "Verilog HDL Case Statement information at dds_ctrl.v(36): all case item expressions in this case statement are onehot" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/dds_ctrl.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1739182320704 "|dds|dds_ctrl:dds_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_4_waveforms dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst " "Elaborating entity \"rom_4_waveforms\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\"" {  } { { "../rtl/dds_ctrl.v" "rom_4_waveforms_inst" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/dds_ctrl.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "altsyncram_component" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../4_wave_memory.mif " "Parameter \"init_file\" = \"../4_wave_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320730 ""}  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739182320730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6a1 " "Found entity 1: altsyncram_v6a1" {  } { { "db/altsyncram_v6a1.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/db/altsyncram_v6a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6a1 dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated " "Elaborating entity \"altsyncram_v6a1\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga_dev_softwares/quartus_ii_13p0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_v6a1.tdf" "rden_decode" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/db/altsyncram_v6a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739182320838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739182320838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_v6a1.tdf" "mux2" { Text "D:/FPGA_projects/DDS_signal_generator/quartus_proj/db/altsyncram_v6a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739182320839 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator/rtl/key_ctrl.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1739182321166 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1739182321166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1739182321253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1739182321453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739182321453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1739182321486 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1739182321486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1739182321486 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1739182321486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1739182321486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739182321498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 20:12:01 2025 " "Processing ended: Mon Feb 10 20:12:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739182321498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739182321498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739182321498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739182321498 ""}
