

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115'
================================================================
* Date:           Thu Jul  6 01:41:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%median_I_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %median_I_i"   --->   Operation 14 'read' 'median_I_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_13 = load i12 %i" [../include/madCpt.hpp:69]   --->   Operation 17 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln69 = icmp_eq  i12 %i_13, i12 2048" [../include/madCpt.hpp:69]   --->   Operation 19 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.54ns)   --->   "%add_ln69 = add i12 %i_13, i12 1" [../include/madCpt.hpp:69]   --->   Operation 21 'add' 'add_ln69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split18.i, void %_Z13deviationListPddiS_.exit44.i.exitStub" [../include/madCpt.hpp:69]   --->   Operation 22 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_15_cast_i = zext i12 %i_13" [../include/madCpt.hpp:69]   --->   Operation 23 'zext' 'i_15_cast_i' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sorted_list_I_i_addr = getelementptr i64 %sorted_list_I_i, i64 0, i64 %i_15_cast_i" [../include/madCpt.hpp:70]   --->   Operation 24 'getelementptr' 'sorted_list_I_i_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%sorted_list_I_i_load = load i11 %sorted_list_I_i_addr" [../include/madCpt.hpp:70]   --->   Operation 25 'load' 'sorted_list_I_i_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln69 = store i12 %add_ln69, i12 %i" [../include/madCpt.hpp:69]   --->   Operation 26 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%sorted_list_I_i_load = load i11 %sorted_list_I_i_addr" [../include/madCpt.hpp:70]   --->   Operation 27 'load' 'sorted_list_I_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 28 [7/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_I_i_load, i64 %median_I_i_read" [../include/madCpt.hpp:70]   --->   Operation 28 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 29 [6/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_I_i_load, i64 %median_I_i_read" [../include/madCpt.hpp:70]   --->   Operation 29 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 30 [5/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_I_i_load, i64 %median_I_i_read" [../include/madCpt.hpp:70]   --->   Operation 30 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 31 [4/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_I_i_load, i64 %median_I_i_read" [../include/madCpt.hpp:70]   --->   Operation 31 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 32 [3/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_I_i_load, i64 %median_I_i_read" [../include/madCpt.hpp:70]   --->   Operation 32 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 33 [2/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_I_i_load, i64 %median_I_i_read" [../include/madCpt.hpp:70]   --->   Operation 33 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 34 [1/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_I_i_load, i64 %median_I_i_read" [../include/madCpt.hpp:70]   --->   Operation 34 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 35 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 36 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln503 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503]   --->   Operation 37 'specloopname' 'specloopname_ln503' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368"   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln524 = bitcast i64 %p_Result_s" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:524]   --->   Operation 39 'bitcast' 'bitcast_ln524' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%deviation_list_I_addr = getelementptr i64 %deviation_list_I, i64 0, i64 %i_15_cast_i" [../include/madCpt.hpp:70]   --->   Operation 40 'getelementptr' 'deviation_list_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln70 = store i64 %bitcast_ln524, i11 %deviation_list_I_addr" [../include/madCpt.hpp:70]   --->   Operation 41 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../include/madCpt.hpp:69) on local variable 'i' [9]  (0 ns)
	'getelementptr' operation ('sorted_list_I_i_addr', ../include/madCpt.hpp:70) [18]  (0 ns)
	'load' operation ('sorted_list_I_i_load', ../include/madCpt.hpp:70) on array 'sorted_list_I_i' [19]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('sorted_list_I_i_load', ../include/madCpt.hpp:70) on array 'sorted_list_I_i' [19]  (3.25 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('__x', ../include/madCpt.hpp:70) [20]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('__x', ../include/madCpt.hpp:70) [20]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('__x', ../include/madCpt.hpp:70) [20]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('__x', ../include/madCpt.hpp:70) [20]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('__x', ../include/madCpt.hpp:70) [20]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('__x', ../include/madCpt.hpp:70) [20]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('__x', ../include/madCpt.hpp:70) [20]  (7.3 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln70', ../include/madCpt.hpp:70) of variable 'bitcast_ln524', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:524 on array 'deviation_list_I' [26]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
