\hypertarget{stm32f4xx__ll__fmc_8h_source}{}\doxysection{stm32f4xx\+\_\+ll\+\_\+fmc.\+h}
\label{stm32f4xx__ll__fmc_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fmc.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fmc.h}}
\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{20 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_LL\_FMC\_H}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_LL\_FMC\_H}}
\DoxyCodeLine{23 }
\DoxyCodeLine{24 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{25  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{30 }
\DoxyCodeLine{38 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\(\backslash\)}}
\DoxyCodeLine{39 \textcolor{preprocessor}{    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{40 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{48 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{49 \{}
\DoxyCodeLine{50   uint32\_t NSBank;                       }
\DoxyCodeLine{53   uint32\_t DataAddressMux;               }
\DoxyCodeLine{57   uint32\_t MemoryType;                   }
\DoxyCodeLine{61   uint32\_t MemoryDataWidth;              }
\DoxyCodeLine{64   uint32\_t BurstAccessMode;              }
\DoxyCodeLine{68   uint32\_t WaitSignalPolarity;           }
\DoxyCodeLine{72   uint32\_t WrapMode;                     }
\DoxyCodeLine{77   uint32\_t WaitSignalActive;             }
\DoxyCodeLine{82   uint32\_t WriteOperation;               }
\DoxyCodeLine{85   uint32\_t WaitSignal;                   }
\DoxyCodeLine{89   uint32\_t ExtendedMode;                 }
\DoxyCodeLine{92   uint32\_t AsynchronousWait;             }
\DoxyCodeLine{96   uint32\_t WriteBurst;                   }
\DoxyCodeLine{99   uint32\_t ContinuousClock;              }
\DoxyCodeLine{104   uint32\_t WriteFifo;                    }
\DoxyCodeLine{110   uint32\_t PageSize;                     }
\DoxyCodeLine{112 \}FMC\_NORSRAM\_InitTypeDef;}
\DoxyCodeLine{113 }
\DoxyCodeLine{117 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{118 \{}
\DoxyCodeLine{119   uint32\_t AddressSetupTime;             }
\DoxyCodeLine{124   uint32\_t AddressHoldTime;              }
\DoxyCodeLine{129   uint32\_t DataSetupTime;                }
\DoxyCodeLine{135   uint32\_t BusTurnAroundDuration;        }
\DoxyCodeLine{140   uint32\_t CLKDivision;                  }
\DoxyCodeLine{145   uint32\_t DataLatency;                  }
\DoxyCodeLine{153   uint32\_t AccessMode;                   }
\DoxyCodeLine{155 \}FMC\_NORSRAM\_TimingTypeDef;}
\DoxyCodeLine{156 }
\DoxyCodeLine{160 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{161 \{}
\DoxyCodeLine{162   uint32\_t NandBank;               }
\DoxyCodeLine{165   uint32\_t Waitfeature;            }
\DoxyCodeLine{168   uint32\_t MemoryDataWidth;        }
\DoxyCodeLine{171   uint32\_t EccComputation;         }
\DoxyCodeLine{174   uint32\_t ECCPageSize;            }
\DoxyCodeLine{177   uint32\_t TCLRSetupTime;          }
\DoxyCodeLine{181   uint32\_t TARSetupTime;           }
\DoxyCodeLine{184 \}FMC\_NAND\_InitTypeDef;}
\DoxyCodeLine{185 }
\DoxyCodeLine{189 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{190 \{}
\DoxyCodeLine{191   uint32\_t SetupTime;            }
\DoxyCodeLine{197   uint32\_t WaitSetupTime;        }
\DoxyCodeLine{203   uint32\_t HoldSetupTime;        }
\DoxyCodeLine{210   uint32\_t HiZSetupTime;         }
\DoxyCodeLine{215 \}FMC\_NAND\_PCC\_TimingTypeDef;}
\DoxyCodeLine{216 }
\DoxyCodeLine{220 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{221 \{}
\DoxyCodeLine{222   uint32\_t Waitfeature;            }
\DoxyCodeLine{225   uint32\_t TCLRSetupTime;          }
\DoxyCodeLine{229   uint32\_t TARSetupTime;           }
\DoxyCodeLine{232 \}FMC\_PCCARD\_InitTypeDef;}
\DoxyCodeLine{233 }
\DoxyCodeLine{237 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{238 \{}
\DoxyCodeLine{239   uint32\_t SDBank;                      }
\DoxyCodeLine{242   uint32\_t ColumnBitsNumber;            }
\DoxyCodeLine{245   uint32\_t RowBitsNumber;               }
\DoxyCodeLine{248   uint32\_t MemoryDataWidth;             }
\DoxyCodeLine{251   uint32\_t InternalBankNumber;          }
\DoxyCodeLine{254   uint32\_t CASLatency;                  }
\DoxyCodeLine{257   uint32\_t WriteProtection;             }
\DoxyCodeLine{260   uint32\_t SDClockPeriod;               }
\DoxyCodeLine{264   uint32\_t ReadBurst;                   }
\DoxyCodeLine{268   uint32\_t ReadPipeDelay;               }
\DoxyCodeLine{270 \}FMC\_SDRAM\_InitTypeDef;}
\DoxyCodeLine{271 }
\DoxyCodeLine{275 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{276 \{}
\DoxyCodeLine{277   uint32\_t LoadToActiveDelay;            }
\DoxyCodeLine{281   uint32\_t ExitSelfRefreshDelay;         }
\DoxyCodeLine{285   uint32\_t SelfRefreshTime;              }
\DoxyCodeLine{289   uint32\_t RowCycleDelay;                }
\DoxyCodeLine{294   uint32\_t WriteRecoveryTime;            }
\DoxyCodeLine{297   uint32\_t RPDelay;                      }
\DoxyCodeLine{301   uint32\_t RCDDelay;                     }
\DoxyCodeLine{304 \}FMC\_SDRAM\_TimingTypeDef;}
\DoxyCodeLine{305 }
\DoxyCodeLine{309 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{310 \{}
\DoxyCodeLine{311   uint32\_t CommandMode;                  }
\DoxyCodeLine{314   uint32\_t CommandTarget;                }
\DoxyCodeLine{317   uint32\_t AutoRefreshNumber;            }
\DoxyCodeLine{320   uint32\_t ModeRegisterDefinition;       }
\DoxyCodeLine{321 \}FMC\_SDRAM\_CommandTypeDef;}
\DoxyCodeLine{326 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_BANK1                       0x00000000U}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_BANK2                       0x00000002U}}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_BANK3                       0x00000004U}}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_BANK4                       0x00000006U}}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define FMC\_DATA\_ADDRESS\_MUX\_DISABLE            0x00000000U}}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define FMC\_DATA\_ADDRESS\_MUX\_ENABLE             0x00000002U}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define FMC\_MEMORY\_TYPE\_SRAM                    0x00000000U}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define FMC\_MEMORY\_TYPE\_PSRAM                   0x00000004U}}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define FMC\_MEMORY\_TYPE\_NOR                     0x00000008U}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8             0x00000000U}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16            0x00000010U}}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32            0x00000020U}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE         0x00000040U}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE        0x00000000U}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define FMC\_BURST\_ACCESS\_MODE\_DISABLE           0x00000000U }}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define FMC\_BURST\_ACCESS\_MODE\_ENABLE            0x00000100U}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define FMC\_WAIT\_SIGNAL\_POLARITY\_LOW            0x00000000U}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define FMC\_WAIT\_SIGNAL\_POLARITY\_HIGH           0x00000200U}}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define FMC\_WRAP\_MODE\_DISABLE                   0x00000000U}}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define FMC\_WRAP\_MODE\_ENABLE                    0x00000400U }}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define FMC\_WAIT\_TIMING\_BEFORE\_WS               0x00000000U}}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define FMC\_WAIT\_TIMING\_DURING\_WS               0x00000800U}}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define FMC\_WRITE\_OPERATION\_DISABLE             0x00000000U}}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define FMC\_WRITE\_OPERATION\_ENABLE              0x00001000U}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define FMC\_WAIT\_SIGNAL\_DISABLE                 0x00000000U}}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define FMC\_WAIT\_SIGNAL\_ENABLE                  0x00002000U}}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define FMC\_EXTENDED\_MODE\_DISABLE               0x00000000U}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define FMC\_EXTENDED\_MODE\_ENABLE                0x00004000U}}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define FMC\_ASYNCHRONOUS\_WAIT\_DISABLE           0x00000000U}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define FMC\_ASYNCHRONOUS\_WAIT\_ENABLE            0x00008000U}}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define FMC\_PAGE\_SIZE\_NONE           0x00000000U}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define FMC\_PAGE\_SIZE\_128            ((uint32\_t)FMC\_BCR1\_CPSIZE\_0)}}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define FMC\_PAGE\_SIZE\_256            ((uint32\_t)FMC\_BCR1\_CPSIZE\_1)}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define FMC\_PAGE\_SIZE\_512            ((uint32\_t)(FMC\_BCR1\_CPSIZE\_0 | FMC\_BCR1\_CPSIZE\_1))}}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define FMC\_PAGE\_SIZE\_1024           ((uint32\_t)FMC\_BCR1\_CPSIZE\_2)}}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define FMC\_WRITE\_FIFO\_DISABLE           ((uint32\_t)FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define FMC\_WRITE\_FIFO\_ENABLE            0x00000000U}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define FMC\_WRITE\_BURST\_DISABLE                 0x00000000U}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define FMC\_WRITE\_BURST\_ENABLE                  0x00080000U }}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define FMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY          0x00000000U}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC         0x00100000U}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define FMC\_ACCESS\_MODE\_A                        0x00000000U}}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define FMC\_ACCESS\_MODE\_B                        0x10000000U }}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define FMC\_ACCESS\_MODE\_C                        0x20000000U}}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define FMC\_ACCESS\_MODE\_D                        0x30000000U}}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define FMC\_NAND\_BANK2                          0x00000010U}}
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define FMC\_NAND\_BANK3                          0x00000100U }}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE           0x00000000U}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE            0x00000002U}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define FMC\_PCR\_MEMORY\_TYPE\_PCCARD        0x00000000U}}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define FMC\_PCR\_MEMORY\_TYPE\_NAND          0x00000008U}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8                0x00000000U}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16               0x00000010U}}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_DISABLE                    0x00000000U}}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_ENABLE                     0x00000040U}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE          0x00000000U}}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE          0x00020000U}}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE         0x00040000U}}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE         0x00060000U}}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE         0x00080000U}}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE         0x000A0000U}}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define FMC\_SDRAM\_BANK1                       0x00000000U}}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define FMC\_SDRAM\_BANK2                       0x00000001U}}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define FMC\_SDRAM\_COLUMN\_BITS\_NUM\_8           0x00000000U}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define FMC\_SDRAM\_COLUMN\_BITS\_NUM\_9           0x00000001U}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define FMC\_SDRAM\_COLUMN\_BITS\_NUM\_10          0x00000002U}}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define FMC\_SDRAM\_COLUMN\_BITS\_NUM\_11          0x00000003U}}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define FMC\_SDRAM\_ROW\_BITS\_NUM\_11             0x00000000U}}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define FMC\_SDRAM\_ROW\_BITS\_NUM\_12             0x00000004U}}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define FMC\_SDRAM\_ROW\_BITS\_NUM\_13             0x00000008U}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define FMC\_SDRAM\_MEM\_BUS\_WIDTH\_8             0x00000000U}}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define FMC\_SDRAM\_MEM\_BUS\_WIDTH\_16            0x00000010U}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define FMC\_SDRAM\_MEM\_BUS\_WIDTH\_32            0x00000020U}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define FMC\_SDRAM\_INTERN\_BANKS\_NUM\_2          0x00000000U}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define FMC\_SDRAM\_INTERN\_BANKS\_NUM\_4          0x00000040U}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CAS\_LATENCY\_1               0x00000080U}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CAS\_LATENCY\_2               0x00000100U}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CAS\_LATENCY\_3               0x00000180U}}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define FMC\_SDRAM\_WRITE\_PROTECTION\_DISABLE    0x00000000U}}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE     0x00000200U}}
\DoxyCodeLine{644 }
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CLOCK\_DISABLE               0x00000000U}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CLOCK\_PERIOD\_2              0x00000800U}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CLOCK\_PERIOD\_3              0x00000C00U}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define FMC\_SDRAM\_RBURST\_DISABLE              0x00000000U}}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define FMC\_SDRAM\_RBURST\_ENABLE               0x00001000U}}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define FMC\_SDRAM\_RPIPE\_DELAY\_0               0x00000000U}}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define FMC\_SDRAM\_RPIPE\_DELAY\_1               0x00002000U}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define FMC\_SDRAM\_RPIPE\_DELAY\_2               0x00004000U}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_NORMAL\_MODE             0x00000000U}}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_CLK\_ENABLE              0x00000001U}}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_PALL                    0x00000002U}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_AUTOREFRESH\_MODE        0x00000003U}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_LOAD\_MODE               0x00000004U}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_SELFREFRESH\_MODE        0x00000005U}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_POWERDOWN\_MODE          0x00000006U}}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_TARGET\_BANK2            FMC\_SDCMR\_CTB2}}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_TARGET\_BANK1            FMC\_SDCMR\_CTB1}}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define FMC\_SDRAM\_CMD\_TARGET\_BANK1\_2          0x00000018U}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define FMC\_SDRAM\_NORMAL\_MODE                     0x00000000U}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define FMC\_SDRAM\_SELF\_REFRESH\_MODE               FMC\_SDSR\_MODES1\_0}}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define FMC\_SDRAM\_POWER\_DOWN\_MODE                 FMC\_SDSR\_MODES1\_1}}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define FMC\_IT\_RISING\_EDGE                0x00000008U}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define FMC\_IT\_LEVEL                      0x00000010U}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define FMC\_IT\_FALLING\_EDGE               0x00000020U}}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define FMC\_IT\_REFRESH\_ERROR              0x00004000U}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define FMC\_FLAG\_RISING\_EDGE                    0x00000001U}}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define FMC\_FLAG\_LEVEL                          0x00000002U}}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define FMC\_FLAG\_FALLING\_EDGE                   0x00000004U}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define FMC\_FLAG\_FEMPT                          0x00000040U}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define FMC\_SDRAM\_FLAG\_REFRESH\_IT               FMC\_SDSR\_RE}}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define FMC\_SDRAM\_FLAG\_BUSY                     FMC\_SDSR\_BUSY}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define FMC\_SDRAM\_FLAG\_REFRESH\_ERROR            FMC\_SDRTR\_CRE}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{745 \textcolor{preprocessor}{   \#define FMC\_NAND\_TypeDef               FMC\_Bank3\_TypeDef}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{747 \textcolor{preprocessor}{   \#define FMC\_NAND\_TypeDef               FMC\_Bank2\_3\_TypeDef}}
\DoxyCodeLine{748 \textcolor{preprocessor}{   \#define FMC\_PCCARD\_TypeDef             FMC\_Bank4\_TypeDef}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{750 \textcolor{preprocessor}{   \#define FMC\_NORSRAM\_TypeDef            FMC\_Bank1\_TypeDef}}
\DoxyCodeLine{751 \textcolor{preprocessor}{   \#define FMC\_NORSRAM\_EXTENDED\_TypeDef   FMC\_Bank1E\_TypeDef}}
\DoxyCodeLine{752 \textcolor{preprocessor}{   \#define FMC\_SDRAM\_TypeDef              FMC\_Bank5\_6\_TypeDef}}
\DoxyCodeLine{753 }
\DoxyCodeLine{754 }
\DoxyCodeLine{755 \textcolor{preprocessor}{\#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{756 \textcolor{preprocessor}{   \#define FMC\_NAND\_DEVICE                FMC\_Bank3}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{758 \textcolor{preprocessor}{   \#define FMC\_NAND\_DEVICE                FMC\_Bank2\_3}}
\DoxyCodeLine{759 \textcolor{preprocessor}{   \#define FMC\_PCCARD\_DEVICE              FMC\_Bank4}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{761 \textcolor{preprocessor}{   \#define FMC\_NORSRAM\_DEVICE             FMC\_Bank1}}
\DoxyCodeLine{762 \textcolor{preprocessor}{   \#define FMC\_NORSRAM\_EXTENDED\_DEVICE    FMC\_Bank1E}}
\DoxyCodeLine{763 \textcolor{preprocessor}{   \#define FMC\_SDRAM\_DEVICE               FMC\_Bank5\_6}}
\DoxyCodeLine{772 \textcolor{comment}{/* Private macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define \_\_FMC\_NORSRAM\_ENABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_)  ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)] |= FMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{788 }
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define \_\_FMC\_NORSRAM\_DISABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_) ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)] \&= \string~FMC\_BCR1\_MBKEN)  }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) }}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_)  ((\_\_INSTANCE\_\_)-\/>PCR |= FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{812 }
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_) ((\_\_INSTANCE\_\_)-\/>PCR \&= \string~FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#else }\textcolor{comment}{/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_)  (((\_\_BANK\_\_) == FMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>PCR2 |= FMC\_PCR2\_PBKEN): \(\backslash\)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_)-\/>PCR3 |= FMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{829 }
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_) (((\_\_BANK\_\_) == FMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>PCR2 \&= \string~FMC\_PCR2\_PBKEN): \(\backslash\)}}
\DoxyCodeLine{837 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_)-\/>PCR3 \&= \string~FMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{838 }
\DoxyCodeLine{839 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)}}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_ENABLE(\_\_INSTANCE\_\_)  ((\_\_INSTANCE\_\_)-\/>PCR4 |= FMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{854 }
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_DISABLE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_)-\/>PCR4 \&= \string~FMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{865 }
\DoxyCodeLine{870 \textcolor{preprocessor}{\#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SR |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{883 }
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SR \&= \string~(\_\_INTERRUPT\_\_)) }}
\DoxyCodeLine{896 }
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_FLAG\_\_)  (((\_\_INSTANCE\_\_)-\/>SR \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_FLAG\_\_)  ((\_\_INSTANCE\_\_)-\/>SR \&= \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#else }\textcolor{comment}{/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_INTERRUPT\_\_)  (((\_\_BANK\_\_) == FMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>SR2 |= (\_\_INTERRUPT\_\_)): \(\backslash\)}}
\DoxyCodeLine{936 \textcolor{preprocessor}{                                                                                                       ((\_\_INSTANCE\_\_)-\/>SR3 |= (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{937 }
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_INTERRUPT\_\_)  (((\_\_BANK\_\_) == FMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>SR2 \&= \string~(\_\_INTERRUPT\_\_)): \(\backslash\)}}
\DoxyCodeLine{950 \textcolor{preprocessor}{                                                                                                        ((\_\_INSTANCE\_\_)-\/>SR3 \&= \string~(\_\_INTERRUPT\_\_))) }}
\DoxyCodeLine{951 }
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_FLAG\_\_)  (((\_\_BANK\_\_) == FMC\_NAND\_BANK2)? (((\_\_INSTANCE\_\_)-\/>SR2 \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_)): \(\backslash\)}}
\DoxyCodeLine{965 \textcolor{preprocessor}{                                                                                                 (((\_\_INSTANCE\_\_)-\/>SR3 \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_)))}}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_FLAG\_\_)  (((\_\_BANK\_\_) == FMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>SR2 \&= \string~(\_\_FLAG\_\_)): \(\backslash\)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{                                                                                                   ((\_\_INSTANCE\_\_)-\/>SR3 \&= \string~(\_\_FLAG\_\_)))}}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{981 }
\DoxyCodeLine{982 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)}}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_ENABLE\_IT(\_\_INSTANCE\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SR4 |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{994 }
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_DISABLE\_IT(\_\_INSTANCE\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SR4 \&= \string~(\_\_INTERRUPT\_\_)) }}
\DoxyCodeLine{1006 }
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_GET\_FLAG(\_\_INSTANCE\_\_, \_\_FLAG\_\_)  (((\_\_INSTANCE\_\_)-\/>SR4 \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{1019 }
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_CLEAR\_FLAG(\_\_INSTANCE\_\_, \_\_FLAG\_\_)  ((\_\_INSTANCE\_\_)-\/>SR4 \&= \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1033 }
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define \_\_FMC\_SDRAM\_ENABLE\_IT(\_\_INSTANCE\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SDRTR |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1043 }
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define \_\_FMC\_SDRAM\_DISABLE\_IT(\_\_INSTANCE\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SDRTR \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1053 }
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define \_\_FMC\_SDRAM\_GET\_FLAG(\_\_INSTANCE\_\_, \_\_FLAG\_\_)  (((\_\_INSTANCE\_\_)-\/>SDSR \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{1065 }
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define \_\_FMC\_SDRAM\_CLEAR\_FLAG(\_\_INSTANCE\_\_, \_\_FLAG\_\_)  ((\_\_INSTANCE\_\_)-\/>SDRTR |= (\_\_FLAG\_\_))}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define IS\_FMC\_NORSRAM\_BANK(BANK) (((BANK) == FMC\_NORSRAM\_BANK1) || \(\backslash\)}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{                                   ((BANK) == FMC\_NORSRAM\_BANK2) || \(\backslash\)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{                                   ((BANK) == FMC\_NORSRAM\_BANK3) || \(\backslash\)}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{                                   ((BANK) == FMC\_NORSRAM\_BANK4))}}
\DoxyCodeLine{1086 }
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define IS\_FMC\_MUX(\_\_MUX\_\_) (((\_\_MUX\_\_) == FMC\_DATA\_ADDRESS\_MUX\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{                              ((\_\_MUX\_\_) == FMC\_DATA\_ADDRESS\_MUX\_ENABLE))}}
\DoxyCodeLine{1089 }
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define IS\_FMC\_MEMORY(\_\_MEMORY\_\_) (((\_\_MEMORY\_\_) == FMC\_MEMORY\_TYPE\_SRAM) || \(\backslash\)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{                                    ((\_\_MEMORY\_\_) == FMC\_MEMORY\_TYPE\_PSRAM)|| \(\backslash\)}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{                                    ((\_\_MEMORY\_\_) == FMC\_MEMORY\_TYPE\_NOR))}}
\DoxyCodeLine{1093 }
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define IS\_FMC\_NORSRAM\_MEMORY\_WIDTH(\_\_WIDTH\_\_) (((\_\_WIDTH\_\_) == FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8)  || \(\backslash\)}}
\DoxyCodeLine{1095 \textcolor{preprocessor}{                                                 ((\_\_WIDTH\_\_) == FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16) || \(\backslash\)}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{                                                 ((\_\_WIDTH\_\_) == FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{1097 }
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define IS\_FMC\_ACCESS\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == FMC\_ACCESS\_MODE\_A) || \(\backslash\)}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{                                       ((\_\_MODE\_\_) == FMC\_ACCESS\_MODE\_B) || \(\backslash\)}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{                                       ((\_\_MODE\_\_) == FMC\_ACCESS\_MODE\_C) || \(\backslash\)}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{                                       ((\_\_MODE\_\_) == FMC\_ACCESS\_MODE\_D))}}
\DoxyCodeLine{1102 }
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define IS\_FMC\_NAND\_BANK(BANK) (((BANK) == FMC\_NAND\_BANK2) || \(\backslash\)}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{                                ((BANK) == FMC\_NAND\_BANK3))}}
\DoxyCodeLine{1105 }
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define IS\_FMC\_WAIT\_FEATURE(FEATURE) (((FEATURE) == FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{                                      ((FEATURE) == FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE))}}
\DoxyCodeLine{1108 }
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define IS\_FMC\_NAND\_MEMORY\_WIDTH(WIDTH) (((WIDTH) == FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8) || \(\backslash\)}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{                                         ((WIDTH) == FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16))}}
\DoxyCodeLine{1111 }
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define IS\_FMC\_ECC\_STATE(STATE) (((STATE) == FMC\_NAND\_ECC\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{                                 ((STATE) == FMC\_NAND\_ECC\_ENABLE))}}
\DoxyCodeLine{1114 }
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define IS\_FMC\_ECCPAGE\_SIZE(SIZE) (((SIZE) == FMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE)  || \(\backslash\)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{                                   ((SIZE) == FMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE)  || \(\backslash\)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{                                   ((SIZE) == FMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE) || \(\backslash\)}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{                                   ((SIZE) == FMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE) || \(\backslash\)}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{                                   ((SIZE) == FMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE) || \(\backslash\)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{                                   ((SIZE) == FMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE))}}
\DoxyCodeLine{1121 }
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define IS\_FMC\_TCLR\_TIME(TIME) ((TIME) <= 255U)}}
\DoxyCodeLine{1123 }
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define IS\_FMC\_TAR\_TIME(TIME) ((TIME) <= 255U)}}
\DoxyCodeLine{1125 }
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define IS\_FMC\_SETUP\_TIME(TIME) ((TIME) <= 255U)}}
\DoxyCodeLine{1127 }
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define IS\_FMC\_WAIT\_TIME(TIME) ((TIME) <= 255U)}}
\DoxyCodeLine{1129 }
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define IS\_FMC\_HOLD\_TIME(TIME) ((TIME) <= 255U)}}
\DoxyCodeLine{1131 }
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define IS\_FMC\_HIZ\_TIME(TIME) ((TIME) <= 255U)}}
\DoxyCodeLine{1133 }
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define IS\_FMC\_NORSRAM\_DEVICE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == FMC\_NORSRAM\_DEVICE)}}
\DoxyCodeLine{1135 }
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define IS\_FMC\_NORSRAM\_EXTENDED\_DEVICE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == FMC\_NORSRAM\_EXTENDED\_DEVICE)}}
\DoxyCodeLine{1137 }
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define IS\_FMC\_NAND\_DEVICE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == FMC\_NAND\_DEVICE)}}
\DoxyCodeLine{1139 }
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define IS\_FMC\_PCCARD\_DEVICE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == FMC\_PCCARD\_DEVICE)}}
\DoxyCodeLine{1141 }
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define IS\_FMC\_BURSTMODE(\_\_STATE\_\_) (((\_\_STATE\_\_) == FMC\_BURST\_ACCESS\_MODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{                                     ((\_\_STATE\_\_) == FMC\_BURST\_ACCESS\_MODE\_ENABLE))}}
\DoxyCodeLine{1144 }
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define IS\_FMC\_WAIT\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == FMC\_WAIT\_SIGNAL\_POLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == FMC\_WAIT\_SIGNAL\_POLARITY\_HIGH))}}
\DoxyCodeLine{1147 }
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define IS\_FMC\_WRAP\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == FMC\_WRAP\_MODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{                                    ((\_\_MODE\_\_) == FMC\_WRAP\_MODE\_ENABLE))}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{1152 }
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define IS\_FMC\_WAIT\_SIGNAL\_ACTIVE(\_\_ACTIVE\_\_) (((\_\_ACTIVE\_\_) == FMC\_WAIT\_TIMING\_BEFORE\_WS) || \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{                                                ((\_\_ACTIVE\_\_) == FMC\_WAIT\_TIMING\_DURING\_WS)) }}
\DoxyCodeLine{1155 }
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define IS\_FMC\_WRITE\_OPERATION(\_\_OPERATION\_\_) (((\_\_OPERATION\_\_) == FMC\_WRITE\_OPERATION\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{                                                ((\_\_OPERATION\_\_) == FMC\_WRITE\_OPERATION\_ENABLE))}}
\DoxyCodeLine{1158 }
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define IS\_FMC\_WAITE\_SIGNAL(\_\_SIGNAL\_\_) (((\_\_SIGNAL\_\_) == FMC\_WAIT\_SIGNAL\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{                                          ((\_\_SIGNAL\_\_) == FMC\_WAIT\_SIGNAL\_ENABLE))}}
\DoxyCodeLine{1161 }
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define IS\_FMC\_EXTENDED\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == FMC\_EXTENDED\_MODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{                                         ((\_\_MODE\_\_) == FMC\_EXTENDED\_MODE\_ENABLE))}}
\DoxyCodeLine{1164 }
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define IS\_FMC\_ASYNWAIT(\_\_STATE\_\_) (((\_\_STATE\_\_) == FMC\_ASYNCHRONOUS\_WAIT\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{                                     ((\_\_STATE\_\_) == FMC\_ASYNCHRONOUS\_WAIT\_ENABLE))}}
\DoxyCodeLine{1167 }
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define IS\_FMC\_WRITE\_BURST(\_\_BURST\_\_) (((\_\_BURST\_\_) == FMC\_WRITE\_BURST\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{                                        ((\_\_BURST\_\_) == FMC\_WRITE\_BURST\_ENABLE))}}
\DoxyCodeLine{1170 }
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define IS\_FMC\_CONTINOUS\_CLOCK(CCLOCK) (((CCLOCK) == FMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY) || \(\backslash\)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{                                        ((CCLOCK) == FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC))}}
\DoxyCodeLine{1173 }
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define IS\_FMC\_ADDRESS\_SETUP\_TIME(\_\_TIME\_\_) ((\_\_TIME\_\_) <= 15U)}}
\DoxyCodeLine{1175 }
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define IS\_FMC\_ADDRESS\_HOLD\_TIME(\_\_TIME\_\_) (((\_\_TIME\_\_) > 0U) \&\& ((\_\_TIME\_\_) <= 15U))}}
\DoxyCodeLine{1177 }
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define IS\_FMC\_DATASETUP\_TIME(\_\_TIME\_\_) (((\_\_TIME\_\_) > 0U) \&\& ((\_\_TIME\_\_) <= 255U))}}
\DoxyCodeLine{1179 }
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define IS\_FMC\_TURNAROUND\_TIME(\_\_TIME\_\_) ((\_\_TIME\_\_) <= 15U)}}
\DoxyCodeLine{1181 }
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define IS\_FMC\_DATA\_LATENCY(\_\_LATENCY\_\_) (((\_\_LATENCY\_\_) > 1U) \&\& ((\_\_LATENCY\_\_) <= 17U))}}
\DoxyCodeLine{1183 }
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define IS\_FMC\_CLK\_DIV(DIV) (((DIV) > 1U) \&\& ((DIV) <= 16U))}}
\DoxyCodeLine{1185 }
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define IS\_FMC\_SDRAM\_BANK(BANK) (((BANK) == FMC\_SDRAM\_BANK1) || \(\backslash\)}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{                                 ((BANK) == FMC\_SDRAM\_BANK2))}}
\DoxyCodeLine{1188 }
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define IS\_FMC\_COLUMNBITS\_NUMBER(COLUMN) (((COLUMN) == FMC\_SDRAM\_COLUMN\_BITS\_NUM\_8)  || \(\backslash\)}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{                                          ((COLUMN) == FMC\_SDRAM\_COLUMN\_BITS\_NUM\_9)  || \(\backslash\)}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{                                          ((COLUMN) == FMC\_SDRAM\_COLUMN\_BITS\_NUM\_10) || \(\backslash\)}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{                                          ((COLUMN) == FMC\_SDRAM\_COLUMN\_BITS\_NUM\_11))}}
\DoxyCodeLine{1193 }
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define IS\_FMC\_ROWBITS\_NUMBER(ROW) (((ROW) == FMC\_SDRAM\_ROW\_BITS\_NUM\_11) || \(\backslash\)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{                                    ((ROW) == FMC\_SDRAM\_ROW\_BITS\_NUM\_12) || \(\backslash\)}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{                                    ((ROW) == FMC\_SDRAM\_ROW\_BITS\_NUM\_13))}}
\DoxyCodeLine{1197 }
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define IS\_FMC\_SDMEMORY\_WIDTH(WIDTH) (((WIDTH) == FMC\_SDRAM\_MEM\_BUS\_WIDTH\_8)  || \(\backslash\)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{                                      ((WIDTH) == FMC\_SDRAM\_MEM\_BUS\_WIDTH\_16) || \(\backslash\)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{                                      ((WIDTH) == FMC\_SDRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{1201 }
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define IS\_FMC\_INTERNALBANK\_NUMBER(NUMBER) (((NUMBER) == FMC\_SDRAM\_INTERN\_BANKS\_NUM\_2) || \(\backslash\)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{                                            ((NUMBER) == FMC\_SDRAM\_INTERN\_BANKS\_NUM\_4))}}
\DoxyCodeLine{1204 }
\DoxyCodeLine{1205 }
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define IS\_FMC\_CAS\_LATENCY(LATENCY) (((LATENCY) == FMC\_SDRAM\_CAS\_LATENCY\_1) || \(\backslash\)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{                                     ((LATENCY) == FMC\_SDRAM\_CAS\_LATENCY\_2) || \(\backslash\)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{                                     ((LATENCY) == FMC\_SDRAM\_CAS\_LATENCY\_3))}}
\DoxyCodeLine{1209 }
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define IS\_FMC\_SDCLOCK\_PERIOD(PERIOD) (((PERIOD) == FMC\_SDRAM\_CLOCK\_DISABLE)  || \(\backslash\)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{                                       ((PERIOD) == FMC\_SDRAM\_CLOCK\_PERIOD\_2) || \(\backslash\)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{                                       ((PERIOD) == FMC\_SDRAM\_CLOCK\_PERIOD\_3))}}
\DoxyCodeLine{1213 }
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define IS\_FMC\_READ\_BURST(RBURST) (((RBURST) == FMC\_SDRAM\_RBURST\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{                                   ((RBURST) == FMC\_SDRAM\_RBURST\_ENABLE))}}
\DoxyCodeLine{1216 }
\DoxyCodeLine{1217 }
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define IS\_FMC\_READPIPE\_DELAY(DELAY) (((DELAY) == FMC\_SDRAM\_RPIPE\_DELAY\_0) || \(\backslash\)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{                                      ((DELAY) == FMC\_SDRAM\_RPIPE\_DELAY\_1) || \(\backslash\)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{                                      ((DELAY) == FMC\_SDRAM\_RPIPE\_DELAY\_2))}}
\DoxyCodeLine{1221 }
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define IS\_FMC\_LOADTOACTIVE\_DELAY(DELAY) (((DELAY) > 0U) \&\& ((DELAY) <= 16U))}}
\DoxyCodeLine{1223 }
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define IS\_FMC\_EXITSELFREFRESH\_DELAY(DELAY) (((DELAY) > 0U) \&\& ((DELAY) <= 16U))}}
\DoxyCodeLine{1225  }
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define IS\_FMC\_SELFREFRESH\_TIME(TIME) (((TIME) > 0U) \&\& ((TIME) <= 16U))}}
\DoxyCodeLine{1227  }
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define IS\_FMC\_ROWCYCLE\_DELAY(DELAY) (((DELAY) > 0U) \&\& ((DELAY) <= 16U))}}
\DoxyCodeLine{1229   }
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define IS\_FMC\_WRITE\_RECOVERY\_TIME(TIME) (((TIME) > 0U) \&\& ((TIME) <= 16U))}}
\DoxyCodeLine{1231  }
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define IS\_FMC\_RP\_DELAY(DELAY) (((DELAY) > 0U) \&\& ((DELAY) <= 16U))}}
\DoxyCodeLine{1233 }
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define IS\_FMC\_RCD\_DELAY(DELAY) (((DELAY) > 0U) \&\& ((DELAY) <= 16U))}}
\DoxyCodeLine{1235 }
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define IS\_FMC\_COMMAND\_MODE(COMMAND) (((COMMAND) == FMC\_SDRAM\_CMD\_NORMAL\_MODE)      || \(\backslash\)}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{                                      ((COMMAND) == FMC\_SDRAM\_CMD\_CLK\_ENABLE)       || \(\backslash\)}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{                                      ((COMMAND) == FMC\_SDRAM\_CMD\_PALL)             || \(\backslash\)}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{                                      ((COMMAND) == FMC\_SDRAM\_CMD\_AUTOREFRESH\_MODE) || \(\backslash\)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{                                      ((COMMAND) == FMC\_SDRAM\_CMD\_LOAD\_MODE)        || \(\backslash\)}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{                                      ((COMMAND) == FMC\_SDRAM\_CMD\_SELFREFRESH\_MODE) || \(\backslash\)}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{                                      ((COMMAND) == FMC\_SDRAM\_CMD\_POWERDOWN\_MODE))}}
\DoxyCodeLine{1243 }
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define IS\_FMC\_COMMAND\_TARGET(TARGET) (((TARGET) == FMC\_SDRAM\_CMD\_TARGET\_BANK1) || \(\backslash\)}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{                                       ((TARGET) == FMC\_SDRAM\_CMD\_TARGET\_BANK2) || \(\backslash\)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{                                       ((TARGET) == FMC\_SDRAM\_CMD\_TARGET\_BANK1\_2))}}
\DoxyCodeLine{1247 }
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define IS\_FMC\_AUTOREFRESH\_NUMBER(NUMBER) (((NUMBER) > 0U) \&\& ((NUMBER) <= 16U))}}
\DoxyCodeLine{1249 }
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define IS\_FMC\_MODE\_REGISTER(CONTENT) ((CONTENT) <= 8191U)}}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define IS\_FMC\_REFRESH\_RATE(RATE) ((RATE) <= 8191U)}}
\DoxyCodeLine{1253 }
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define IS\_FMC\_SDRAM\_DEVICE(INSTANCE) ((INSTANCE) == FMC\_SDRAM\_DEVICE)}}
\DoxyCodeLine{1255 }
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define IS\_FMC\_WRITE\_PROTECTION(WRITE) (((WRITE) == FMC\_SDRAM\_WRITE\_PROTECTION\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{                                        ((WRITE) == FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE))}}
\DoxyCodeLine{1258 }
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define IS\_FMC\_PAGESIZE(SIZE) (((SIZE) == FMC\_PAGE\_SIZE\_NONE) || \(\backslash\)}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{                               ((SIZE) == FMC\_PAGE\_SIZE\_128)  || \(\backslash\)}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{                               ((SIZE) == FMC\_PAGE\_SIZE\_256)  || \(\backslash\)}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{                               ((SIZE) == FMC\_PAGE\_SIZE\_512)  || \(\backslash\)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{                               ((SIZE) == FMC\_PAGE\_SIZE\_1024))}}
\DoxyCodeLine{1264 }
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#if defined (STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define IS\_FMC\_WRITE\_FIFO(FIFO) (((FIFO) == FMC\_WRITE\_FIFO\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{                                 ((FIFO) == FMC\_WRITE\_FIFO\_ENABLE))}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1269 }
\DoxyCodeLine{1278 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1289 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NORSRAM\_Init(FMC\_NORSRAM\_TypeDef *Device, FMC\_NORSRAM\_InitTypeDef *Init);}
\DoxyCodeLine{1290 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NORSRAM\_Timing\_Init(FMC\_NORSRAM\_TypeDef *Device, FMC\_NORSRAM\_TimingTypeDef *Timing, uint32\_t Bank);}
\DoxyCodeLine{1291 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NORSRAM\_Extended\_Timing\_Init(FMC\_NORSRAM\_EXTENDED\_TypeDef *Device, FMC\_NORSRAM\_TimingTypeDef *Timing, uint32\_t Bank, uint32\_t ExtendedMode);}
\DoxyCodeLine{1292 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NORSRAM\_DeInit(FMC\_NORSRAM\_TypeDef *Device, FMC\_NORSRAM\_EXTENDED\_TypeDef *ExDevice, uint32\_t Bank);}
\DoxyCodeLine{1300 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NORSRAM\_WriteOperation\_Enable(FMC\_NORSRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1301 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NORSRAM\_WriteOperation\_Disable(FMC\_NORSRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1315 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NAND\_Init(FMC\_NAND\_TypeDef *Device, FMC\_NAND\_InitTypeDef *Init);}
\DoxyCodeLine{1316 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NAND\_CommonSpace\_Timing\_Init(FMC\_NAND\_TypeDef *Device, FMC\_NAND\_PCC\_TimingTypeDef *Timing, uint32\_t Bank);}
\DoxyCodeLine{1317 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NAND\_AttributeSpace\_Timing\_Init(FMC\_NAND\_TypeDef *Device, FMC\_NAND\_PCC\_TimingTypeDef *Timing, uint32\_t Bank);}
\DoxyCodeLine{1318 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NAND\_DeInit(FMC\_NAND\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1326 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NAND\_ECC\_Enable(FMC\_NAND\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1327 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NAND\_ECC\_Disable(FMC\_NAND\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1328 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_NAND\_GetECC(FMC\_NAND\_TypeDef *Device, uint32\_t *ECCval, uint32\_t Bank, uint32\_t Timeout);}
\DoxyCodeLine{1329 }
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)}}
\DoxyCodeLine{1343 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_PCCARD\_Init(FMC\_PCCARD\_TypeDef *Device, FMC\_PCCARD\_InitTypeDef *Init);}
\DoxyCodeLine{1344 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_PCCARD\_CommonSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef *Device, FMC\_NAND\_PCC\_TimingTypeDef *Timing);}
\DoxyCodeLine{1345 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_PCCARD\_AttributeSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef *Device, FMC\_NAND\_PCC\_TimingTypeDef *Timing);}
\DoxyCodeLine{1346 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_PCCARD\_IOSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef *Device, FMC\_NAND\_PCC\_TimingTypeDef *Timing); }
\DoxyCodeLine{1347 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_PCCARD\_DeInit(FMC\_PCCARD\_TypeDef *Device);}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1355 }
\DoxyCodeLine{1362 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_Init(FMC\_SDRAM\_TypeDef *Device, FMC\_SDRAM\_InitTypeDef *Init);}
\DoxyCodeLine{1363 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_Timing\_Init(FMC\_SDRAM\_TypeDef *Device, FMC\_SDRAM\_TimingTypeDef *Timing, uint32\_t Bank);}
\DoxyCodeLine{1364 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_DeInit(FMC\_SDRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1372 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_WriteProtection\_Enable(FMC\_SDRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1373 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_WriteProtection\_Disable(FMC\_SDRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1374 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_SendCommand(FMC\_SDRAM\_TypeDef *Device, FMC\_SDRAM\_CommandTypeDef *Command, uint32\_t Timeout);}
\DoxyCodeLine{1375 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_ProgramRefreshRate(FMC\_SDRAM\_TypeDef *Device, uint32\_t RefreshRate);}
\DoxyCodeLine{1376 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FMC\_SDRAM\_SetAutoRefreshNumber(FMC\_SDRAM\_TypeDef *Device, uint32\_t AutoRefreshNumber);}
\DoxyCodeLine{1377 uint32\_t           FMC\_SDRAM\_GetModeStatus(FMC\_SDRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{1398 \}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1400 }
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_LL\_FMC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1402 }
\DoxyCodeLine{1403 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
