#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11c617cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11c615f80 .scope module, "tb_global_cmd_processor" "tb_global_cmd_processor" 3 6;
 .timescale -9 -12;
P_0x11c615920 .param/l "ADDR_CTRL" 1 3 49, C4<000000000000>;
P_0x11c615960 .param/l "ADDR_IRQ_EN" 1 3 50, C4<000000001000>;
P_0x11c6159a0 .param/l "ADDR_IRQ_STATUS" 1 3 50, C4<000000001100>;
P_0x11c6159e0 .param/l "ADDR_STATUS" 1 3 49, C4<000000000100>;
P_0x11c615a20 .param/l "ADDR_TPC_BASE" 1 3 51, C4<000100000000>;
P_0x11c615a60 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x11c615aa0 .param/l "NUM_TPCS" 0 3 9, +C4<00000000000000000000000000000100>;
v0x600001001170_0 .array/port v0x600001001170, 0;
L_0x600000900f50 .functor BUFZ 20, v0x600001001170_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001001170_1 .array/port v0x600001001170, 1;
L_0x600000900fc0 .functor BUFZ 20, v0x600001001170_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001001170_2 .array/port v0x600001001170, 2;
L_0x600000901030 .functor BUFZ 20, v0x600001001170_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001001170_3 .array/port v0x600001001170, 3;
L_0x6000009010a0 .functor BUFZ 20, v0x600001001170_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001001320_0 .var "captured_start", 3 0;
v0x6000010013b0_0 .var "clk", 0 0;
v0x600001001440_0 .var/i "errors", 31 0;
v0x6000010014d0_0 .net "global_sync_out", 0 0, L_0x600000900e00;  1 drivers
v0x600001001560_0 .var/i "i", 31 0;
v0x6000010015f0_0 .net "irq", 0 0, L_0x600000900ee0;  1 drivers
v0x600001001680_0 .var "read_data", 31 0;
v0x600001001710_0 .var "rst_n", 0 0;
v0x6000010017a0_0 .var "s_axi_araddr", 11 0;
v0x600001001830_0 .net "s_axi_arready", 0 0, L_0x600000900cb0;  1 drivers
v0x6000010018c0_0 .var "s_axi_arvalid", 0 0;
v0x600001001950_0 .var "s_axi_awaddr", 11 0;
v0x6000010019e0_0 .net "s_axi_awready", 0 0, L_0x600000900b60;  1 drivers
v0x600001001a70_0 .var "s_axi_awvalid", 0 0;
v0x600001001b00_0 .var "s_axi_bready", 0 0;
L_0x1200880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001001b90_0 .net "s_axi_bresp", 1 0, L_0x1200880a0;  1 drivers
v0x600001001c20_0 .net "s_axi_bvalid", 0 0, L_0x600000900c40;  1 drivers
v0x600001001cb0_0 .net "s_axi_rdata", 31 0, L_0x600000900d20;  1 drivers
v0x600001001d40_0 .var "s_axi_rready", 0 0;
L_0x1200880e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001001dd0_0 .net "s_axi_rresp", 1 0, L_0x1200880e8;  1 drivers
v0x600001001e60_0 .net "s_axi_rvalid", 0 0, L_0x600000900d90;  1 drivers
v0x600001001ef0_0 .var "s_axi_wdata", 31 0;
v0x600001001f80_0 .net "s_axi_wready", 0 0, L_0x600000900bd0;  1 drivers
v0x600001002010_0 .var "s_axi_wstrb", 3 0;
v0x6000010020a0_0 .var "s_axi_wvalid", 0 0;
v0x600001002130_0 .net "sync_grant", 3 0, L_0x600001304000;  1 drivers
v0x6000010021c0_0 .var "sync_request", 3 0;
v0x600001002250_0 .var "sync_seen", 0 0;
v0x6000010022e0_0 .var/i "timeout", 31 0;
v0x600001002370_0 .var "tpc_busy", 3 0;
v0x600001002400_0 .var "tpc_done", 3 0;
v0x600001002490_0 .var "tpc_error", 3 0;
v0x600001002520_0 .net "tpc_start", 3 0, L_0x600001304500;  1 drivers
v0x6000010025b0 .array "tpc_start_pc", 3 0;
v0x6000010025b0_0 .net v0x6000010025b0 0, 19 0, L_0x600000900f50; 1 drivers
v0x6000010025b0_1 .net v0x6000010025b0 1, 19 0, L_0x600000900fc0; 1 drivers
v0x6000010025b0_2 .net v0x6000010025b0 2, 19 0, L_0x600000901030; 1 drivers
v0x6000010025b0_3 .net v0x6000010025b0 3, 19 0, L_0x6000009010a0; 1 drivers
S_0x11c6152c0 .scope task, "axi_read" "axi_read" 3 87, 3 87 0, S_0x11c615f80;
 .timescale -9 -12;
v0x600001006520_0 .var "addr", 11 0;
v0x6000010065b0_0 .var "data", 31 0;
E_0x600003709880 .event posedge, v0x600001007cc0_0;
E_0x6000037098c0 .event negedge, v0x600001007cc0_0;
TD_tb_global_cmd_processor.axi_read ;
    %wait E_0x6000037098c0;
    %load/vec4 v0x600001006520_0;
    %store/vec4 v0x6000010017a0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000010018c0_0, 0, 1;
    %wait E_0x600003709880;
T_0.0 ;
    %load/vec4 v0x600001001830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x600003709880;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x6000037098c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010018c0_0, 0, 1;
    %wait E_0x600003709880;
T_0.2 ;
    %load/vec4 v0x600001001e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x600003709880;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x600001001cb0_0;
    %store/vec4 v0x6000010065b0_0, 0, 32;
    %wait E_0x600003709880;
    %end;
S_0x11c614c60 .scope task, "axi_write" "axi_write" 3 81, 3 81 0, S_0x11c615f80;
 .timescale -9 -12;
v0x600001006640_0 .var "addr", 11 0;
v0x6000010066d0_0 .var "data", 31 0;
TD_tb_global_cmd_processor.axi_write ;
    %load/vec4 v0x600001006640_0;
    %store/vec4 v0x600001006760_0, 0, 12;
    %load/vec4 v0x6000010066d0_0;
    %store/vec4 v0x6000010067f0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write_capture, S_0x11c60a000;
    %join;
    %load/vec4 v0x600001006880_0;
    %store/vec4 v0x600001001320_0, 0, 4;
    %end;
S_0x11c60a000 .scope task, "axi_write_capture" "axi_write_capture" 3 58, 3 58 0, S_0x11c615f80;
 .timescale -9 -12;
v0x600001006760_0 .var "addr", 11 0;
v0x6000010067f0_0 .var "data", 31 0;
v0x600001006880_0 .var "start_cap", 3 0;
TD_tb_global_cmd_processor.axi_write_capture ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001006880_0, 0, 4;
    %wait E_0x6000037098c0;
    %load/vec4 v0x600001006760_0;
    %store/vec4 v0x600001001950_0, 0, 12;
    %load/vec4 v0x6000010067f0_0;
    %store/vec4 v0x600001001ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001001a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000010020a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010022e0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x6000010022e0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_2.5, 5;
    %wait E_0x600003709880;
    %delay 1000, 0;
    %load/vec4 v0x600001002520_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x600001002520_0;
    %store/vec4 v0x600001006880_0, 0, 4;
T_2.6 ;
    %load/vec4 v0x6000010019e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x600001001f80_0;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001001a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010020a0_0, 0, 1;
T_2.8 ;
    %load/vec4 v0x600001001c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x6000010022e0_0, 0, 32;
T_2.11 ;
    %load/vec4 v0x6000010022e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010022e0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %wait E_0x600003709880;
    %end;
S_0x11c60a170 .scope module, "dut" "global_cmd_processor" 3 36, 4 13 0, S_0x11c615f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 12 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 4 "tpc_start";
    .port_info 20 /OUTPUT 80 "tpc_start_pc";
    .port_info 21 /INPUT 4 "tpc_busy";
    .port_info 22 /INPUT 4 "tpc_done";
    .port_info 23 /INPUT 4 "tpc_error";
    .port_info 24 /OUTPUT 1 "global_sync_out";
    .port_info 25 /INPUT 4 "sync_request";
    .port_info 26 /OUTPUT 4 "sync_grant";
    .port_info 27 /OUTPUT 1 "irq";
P_0x11c618d10 .param/l "ADDR_CTRL" 1 4 97, C4<000000000000>;
P_0x11c618d50 .param/l "ADDR_IRQ_EN" 1 4 99, C4<000000001000>;
P_0x11c618d90 .param/l "ADDR_IRQ_STATUS" 1 4 100, C4<000000001100>;
P_0x11c618dd0 .param/l "ADDR_STATUS" 1 4 98, C4<000000000100>;
P_0x11c618e10 .param/l "ADDR_TPC_BASE" 1 4 101, C4<000100000000>;
P_0x11c618e50 .param/l "ADDR_TPC_STRIDE" 1 4 102, C4<000000010000>;
P_0x11c618e90 .param/l "AXI_ADDR_W" 0 4 16, +C4<00000000000000000000000000001100>;
P_0x11c618ed0 .param/l "AXI_DATA_W" 0 4 17, +C4<00000000000000000000000000100000>;
P_0x11c618f10 .param/l "AXI_IDLE" 1 4 115, C4<000>;
P_0x11c618f50 .param/l "AXI_READ_DATA" 1 4 117, C4<010>;
P_0x11c618f90 .param/l "AXI_WRITE_RESP" 1 4 116, C4<001>;
P_0x11c618fd0 .param/l "NUM_TPCS" 0 4 14, +C4<00000000000000000000000000000100>;
P_0x11c619010 .param/l "SRAM_ADDR_W" 0 4 15, +C4<00000000000000000000000000010100>;
L_0x600000900850 .functor NOT 4, L_0x600001304140, C4<0000>, C4<0000>, C4<0000>;
L_0x6000009008c0 .functor OR 4, v0x600001000fc0_0, L_0x600000900850, C4<0000>, C4<0000>;
L_0x120088010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000900930 .functor OR 4, L_0x6000009008c0, L_0x120088010, C4<0000>, C4<0000>;
L_0x600000900a10 .functor NOT 4, L_0x600001304320, C4<0000>, C4<0000>, C4<0000>;
L_0x600000900a80 .functor OR 4, v0x6000010021c0_0, L_0x600000900a10, C4<0000>, C4<0000>;
L_0x120088058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000900af0 .functor OR 4, L_0x600000900a80, L_0x120088058, C4<0000>, C4<0000>;
L_0x600000900b60 .functor BUFZ 1, v0x600001000480_0, C4<0>, C4<0>, C4<0>;
L_0x600000900bd0 .functor BUFZ 1, v0x600001000bd0_0, C4<0>, C4<0>, C4<0>;
L_0x600000900c40 .functor BUFZ 1, v0x600001000750_0, C4<0>, C4<0>, C4<0>;
L_0x600000900cb0 .functor BUFZ 1, v0x600001000240_0, C4<0>, C4<0>, C4<0>;
L_0x600000900d20 .functor BUFZ 32, v0x600001007b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000900d90 .functor BUFZ 1, v0x600001000a20_0, C4<0>, C4<0>, C4<0>;
L_0x600000900e00 .functor BUFZ 1, v0x600001007c30_0, C4<0>, C4<0>, C4<0>;
L_0x600000900ee0 .functor BUFZ 1, v0x600001000000_0, C4<0>, C4<0>, C4<0>;
v0x6000010073c0_0 .net *"_ivl_27", 3 0, L_0x600001304140;  1 drivers
v0x600001007450_0 .net *"_ivl_28", 3 0, L_0x600000900850;  1 drivers
v0x6000010074e0_0 .net *"_ivl_30", 3 0, L_0x6000009008c0;  1 drivers
v0x600001007570_0 .net/2u *"_ivl_32", 3 0, L_0x120088010;  1 drivers
v0x600001007600_0 .net *"_ivl_34", 3 0, L_0x600000900930;  1 drivers
v0x600001007690_0 .net *"_ivl_39", 3 0, L_0x600001304320;  1 drivers
v0x600001007720_0 .net *"_ivl_40", 3 0, L_0x600000900a10;  1 drivers
v0x6000010077b0_0 .net *"_ivl_42", 3 0, L_0x600000900a80;  1 drivers
v0x600001007840_0 .net/2u *"_ivl_44", 3 0, L_0x120088058;  1 drivers
v0x6000010078d0_0 .net *"_ivl_46", 3 0, L_0x600000900af0;  1 drivers
v0x600001007960_0 .net "all_enabled_done", 0 0, L_0x600001304280;  1 drivers
v0x6000010079f0_0 .net "all_sync_requested", 0 0, L_0x600001304aa0;  1 drivers
v0x600001007a80_0 .var "axi_addr_reg", 11 0;
v0x600001007b10_0 .var "axi_rdata_reg", 31 0;
v0x600001007ba0_0 .var "axi_state", 2 0;
v0x600001007c30_0 .var "barrier_active", 0 0;
v0x600001007cc0_0 .net "clk", 0 0, v0x6000010013b0_0;  1 drivers
v0x600001007d50_0 .var "global_start_pulse", 0 0;
v0x600001007de0_0 .net "global_sync_out", 0 0, L_0x600000900e00;  alias, 1 drivers
v0x600001007e70_0 .net "irq", 0 0, L_0x600000900ee0;  alias, 1 drivers
v0x600001007f00_0 .var "irq_enable", 0 0;
v0x600001000000_0 .var "irq_status", 0 0;
v0x600001000090_0 .net "rst_n", 0 0, v0x600001001710_0;  1 drivers
v0x600001000120_0 .net "s_axi_araddr", 11 0, v0x6000010017a0_0;  1 drivers
v0x6000010001b0_0 .net "s_axi_arready", 0 0, L_0x600000900cb0;  alias, 1 drivers
v0x600001000240_0 .var "s_axi_arready_reg", 0 0;
v0x6000010002d0_0 .net "s_axi_arvalid", 0 0, v0x6000010018c0_0;  1 drivers
v0x600001000360_0 .net "s_axi_awaddr", 11 0, v0x600001001950_0;  1 drivers
v0x6000010003f0_0 .net "s_axi_awready", 0 0, L_0x600000900b60;  alias, 1 drivers
v0x600001000480_0 .var "s_axi_awready_reg", 0 0;
v0x600001000510_0 .net "s_axi_awvalid", 0 0, v0x600001001a70_0;  1 drivers
v0x6000010005a0_0 .net "s_axi_bready", 0 0, v0x600001001b00_0;  1 drivers
v0x600001000630_0 .net "s_axi_bresp", 1 0, L_0x1200880a0;  alias, 1 drivers
v0x6000010006c0_0 .net "s_axi_bvalid", 0 0, L_0x600000900c40;  alias, 1 drivers
v0x600001000750_0 .var "s_axi_bvalid_reg", 0 0;
v0x6000010007e0_0 .net "s_axi_rdata", 31 0, L_0x600000900d20;  alias, 1 drivers
v0x600001000870_0 .net "s_axi_rready", 0 0, v0x600001001d40_0;  1 drivers
v0x600001000900_0 .net "s_axi_rresp", 1 0, L_0x1200880e8;  alias, 1 drivers
v0x600001000990_0 .net "s_axi_rvalid", 0 0, L_0x600000900d90;  alias, 1 drivers
v0x600001000a20_0 .var "s_axi_rvalid_reg", 0 0;
v0x600001000ab0_0 .net "s_axi_wdata", 31 0, v0x600001001ef0_0;  1 drivers
v0x600001000b40_0 .net "s_axi_wready", 0 0, L_0x600000900bd0;  alias, 1 drivers
v0x600001000bd0_0 .var "s_axi_wready_reg", 0 0;
v0x600001000c60_0 .net "s_axi_wstrb", 3 0, v0x600001002010_0;  1 drivers
v0x600001000cf0_0 .net "s_axi_wvalid", 0 0, v0x6000010020a0_0;  1 drivers
v0x600001000d80_0 .net "sync_grant", 3 0, L_0x600001304000;  alias, 1 drivers
v0x600001000e10_0 .net "sync_request", 3 0, v0x6000010021c0_0;  1 drivers
v0x600001000ea0_0 .net "tpc_busy", 3 0, v0x600001002370_0;  1 drivers
v0x600001000f30_0 .net "tpc_done", 3 0, v0x600001002400_0;  1 drivers
v0x600001000fc0_0 .var "tpc_done_latch", 3 0;
v0x600001001050_0 .var "tpc_enable", 7 0;
v0x6000010010e0_0 .net "tpc_error", 3 0, v0x600001002490_0;  1 drivers
v0x600001001170 .array "tpc_pc", 3 0, 19 0;
v0x600001001200_0 .net "tpc_start", 3 0, L_0x600001304500;  alias, 1 drivers
v0x600001001290 .array "tpc_start_pc", 3 0;
v0x600001001290_0 .net v0x600001001290 0, 19 0, v0x600001001170_0; 1 drivers
v0x600001001290_1 .net v0x600001001290 1, 19 0, v0x600001001170_1; 1 drivers
v0x600001001290_2 .net v0x600001001290 2, 19 0, v0x600001001170_2; 1 drivers
v0x600001001290_3 .net v0x600001001290 3, 19 0, v0x600001001170_3; 1 drivers
E_0x600003709c40/0 .event negedge, v0x600001000090_0;
E_0x600003709c40/1 .event posedge, v0x600001007cc0_0;
E_0x600003709c40 .event/or E_0x600003709c40/0, E_0x600003709c40/1;
L_0x600001304a00 .part v0x600001001050_0, 0, 1;
L_0x600001304640 .part v0x6000010021c0_0, 0, 1;
L_0x6000013046e0 .part v0x600001001050_0, 1, 1;
L_0x600001304780 .part v0x6000010021c0_0, 1, 1;
L_0x600001304820 .part v0x600001001050_0, 2, 1;
L_0x600001304460 .part v0x6000010021c0_0, 2, 1;
L_0x600001304500 .concat8 [ 1 1 1 1], L_0x600000900230, L_0x600000900460, L_0x6000009005b0, L_0x600000900700;
L_0x6000013045a0 .part v0x600001001050_0, 3, 1;
L_0x600001304000 .concat8 [ 1 1 1 1], L_0x6000009003f0, L_0x600000900540, L_0x600000900690, L_0x6000009007e0;
L_0x6000013040a0 .part v0x6000010021c0_0, 3, 1;
L_0x600001304140 .part v0x600001001050_0, 0, 4;
L_0x600001304280 .reduce/and L_0x600000900930;
L_0x600001304320 .part v0x600001001050_0, 0, 4;
L_0x600001304aa0 .reduce/and L_0x600000900af0;
S_0x11c616e60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 172, 4 172 0, S_0x11c60a170;
 .timescale 0 0;
v0x600001006910_0 .var/i "i", 31 0;
S_0x11c616fd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 216, 4 216 0, S_0x11c60a170;
 .timescale 0 0;
v0x6000010069a0_0 .var/i "i", 31 0;
S_0x11c617140 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 254, 4 254 0, S_0x11c60a170;
 .timescale 0 0;
v0x600001006a30_0 .var/i "i", 31 0;
S_0x11c6172b0 .scope generate, "tpc_ctrl_gen[0]" "tpc_ctrl_gen[0]" 4 330, 4 330 0, S_0x11c60a170;
 .timescale 0 0;
P_0x600003709c80 .param/l "t" 1 4 330, +C4<00>;
L_0x600000900230 .functor AND 1, v0x600001007d50_0, L_0x600001304a00, C4<1>, C4<1>;
L_0x6000009003f0 .functor AND 1, v0x600001007c30_0, L_0x600001304640, C4<1>, C4<1>;
v0x600001006ac0_0 .net *"_ivl_0", 0 0, L_0x600001304a00;  1 drivers
v0x600001006b50_0 .net *"_ivl_2", 0 0, L_0x600000900230;  1 drivers
v0x600001006be0_0 .net *"_ivl_7", 0 0, L_0x600001304640;  1 drivers
v0x600001006c70_0 .net *"_ivl_9", 0 0, L_0x6000009003f0;  1 drivers
S_0x11c617420 .scope generate, "tpc_ctrl_gen[1]" "tpc_ctrl_gen[1]" 4 330, 4 330 0, S_0x11c60a170;
 .timescale 0 0;
P_0x600003709d40 .param/l "t" 1 4 330, +C4<01>;
L_0x600000900460 .functor AND 1, v0x600001007d50_0, L_0x6000013046e0, C4<1>, C4<1>;
L_0x600000900540 .functor AND 1, v0x600001007c30_0, L_0x600001304780, C4<1>, C4<1>;
v0x600001006d00_0 .net *"_ivl_0", 0 0, L_0x6000013046e0;  1 drivers
v0x600001006d90_0 .net *"_ivl_2", 0 0, L_0x600000900460;  1 drivers
v0x600001006e20_0 .net *"_ivl_7", 0 0, L_0x600001304780;  1 drivers
v0x600001006eb0_0 .net *"_ivl_9", 0 0, L_0x600000900540;  1 drivers
S_0x11c617590 .scope generate, "tpc_ctrl_gen[2]" "tpc_ctrl_gen[2]" 4 330, 4 330 0, S_0x11c60a170;
 .timescale 0 0;
P_0x600003709dc0 .param/l "t" 1 4 330, +C4<010>;
L_0x6000009005b0 .functor AND 1, v0x600001007d50_0, L_0x600001304820, C4<1>, C4<1>;
L_0x600000900690 .functor AND 1, v0x600001007c30_0, L_0x600001304460, C4<1>, C4<1>;
v0x600001006f40_0 .net *"_ivl_0", 0 0, L_0x600001304820;  1 drivers
v0x600001006fd0_0 .net *"_ivl_2", 0 0, L_0x6000009005b0;  1 drivers
v0x600001007060_0 .net *"_ivl_7", 0 0, L_0x600001304460;  1 drivers
v0x6000010070f0_0 .net *"_ivl_9", 0 0, L_0x600000900690;  1 drivers
S_0x11c617700 .scope generate, "tpc_ctrl_gen[3]" "tpc_ctrl_gen[3]" 4 330, 4 330 0, S_0x11c60a170;
 .timescale 0 0;
P_0x600003709e40 .param/l "t" 1 4 330, +C4<011>;
L_0x600000900700 .functor AND 1, v0x600001007d50_0, L_0x6000013045a0, C4<1>, C4<1>;
L_0x6000009007e0 .functor AND 1, v0x600001007c30_0, L_0x6000013040a0, C4<1>, C4<1>;
v0x600001007180_0 .net *"_ivl_0", 0 0, L_0x6000013045a0;  1 drivers
v0x600001007210_0 .net *"_ivl_2", 0 0, L_0x600000900700;  1 drivers
v0x6000010072a0_0 .net *"_ivl_7", 0 0, L_0x6000013040a0;  1 drivers
v0x600001007330_0 .net *"_ivl_9", 0 0, L_0x6000009007e0;  1 drivers
    .scope S_0x11c60a170;
T_3 ;
    %wait E_0x600003709c40;
    %load/vec4 v0x600001000090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001000fc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001007d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001000fc0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600001000fc0_0;
    %load/vec4 v0x600001000f30_0;
    %or;
    %assign/vec4 v0x600001000fc0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11c60a170;
T_4 ;
    %wait E_0x600003709c40;
    %load/vec4 v0x600001000090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001007ba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001007a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001007b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000a20_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001001050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001007d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001007f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000000_0, 0;
    %fork t_1, S_0x11c616e60;
    %jmp t_0;
    .scope S_0x11c616e60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001006910_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x600001006910_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001006910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001001170, 0, 4;
    %load/vec4 v0x600001006910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001006910_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x11c60a170;
t_0 %join;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001007d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000240_0, 0;
    %load/vec4 v0x600001007960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x600001007f00_0;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001000000_0, 0;
T_4.4 ;
    %load/vec4 v0x600001007ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001007ba0_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0x600001000510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x600001000cf0_0;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001000480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001000bd0_0, 0;
    %load/vec4 v0x600001000360_0;
    %assign/vec4 v0x600001007a80_0, 0;
    %load/vec4 v0x600001000360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %load/vec4 v0x600001000360_0;
    %cmpi/u 256, 0, 12;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.20, 5;
    %fork t_3, S_0x11c616fd0;
    %jmp t_2;
    .scope S_0x11c616fd0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010069a0_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x6000010069a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.23, 5;
    %load/vec4 v0x600001000360_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000010069a0_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0x600001000ab0_0;
    %parti/s 20, 0, 2;
    %ix/getv/s 3, v0x6000010069a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001001170, 0, 4;
T_4.24 ;
    %load/vec4 v0x6000010069a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010069a0_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %end;
    .scope S_0x11c60a170;
t_2 %join;
T_4.20 ;
    %jmp T_4.19;
T_4.15 ;
    %load/vec4 v0x600001000ab0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001007d50_0, 0;
T_4.26 ;
    %load/vec4 v0x600001000ab0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x600001001050_0, 0;
    %jmp T_4.19;
T_4.16 ;
    %load/vec4 v0x600001000ab0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001007f00_0, 0;
    %jmp T_4.19;
T_4.17 ;
    %load/vec4 v0x600001000ab0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000000_0, 0;
T_4.28 ;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001007ba0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x6000010002d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001000240_0, 0;
    %load/vec4 v0x600001000120_0;
    %assign/vec4 v0x600001007a80_0, 0;
    %load/vec4 v0x600001000120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001007b10_0, 0;
    %fork t_5, S_0x11c617140;
    %jmp t_4;
    .scope S_0x11c617140;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001006a30_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x600001006a30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x600001000120_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600001006a30_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x600001006a30_0;
    %load/vec4a v0x600001001170, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001007b10_0, 0;
T_4.40 ;
    %load/vec4 v0x600001000120_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600001006a30_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.42, 4;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x6000010010e0_0;
    %load/vec4 v0x600001006a30_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001000fc0_0;
    %load/vec4 v0x600001006a30_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001000ea0_0;
    %load/vec4 v0x600001006a30_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001007b10_0, 0;
T_4.42 ;
    %load/vec4 v0x600001006a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001006a30_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %end;
    .scope S_0x11c60a170;
t_4 %join;
    %jmp T_4.37;
T_4.32 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600001001050_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x600001007b10_0, 0;
    %jmp T_4.37;
T_4.33 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x600001007960_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x6000010010e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001000fc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001000ea0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x600001007b10_0, 0;
    %jmp T_4.37;
T_4.34 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600001007f00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001007b10_0, 0;
    %jmp T_4.37;
T_4.35 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600001000000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001007b10_0, 0;
    %jmp T_4.37;
T_4.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001007ba0_0, 0;
T_4.30 ;
T_4.13 ;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001000750_0, 0;
    %load/vec4 v0x6000010005a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.46, 9;
    %load/vec4 v0x600001000750_0;
    %and;
T_4.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001007ba0_0, 0;
T_4.44 ;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001000a20_0, 0;
    %load/vec4 v0x600001000870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.49, 9;
    %load/vec4 v0x600001000a20_0;
    %and;
T_4.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001000a20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001007ba0_0, 0;
T_4.47 ;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11c60a170;
T_5 ;
    %wait E_0x600003709c40;
    %load/vec4 v0x600001000090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001007c30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000010079f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x600001007c30_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001007c30_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600001007c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001007c30_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11c615f80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010013b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001001710_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001001950_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010017a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001001a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010018c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001001ef0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001002010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010020a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001001b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001001d40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001002370_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001002400_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001002490_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000010021c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x11c615f80;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x6000010013b0_0;
    %inv;
    %store/vec4 v0x6000010013b0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11c615f80;
T_8 ;
    %vpi_call/w 3 104 "$display", "\000" {0 0 0};
    %vpi_call/w 3 105 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 106 "$display", "\342\225\221      Global Command Processor Unit Testbench               \342\225\221" {0 0 0};
    %vpi_call/w 3 107 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001001710_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 112 "$display", "\000" {0 0 0};
    %vpi_call/w 3 113 "$display", "[TEST 1] Read Control Register" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001006520_0, 0, 12;
    %fork TD_tb_global_cmd_processor.axi_read, S_0x11c6152c0;
    %join;
    %load/vec4 v0x6000010065b0_0;
    %store/vec4 v0x600001001680_0, 0, 32;
    %load/vec4 v0x600001001680_0;
    %parti/s 8, 8, 5;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 115 "$display", "  PASS: Default enable = 0xFF" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 116 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.1 ;
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "[TEST 2] Write TPC Start PC" {0 0 0};
    %pushi/vec4 256, 0, 12;
    %store/vec4 v0x600001006640_0, 0, 12;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x6000010066d0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write, S_0x11c614c60;
    %join;
    %pushi/vec4 272, 0, 12;
    %store/vec4 v0x600001006640_0, 0, 12;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x6000010066d0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write, S_0x11c614c60;
    %join;
    %pushi/vec4 256, 0, 12;
    %store/vec4 v0x600001006520_0, 0, 12;
    %fork TD_tb_global_cmd_processor.axi_read, S_0x11c6152c0;
    %join;
    %load/vec4 v0x6000010065b0_0;
    %store/vec4 v0x600001001680_0, 0, 32;
    %load/vec4 v0x600001001680_0;
    %cmpi/e 4096, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 124 "$display", "  PASS: TPC0 PC" {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 125 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.3 ;
    %pushi/vec4 272, 0, 12;
    %store/vec4 v0x600001006520_0, 0, 12;
    %fork TD_tb_global_cmd_processor.axi_read, S_0x11c6152c0;
    %join;
    %load/vec4 v0x6000010065b0_0;
    %store/vec4 v0x600001001680_0, 0, 32;
    %load/vec4 v0x600001001680_0;
    %cmpi/e 8192, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 127 "$display", "  PASS: TPC1 PC" {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 128 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.5 ;
    %vpi_call/w 3 131 "$display", "\000" {0 0 0};
    %vpi_call/w 3 132 "$display", "[TEST 3] Global Start Pulse" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001006760_0, 0, 12;
    %pushi/vec4 65281, 0, 32;
    %store/vec4 v0x6000010067f0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write_capture, S_0x11c60a000;
    %join;
    %load/vec4 v0x600001006880_0;
    %store/vec4 v0x600001001320_0, 0, 4;
    %load/vec4 v0x600001001320_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 134 "$display", "  PASS: All TPCs started" {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 135 "$display", "  FAIL: start=%b", v0x600001001320_0 {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.7 ;
    %vpi_call/w 3 138 "$display", "\000" {0 0 0};
    %vpi_call/w 3 139 "$display", "[TEST 4] Status Register" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600001002370_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600001002400_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x600001006520_0, 0, 12;
    %fork TD_tb_global_cmd_processor.axi_read, S_0x11c6152c0;
    %join;
    %load/vec4 v0x6000010065b0_0;
    %store/vec4 v0x600001001680_0, 0, 32;
    %load/vec4 v0x600001001680_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %vpi_call/w 3 143 "$display", "  PASS: Busy correct" {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 144 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.9 ;
    %vpi_call/w 3 147 "$display", "\000" {0 0 0};
    %vpi_call/w 3 148 "$display", "[TEST 5] TPC Enable Mask" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001006640_0, 0, 12;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0x6000010066d0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write, S_0x11c614c60;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001006760_0, 0, 12;
    %pushi/vec4 769, 0, 32;
    %store/vec4 v0x6000010067f0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write_capture, S_0x11c60a000;
    %join;
    %load/vec4 v0x600001006880_0;
    %store/vec4 v0x600001001320_0, 0, 4;
    %load/vec4 v0x600001001320_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_8.10, 4;
    %vpi_call/w 3 151 "$display", "  PASS: Masked start" {0 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 152 "$display", "  FAIL: start=%b", v0x600001001320_0 {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.11 ;
    %vpi_call/w 3 155 "$display", "\000" {0 0 0};
    %vpi_call/w 3 156 "$display", "[TEST 6] Barrier Synchronization" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001006640_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000010066d0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write, S_0x11c614c60;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000010021c0_0, 0, 4;
    %delay 20000, 0;
    %load/vec4 v0x600001002130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %vpi_call/w 3 161 "$display", "  PASS: No premature grant" {0 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 162 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.13 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000010021c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001002250_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001001560_0, 0, 32;
T_8.14 ;
    %load/vec4 v0x600001001560_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.15, 5;
    %wait E_0x600003709880;
    %delay 1000, 0;
    %load/vec4 v0x6000010014d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001002250_0, 0, 1;
T_8.16 ;
    %load/vec4 v0x600001001560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001560_0, 0, 32;
    %jmp T_8.14;
T_8.15 ;
    %load/vec4 v0x600001002250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %vpi_call/w 3 170 "$display", "  PASS: Barrier triggered" {0 0 0};
    %jmp T_8.19;
T_8.18 ;
    %vpi_call/w 3 171 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000010021c0_0, 0, 4;
    %vpi_call/w 3 175 "$display", "\000" {0 0 0};
    %vpi_call/w 3 176 "$display", "[TEST 7] Interrupt Generation" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001006640_0, 0, 12;
    %pushi/vec4 65281, 0, 32;
    %store/vec4 v0x6000010066d0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write, S_0x11c614c60;
    %join;
    %delay 20000, 0;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x600001006640_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010066d0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write, S_0x11c614c60;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001002400_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001002370_0, 0, 4;
    %delay 50000, 0;
    %load/vec4 v0x6000010015f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.20, 4;
    %vpi_call/w 3 182 "$display", "  PASS: IRQ asserted" {0 0 0};
    %jmp T_8.21;
T_8.20 ;
    %vpi_call/w 3 183 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600001001440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001001440_0, 0, 32;
T_8.21 ;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x600001006640_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010066d0_0, 0, 32;
    %fork TD_tb_global_cmd_processor.axi_write, S_0x11c614c60;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 188 "$display", "  INFO: IRQ=%b (may stay high if done still set)", v0x6000010015f0_0 {0 0 0};
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %vpi_call/w 3 192 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 193 "$display", "Tests: 7, Errors: %0d", v0x600001001440_0 {0 0 0};
    %load/vec4 v0x600001001440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_call/w 3 194 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_8.23;
T_8.22 ;
    %vpi_call/w 3 195 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_8.23 ;
    %vpi_call/w 3 196 "$display", "\000" {0 0 0};
    %vpi_call/w 3 197 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11c615f80;
T_9 ;
    %vpi_call/w 3 200 "$dumpfile", "gcp.vcd" {0 0 0};
    %vpi_call/w 3 200 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11c615f80 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x11c615f80;
T_10 ;
    %delay 100000000, 0;
    %vpi_call/w 3 201 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 201 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_global_cmd_processor.v";
    "rtl/control/global_cmd_processor.v";
