

================================================================
== Vivado HLS Report for 'systolic_array'
================================================================
* Date:           Tue Aug 29 13:18:27 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       91|       91| 0.910 us | 0.910 us |   86|   86| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_l_PE_0_0_k1_pro_fu_128  |Loop_l_PE_0_0_k1_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |grp_Loop_l_PE_0_1_k2_pro_fu_138  |Loop_l_PE_0_1_k2_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |grp_Loop_l_PE_1_0_k3_pro_fu_148  |Loop_l_PE_1_0_k3_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |grp_Loop_l_PE_1_1_k4_pro_fu_158  |Loop_l_PE_1_1_k4_pro  |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
        |grp_Loop_l_data_load_k_p_fu_168  |Loop_l_data_load_k_p  |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
        |grp_Loop_l_data_drain_k5_fu_184  |Loop_l_data_drain_k5  |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%A_fifo_0_0_V = alloca float, align 4"   --->   Operation 11 'alloca' 'A_fifo_0_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%A_fifo_0_1_V = alloca float, align 4" [kernel.cpp:31]   --->   Operation 12 'alloca' 'A_fifo_0_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%A_fifo_0_2_V = alloca float, align 4" [kernel.cpp:33]   --->   Operation 13 'alloca' 'A_fifo_0_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%A_fifo_1_0_V = alloca float, align 4"   --->   Operation 14 'alloca' 'A_fifo_1_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_fifo_1_1_V = alloca float, align 4" [kernel.cpp:37]   --->   Operation 15 'alloca' 'A_fifo_1_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_fifo_1_2_V = alloca float, align 4" [kernel.cpp:39]   --->   Operation 16 'alloca' 'A_fifo_1_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%B_fifo_0_0_V = alloca float, align 4"   --->   Operation 17 'alloca' 'B_fifo_0_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B_fifo_0_1_V = alloca float, align 4" [kernel.cpp:43]   --->   Operation 18 'alloca' 'B_fifo_0_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%B_fifo_0_2_V = alloca float, align 4" [kernel.cpp:45]   --->   Operation 19 'alloca' 'B_fifo_0_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%B_fifo_1_0_V = alloca float, align 4"   --->   Operation 20 'alloca' 'B_fifo_1_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%B_fifo_1_1_V = alloca float, align 4" [kernel.cpp:49]   --->   Operation 21 'alloca' 'B_fifo_1_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_fifo_1_2_V = alloca float, align 4" [kernel.cpp:51]   --->   Operation 22 'alloca' 'B_fifo_1_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_load_k_p([16 x float]* %v0_0, float* %A_fifo_0_0_V, [16 x float]* %v0_1, float* %A_fifo_1_0_V, [16 x float]* %v1_0, float* %B_fifo_0_0_V, [16 x float]* %v1_1, float* %B_fifo_1_0_V)"   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_load_k_p([16 x float]* %v0_0, float* %A_fifo_0_0_V, [16 x float]* %v0_1, float* %A_fifo_1_0_V, [16 x float]* %v1_0, float* %B_fifo_0_0_V, [16 x float]* %v1_1, float* %B_fifo_1_0_V)"   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 25 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_0_k1_pro(float* %A_fifo_0_0_V, float* %B_fifo_0_0_V, float* %v2_0_0, float* %A_fifo_0_1_V, float* %B_fifo_0_1_V)"   --->   Operation 25 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 26 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_0_k1_pro(float* %A_fifo_0_0_V, float* %B_fifo_0_0_V, float* %v2_0_0, float* %A_fifo_0_1_V, float* %B_fifo_0_1_V)"   --->   Operation 26 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 27 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_1_k2_pro(float* %A_fifo_0_1_V, float* %B_fifo_1_0_V, float* %v2_0_1, float* %A_fifo_0_2_V, float* %B_fifo_1_1_V)"   --->   Operation 27 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_0_k3_pro(float* %A_fifo_1_0_V, float* %B_fifo_0_1_V, float* %v2_1_0, float* %A_fifo_1_1_V, float* %B_fifo_0_2_V)"   --->   Operation 28 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 29 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_1_k2_pro(float* %A_fifo_0_1_V, float* %B_fifo_1_0_V, float* %v2_0_1, float* %A_fifo_0_2_V, float* %B_fifo_1_1_V)"   --->   Operation 29 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_0_k3_pro(float* %A_fifo_1_0_V, float* %B_fifo_0_1_V, float* %v2_1_0, float* %A_fifo_1_1_V, float* %B_fifo_0_2_V)"   --->   Operation 30 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 31 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_1_k4_pro(float* %A_fifo_1_1_V, float* %B_fifo_1_1_V, float* %v2_1_1, float* %A_fifo_1_2_V, float* %B_fifo_1_2_V)"   --->   Operation 31 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 32 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_1_k4_pro(float* %A_fifo_1_1_V, float* %B_fifo_1_1_V, float* %v2_1_1, float* %A_fifo_1_2_V, float* %B_fifo_1_2_V)"   --->   Operation 32 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_drain_k5(float* %A_fifo_0_2_V, float* %A_fifo_1_2_V, float* %B_fifo_0_2_V, float* %B_fifo_1_2_V)"   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [kernel.cpp:21]   --->   Operation 34 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_1_1), !map !19"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_1_0), !map !25"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_0_1), !map !31"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_0_0), !map !36"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v1_1), !map !41"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v1_0), !map !47"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v0_1), !map !52"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v0_0), !map !57"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @systolic_array_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_0_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_0_0_V, float* %A_fifo_0_0_V)"   --->   Operation 44 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_0_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_0_1_V, float* %A_fifo_0_1_V)"   --->   Operation 46 'specchannel' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_0_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_0_2_V, float* %A_fifo_0_2_V)"   --->   Operation 48 'specchannel' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_1_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_1_0_V, float* %A_fifo_1_0_V)"   --->   Operation 50 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_1_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_1_1_V, float* %A_fifo_1_1_V)"   --->   Operation 52 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_1_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_1_2_V, float* %A_fifo_1_2_V)"   --->   Operation 54 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_0_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_0_0_V, float* %B_fifo_0_0_V)"   --->   Operation 56 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_0_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_0_1_V, float* %B_fifo_0_1_V)"   --->   Operation 58 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_0_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_0_2_V, float* %B_fifo_0_2_V)"   --->   Operation 60 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_1_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_1_0_V, float* %B_fifo_1_0_V)"   --->   Operation 62 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_1_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_1_1_V, float* %B_fifo_1_1_V)"   --->   Operation 64 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_1_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_1_2_V, float* %B_fifo_1_2_V)"   --->   Operation 66 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_drain_k5(float* %A_fifo_0_2_V, float* %A_fifo_1_2_V, float* %B_fifo_0_2_V, float* %B_fifo_1_2_V)"   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:153]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ v2_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ v2_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ v2_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_fifo_0_0_V              (alloca              ) [ 01111111111]
A_fifo_0_1_V              (alloca              ) [ 00111111111]
A_fifo_0_2_V              (alloca              ) [ 00111111111]
A_fifo_1_0_V              (alloca              ) [ 01111111111]
A_fifo_1_1_V              (alloca              ) [ 00111111111]
A_fifo_1_2_V              (alloca              ) [ 00111111111]
B_fifo_0_0_V              (alloca              ) [ 01111111111]
B_fifo_0_1_V              (alloca              ) [ 00111111111]
B_fifo_0_2_V              (alloca              ) [ 00111111111]
B_fifo_1_0_V              (alloca              ) [ 01111111111]
B_fifo_1_1_V              (alloca              ) [ 00111111111]
B_fifo_1_2_V              (alloca              ) [ 00111111111]
call_ln0                  (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
specdataflowpipeline_ln21 (specdataflowpipeline) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000000]
empty                     (specchannel         ) [ 00000000000]
empty_4                   (specinterface       ) [ 00000000000]
empty_5                   (specchannel         ) [ 00000000000]
empty_6                   (specinterface       ) [ 00000000000]
empty_7                   (specchannel         ) [ 00000000000]
empty_8                   (specinterface       ) [ 00000000000]
empty_9                   (specchannel         ) [ 00000000000]
empty_10                  (specinterface       ) [ 00000000000]
empty_11                  (specchannel         ) [ 00000000000]
empty_12                  (specinterface       ) [ 00000000000]
empty_13                  (specchannel         ) [ 00000000000]
empty_14                  (specinterface       ) [ 00000000000]
empty_15                  (specchannel         ) [ 00000000000]
empty_16                  (specinterface       ) [ 00000000000]
empty_17                  (specchannel         ) [ 00000000000]
empty_18                  (specinterface       ) [ 00000000000]
empty_19                  (specchannel         ) [ 00000000000]
empty_20                  (specinterface       ) [ 00000000000]
empty_21                  (specchannel         ) [ 00000000000]
empty_22                  (specinterface       ) [ 00000000000]
empty_23                  (specchannel         ) [ 00000000000]
empty_24                  (specinterface       ) [ 00000000000]
empty_25                  (specchannel         ) [ 00000000000]
empty_26                  (specinterface       ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
ret_ln153                 (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v2_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v2_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_0_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v2_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_1_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v2_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_1_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_l_data_load_k_p"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_l_PE_0_0_k1_pro"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_l_PE_0_1_k2_pro"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_l_PE_1_0_k3_pro"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_l_PE_1_1_k4_pro"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_l_data_drain_k5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_0_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_1_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_2_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_0_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_1_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_2_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_0_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_1_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_2_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_0_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_1_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_2_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="A_fifo_0_0_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_0_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="A_fifo_0_1_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_1_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_fifo_0_2_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_2_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="A_fifo_1_0_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_0_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_fifo_1_1_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_1_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_fifo_1_2_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_2_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="B_fifo_0_0_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_0_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="B_fifo_0_1_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_1_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="B_fifo_0_2_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_2_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="B_fifo_1_0_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_0_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="B_fifo_1_1_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_1_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="B_fifo_1_2_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_2_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_Loop_l_PE_0_0_k1_pro_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2"/>
<pin id="131" dir="0" index="2" bw="32" slack="2"/>
<pin id="132" dir="0" index="3" bw="32" slack="0"/>
<pin id="133" dir="0" index="4" bw="32" slack="2"/>
<pin id="134" dir="0" index="5" bw="32" slack="2"/>
<pin id="135" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_Loop_l_PE_0_1_k2_pro_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="4"/>
<pin id="141" dir="0" index="2" bw="32" slack="4"/>
<pin id="142" dir="0" index="3" bw="32" slack="0"/>
<pin id="143" dir="0" index="4" bw="32" slack="4"/>
<pin id="144" dir="0" index="5" bw="32" slack="4"/>
<pin id="145" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_Loop_l_PE_1_0_k3_pro_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="4"/>
<pin id="151" dir="0" index="2" bw="32" slack="4"/>
<pin id="152" dir="0" index="3" bw="32" slack="0"/>
<pin id="153" dir="0" index="4" bw="32" slack="4"/>
<pin id="154" dir="0" index="5" bw="32" slack="4"/>
<pin id="155" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_Loop_l_PE_1_1_k4_pro_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="6"/>
<pin id="161" dir="0" index="2" bw="32" slack="6"/>
<pin id="162" dir="0" index="3" bw="32" slack="0"/>
<pin id="163" dir="0" index="4" bw="32" slack="6"/>
<pin id="164" dir="0" index="5" bw="32" slack="6"/>
<pin id="165" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_Loop_l_data_load_k_p_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="0" index="5" bw="32" slack="0"/>
<pin id="175" dir="0" index="6" bw="32" slack="0"/>
<pin id="176" dir="0" index="7" bw="32" slack="0"/>
<pin id="177" dir="0" index="8" bw="32" slack="0"/>
<pin id="178" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_Loop_l_data_drain_k5_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="8"/>
<pin id="187" dir="0" index="2" bw="32" slack="8"/>
<pin id="188" dir="0" index="3" bw="32" slack="8"/>
<pin id="189" dir="0" index="4" bw="32" slack="8"/>
<pin id="190" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="192" class="1005" name="A_fifo_0_0_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="A_fifo_0_0_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="A_fifo_0_1_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_fifo_0_1_V "/>
</bind>
</comp>

<comp id="204" class="1005" name="A_fifo_0_2_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="4"/>
<pin id="206" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="A_fifo_0_2_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="A_fifo_1_0_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="A_fifo_1_0_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="A_fifo_1_1_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="4"/>
<pin id="218" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="A_fifo_1_1_V "/>
</bind>
</comp>

<comp id="222" class="1005" name="A_fifo_1_2_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="6"/>
<pin id="224" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="A_fifo_1_2_V "/>
</bind>
</comp>

<comp id="228" class="1005" name="B_fifo_0_0_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_fifo_0_0_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="B_fifo_0_1_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_fifo_0_1_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="B_fifo_0_2_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="4"/>
<pin id="242" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="B_fifo_0_2_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="B_fifo_1_0_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_fifo_1_0_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="B_fifo_1_1_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="4"/>
<pin id="254" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="B_fifo_1_1_V "/>
</bind>
</comp>

<comp id="258" class="1005" name="B_fifo_1_2_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="6"/>
<pin id="260" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="B_fifo_1_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="80" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="201"><net_src comp="84" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="207"><net_src comp="88" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="213"><net_src comp="92" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="219"><net_src comp="96" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="225"><net_src comp="100" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="231"><net_src comp="104" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="168" pin=6"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="237"><net_src comp="108" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="128" pin=5"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="243"><net_src comp="112" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="249"><net_src comp="116" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="168" pin=8"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="255"><net_src comp="120" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="261"><net_src comp="124" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="184" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v2_0_0 | {3 4 }
	Port: v2_0_1 | {5 6 }
	Port: v2_1_0 | {5 6 }
	Port: v2_1_1 | {7 8 }
 - Input state : 
	Port: systolic_array : v0_0 | {1 2 }
	Port: systolic_array : v0_1 | {1 2 }
	Port: systolic_array : v1_0 | {1 2 }
	Port: systolic_array : v1_1 | {1 2 }
	Port: systolic_array : v2_0_0 | {3 4 }
	Port: systolic_array : v2_0_1 | {5 6 }
	Port: systolic_array : v2_1_0 | {5 6 }
	Port: systolic_array : v2_1_1 | {7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_Loop_l_PE_0_0_k1_pro_fu_128 |    5    |  5.307  |   487   |   764   |
|          | grp_Loop_l_PE_0_1_k2_pro_fu_138 |    5    |  5.307  |   487   |   764   |
|   call   | grp_Loop_l_PE_1_0_k3_pro_fu_148 |    5    |  5.307  |   487   |   764   |
|          | grp_Loop_l_PE_1_1_k4_pro_fu_158 |    5    |  5.307  |   487   |   764   |
|          | grp_Loop_l_data_load_k_p_fu_168 |    0    |  7.076  |    27   |    62   |
|          | grp_Loop_l_data_drain_k5_fu_184 |    0    |    0    |    11   |    26   |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    20   |  28.304 |   1986  |   3144  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|A_fifo_0_0_V_reg_192|   32   |
|A_fifo_0_1_V_reg_198|   32   |
|A_fifo_0_2_V_reg_204|   32   |
|A_fifo_1_0_V_reg_210|   32   |
|A_fifo_1_1_V_reg_216|   32   |
|A_fifo_1_2_V_reg_222|   32   |
|B_fifo_0_0_V_reg_228|   32   |
|B_fifo_0_1_V_reg_234|   32   |
|B_fifo_0_2_V_reg_240|   32   |
|B_fifo_1_0_V_reg_246|   32   |
|B_fifo_1_1_V_reg_252|   32   |
|B_fifo_1_2_V_reg_258|   32   |
+--------------------+--------+
|        Total       |   384  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |   28   |  1986  |  3144  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   28   |  2370  |  3144  |
+-----------+--------+--------+--------+--------+
