#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 31 21:31:47 2022
# Process ID: 43897
# Current directory: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.log
# Journal file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_2_axis_stream_txfifo_0_2

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 6400.367 ; gain = 227.543 ; free physical = 20587 ; free virtual = 26273
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- user.org:user:axis_stream_txfifo:2.0 - axis_stream_txfifo_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6696.504 ; gain = 0.000 ; free physical = 20412 ; free virtual = 26099
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_axis_stream_txfifo_0_2 (axis_stream_txfifo_v2.0 2.0) from revision 1 to revision 4
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M01_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M01_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M02_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M02_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXI_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXI_RST'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'txclk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_2_axis_stream_txfifo_0_2'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm01_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm01_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm02_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm02_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aresetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'txclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'm01_axis_aclk' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm01_axis_aresetn' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aclk' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aresetn' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axi_aclk' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axi_aresetn' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm02_axis_aclk' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm02_axis_aresetn' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aclk' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aresetn' is not found on the upgraded version of the cell '/axis_stream_txfifo_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_2_axis_stream_txfifo_0_2' has identified issues that may require user intervention. Please review the upgrade log '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins axis_stream_txfifo_0/txclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
report_ip_status -name ip_status 
reset_run design_2_processing_system7_0_0_synth_1
reset_run design_2_xbar_0_synth_1
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S01_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S02_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S02_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6831.566 ; gain = 0.000 ; free physical = 20425 ; free virtual = 26115
CRITICAL WARNING: [BD 41-1732] Bus interface '/axis_stream_txfifo_0/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/axis_stream_txfifo_0/clk
/axis_stream_txfifo_0/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell rst_ps7_0_100M, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlconcat_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1982] Skipping generation for the cell axi_dma_0, which is locked by user.
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_processing_system7_0_0, cache-ID = 13626be271d35526; cache size = 55.908 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_axi_smc_0, cache-ID = 2e336dfc716e094a; cache size = 55.908 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 6324809b45ccd9e3; cache size = 55.908 MB.
[Thu Mar 31 21:34:40 2022] Launched design_2_xbar_0_synth_1, design_2_BiDirChannels_0_0_synth_1, design_2_SPI_ip_0_0_synth_1, design_2_RxFIFO_0_synth_1, design_2_axis_stream_txfifo_0_2_synth_1...
Run output will be captured here:
design_2_xbar_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_xbar_0_synth_1/runme.log
design_2_BiDirChannels_0_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.log
design_2_SPI_ip_0_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_SPI_ip_0_0_synth_1/runme.log
design_2_RxFIFO_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
design_2_axis_stream_txfifo_0_2_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_axis_stream_txfifo_0_2_synth_1/runme.log
[Thu Mar 31 21:34:41 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 7057.711 ; gain = 226.145 ; free physical = 20199 ; free virtual = 25905
launch_runs impl_4 -lsf {bsub -R select[type=X86_64] -N -q medium}
[Thu Mar 31 21:39:28 2022] Launched impl_4...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/impl_4/runme.log
open_run impl_4
INFO: [Netlist 29-17] Analyzing 985 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7657.887 ; gain = 5.000 ; free physical = 19287 ; free virtual = 25052
Restored from archive | CPU: 1.070000 secs | Memory: 18.314873 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7657.887 ; gain = 5.000 ; free physical = 19287 ; free virtual = 25052
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 671 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 157 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 448 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 7844.102 ; gain = 786.391 ; free physical = 19191 ; free virtual = 24957
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
set_property location {2612 -73} [get_bd_ports HSI_A0]
set_property location {2633 -32} [get_bd_ports HSI_A1]
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7868.652 ; gain = 3.719 ; free physical = 19025 ; free virtual = 24803
update_compile_order -fileset sources_1
update_files -from_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.sv -to_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.v' with file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.sv'.
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.sv]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXIS_TDATA_WIDTH' has its value changed from '32' to '16'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXIS_TDATA_WIDTH' has its value changed from '32' to '16'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aresetn) was removed from the interface 'S00_AXI_RST'. Please review the IP interface 'S00_AXI_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aclk) was removed from the interface 'S00_AXI_CLK'. Please review the IP interface 'S00_AXI_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aresetn) was removed from the interface 'M00_AXIS_RST'. Please review the IP interface 'M00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aclk) was removed from the interface 'M00_AXIS_CLK'. Please review the IP interface 'M00_AXIS_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aresetn) was removed from the interface 'S00_AXIS_RST'. Please review the IP interface 'S00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aclk) was removed from the interface 'S00_AXIS_CLK'. Please review the IP interface 'S00_AXIS_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s01_axis_aresetn) was removed from the interface 's01_axis_aresetn'. Please review the IP interface 's01_axis_aresetn'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s01_axis_aclk) was removed from the interface 's01_axis_aclk'. Please review the IP interface 's01_axis_aclk'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s02_axis_aresetn) was removed from the interface 's02_axis_aresetn'. Please review the IP interface 's02_axis_aresetn'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s02_axis_aclk) was removed from the interface 's02_axis_aclk'. Please review the IP interface 's02_axis_aclk'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (HS_Clock) was removed from the interface 'HS_Clock'. Please review the IP interface 'HS_Clock'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property value 32 [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_hdl_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list {32 16} [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_user_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_hdl_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list {32 16} [ipx::get_user_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property name txclk [ipx::get_bus_interfaces S00_AXIS_CLK -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
set_property physical_name txclk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]]
set_property name MCK_P [ipx::get_bus_interfaces HS_Clock -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces MCK_P -of_objects [ipx::current_core]]
set_property physical_name MCK_P [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces MCK_P -of_objects [ipx::current_core]]]
set_property name MCK_N [ipx::get_bus_interfaces s02_axis_aclk -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]
set_property physical_name MCK_N [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]]
set_property name SYNCK [ipx::get_bus_interfaces s01_axis_aclk -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]
set_property physical_name SYNCK [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]]
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface s01_axis_aresetn [ipx::current_core]
ipx::remove_bus_interface s02_axis_aresetn [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S00_AXI'.
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock SYNCK -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock MCK_N -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock txclk [ipx::current_core]
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
[Thu Mar 31 22:06:45 2022] Launched synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project/BiDirChannels_v1_0_project.runs/synth_1/runme.log
set_property core_revision 110 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
WARNING: [IP_Flow 19-4316] Parameter 'C_M00_AXIS_START_COUNT' is no longer present on the upgraded IP 'design_2_BiDirChannels_0_0', and cannot be set to '32'
INFO: [IP_Flow 19-3422] Upgraded design_2_BiDirChannels_0_0 (BiDirChannels_v1.0 1.0) from revision 109 to revision 110
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'HS_Clock'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXI_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXI_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's01_axis_aclk'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's01_axis_aresetn'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's02_axis_aclk'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's02_axis_aresetn'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'MCK_N' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'MCK_P' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'SYNCK' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rst_n' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'txclk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_2_BiDirChannels_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HSI_A0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HSI_A1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HSI_DAM'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HSI_DAP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HSI_DBM'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HSI_DBP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HSI_DC'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HS_Clock'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's01_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's01_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's02_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's02_axis_aresetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'DRX'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'DSYNC'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'DTX'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst_n'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'txclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'HSI_A0' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'HSI_A0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'HSI_A1' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'HSI_A1_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'HSI_DBM' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'BiDirChannels_0_HSI_DBM' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'HSI_DBP' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'BiDirChannels_0_HSI_DBP' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'HSI_DAM' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'BiDirChannels_0_HSI_DAM' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'HSI_DAP' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'BiDirChannels_0_HSI_DAP' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'HSI_DC' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'BiDirChannels_0_HSI_DC' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'HS_Clock' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'BiDirChannels_0_HS_Clock' has been removed.
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCK_P(data) and /BiDirChannels_0_upgraded_ipi/MCK_P(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCK_N(data) and /BiDirChannels_0_upgraded_ipi/MCK_N(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SYNC_CK(data) and /BiDirChannels_0_upgraded_ipi/SYNCK(clk)
CRITICAL WARNING: [BD 41-1167] The pin 's00_axi_aclk' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axi_aresetn' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aclk' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aresetn' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's01_axis_aclk' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's01_axis_aresetn' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's02_axis_aclk' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's02_axis_aresetn' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aclk' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aresetn' is not found on the upgraded version of the cell '/BiDirChannels_0'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_2_BiDirChannels_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <BiDirChannels_0_HSI_DAP> has no source
WARNING: [BD 41-597] NET <BiDirChannels_0_HSI_DAM> has no source
WARNING: [BD 41-597] NET <BiDirChannels_0_HSI_DBM> has no source
WARNING: [BD 41-597] NET <BiDirChannels_0_HSI_DBP> has no source
WARNING: [BD 41-597] NET <BiDirChannels_0_HSI_DC> has no source
WARNING: [BD 41-597] NET <BiDirChannels_0_HS_Clock> has no source
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins BiDirChannels_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins BiDirChannels_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_ports HSI_A0] [get_bd_pins BiDirChannels_0/DRX]
set_property name DRX [get_bd_ports HSI_A0]
delete_bd_objs [get_bd_nets HSI_A1_1] [get_bd_ports HSI_A1]
connect_bd_net [get_bd_ports HSI_DAM] [get_bd_pins BiDirChannels_0/DTX]
connect_bd_net [get_bd_ports HSI_DAP] [get_bd_pins BiDirChannels_0/DSYNC]
delete_bd_objs [get_bd_nets BiDirChannels_0_HS_Clock] [get_bd_ports HSICK]
delete_bd_objs [get_bd_nets BiDirChannels_0_HSI_DBP] [get_bd_ports HSI_DBP]
delete_bd_objs [get_bd_nets BiDirChannels_0_HSI_DBM] [get_bd_ports HSI_DBM]
delete_bd_objs [get_bd_nets BiDirChannels_0_HSI_DC] [get_bd_ports HSI_DC]
report_ip_status -name ip_status 
set_property name DSYNC [get_bd_ports HSI_DAP]
set_property name DTX [get_bd_ports HSI_DAM]
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-469] Gui parameter('C_M00_AXIS_START_COUNT') creation is incomplete. Corresponding component parameter does not exist
ERROR: [Ipptcl 7-17] Invalid Parameter 'C_M00_AXIS_START_COUNT'.
ERROR: [Common 17-39] 'add_param' failed due to earlier errors.
ERROR: [IP_Flow 19-3475] Tcl error in init_gui procedure for IP 'BiDirChannels_0'. ERROR: [Common 17-39] 'add_param' failed due to earlier errors.

ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8144.945 ; gain = 0.000 ; free physical = 18350 ; free virtual = 24641
update_compile_order -fileset sources_1
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces MCK_P -of_objects [ipx::current_core]]
set_property core_revision 111 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_BiDirChannels_0_0 (BiDirChannels_v1.0 1.0) from revision 110 to revision 111
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCK_P(data) and /BiDirChannels_0_upgraded_ipi/MCK_P(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCK_N(data) and /BiDirChannels_0_upgraded_ipi/MCK_N(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SYNC_CK(data) and /BiDirChannels_0_upgraded_ipi/SYNCK(clk)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 22:18:00 2022...
