Version 4
SHEET 1 3076 2980
WIRE 64 -432 64 -448
WIRE 64 -352 64 -368
WIRE 64 -352 -112 -352
WIRE 352 -352 64 -352
WIRE -192 -336 -416 -336
WIRE -32 -336 -192 -336
WIRE 528 -336 -32 -336
WIRE -416 -320 -416 -336
WIRE 352 -320 352 -352
WIRE -192 -304 -192 -336
WIRE 528 -304 528 -336
WIRE -32 -288 -32 -336
WIRE 64 -288 64 -352
WIRE 160 -288 160 -304
WIRE 256 -288 256 -304
WIRE -416 -224 -416 -240
WIRE -192 -224 -192 -240
WIRE 432 -224 320 -224
WIRE 480 -224 432 -224
WIRE -112 -128 -112 -352
WIRE -96 -128 -112 -128
WIRE 352 -128 352 -256
WIRE 352 -128 320 -128
WIRE 368 -128 352 -128
WIRE 528 -128 528 -208
WIRE 528 -128 432 -128
WIRE -96 -32 -112 -32
WIRE 432 -32 320 -32
WIRE 528 -32 528 -128
WIRE 528 -32 432 -32
WIRE 608 -32 528 -32
WIRE 656 -32 608 -32
WIRE 784 -32 736 -32
WIRE 864 -32 784 -32
WIRE 1024 -32 864 -32
WIRE 1184 -32 1024 -32
WIRE 1344 -32 1184 -32
WIRE 528 -16 528 -32
WIRE 1184 -16 1184 -32
WIRE 1344 -16 1344 -32
WIRE 864 0 864 -32
WIRE 1024 0 1024 -32
WIRE 432 64 320 64
WIRE 480 64 432 64
WIRE 864 80 864 64
WIRE 1024 80 1024 64
WIRE 1184 80 1184 64
WIRE 1344 80 1344 64
WIRE 528 96 528 80
WIRE -96 160 -112 160
WIRE 352 160 320 160
WIRE 432 160 352 160
WIRE 608 160 608 -32
WIRE 608 160 512 160
WIRE 352 176 352 160
WIRE -96 256 -112 256
WIRE 352 256 352 240
WIRE 352 256 320 256
WIRE 784 256 784 -32
WIRE 784 256 352 256
WIRE -96 352 -112 352
WIRE 784 352 784 256
WIRE 784 352 320 352
WIRE 352 448 320 448
WIRE 368 544 320 544
WIRE 416 544 368 544
WIRE 496 544 480 544
WIRE 400 640 320 640
WIRE 640 640 400 640
WIRE 528 688 528 672
WIRE 704 688 704 672
WIRE 816 688 816 672
WIRE 400 736 320 736
WIRE 496 736 400 736
WIRE 496 784 496 736
WIRE 528 784 528 768
WIRE 528 784 496 784
WIRE 640 784 640 640
WIRE 704 784 704 768
WIRE 704 784 640 784
WIRE 816 784 816 768
WIRE 896 784 816 784
WIRE 528 800 528 784
WIRE 704 800 704 784
WIRE 816 800 816 784
WIRE -96 832 -112 832
WIRE 336 832 320 832
WIRE 432 832 416 832
WIRE -32 912 -32 896
WIRE -32 912 -160 912
WIRE 528 912 528 880
WIRE 528 912 -32 912
WIRE 704 912 704 880
WIRE 704 912 528 912
WIRE 816 912 816 880
WIRE 816 912 704 912
WIRE -160 928 -160 912
WIRE 160 928 160 896
WIRE 256 928 256 896
WIRE 896 928 896 784
WIRE 896 928 256 928
WIRE -16 960 -32 960
WIRE 64 960 64 896
WIRE 64 960 48 960
WIRE -160 1008 -160 992
WIRE 64 1024 64 960
WIRE 160 1024 160 1008
WIRE 160 1024 64 1024
WIRE 432 1024 432 832
WIRE 432 1024 160 1024
FLAG 160 -304 0
FLAG 256 -304 0
FLAG 64 -448 0
FLAG 704 672 0
FLAG 816 672 0
FLAG 496 544 0
FLAG 528 96 0
FLAG 1184 80 0
FLAG 1184 -32 OUT
FLAG 352 448 0
FLAG -160 1008 0
FLAG -32 960 0
FLAG 432 -224 TG0
FLAG 432 -32 SW0
FLAG 432 64 BG0
FLAG 368 544 ITH
FLAG 1344 80 0
FLAG 400 640 VOUT_CFG
FLAG 528 672 0
FLAG 400 736 VTRIM_CFG
FLAG 1024 80 0
FLAG -112 832 0
FLAG -112 352 0
FLAG 864 80 0
FLAG -416 -336 IN
FLAG -416 -224 0
FLAG -192 -224 0
FLAG -112 256 0
FLAG -112 160 0
FLAG -112 -32 0
SYMBOL cap 48 -432 R0
SYMATTR InstName C1
SYMATTR Value 1µ
SYMBOL res 144 912 R0
SYMATTR InstName R6
SYMATTR Value 4.99K
SYMBOL res 688 784 R0
SYMATTR InstName R7
SYMATTR Value 30.1K
SYMBOL res 688 672 R0
SYMATTR InstName R8
SYMATTR Value 3.57K
SYMBOL res 800 784 R0
SYMATTR InstName R9
SYMATTR Value 20K
SYMBOL res 800 672 R0
SYMATTR InstName R10
SYMATTR Value 12.7K
SYMBOL cap 416 528 M90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
WINDOW 39 54 90 VTop 2
SYMATTR InstName C6
SYMATTR Value 1200p
SYMATTR SpiceLine Rser=50K Cpar=150p
SYMBOL nmos 480 -304 R0
SYMATTR InstName Q1
SYMATTR Value FDMS3660S_Q1
SYMATTR Prefix X
SYMBOL nmos 480 -16 R0
WINDOW 0 -3 20 Right 2
WINDOW 3 28 103 Right 2
SYMATTR InstName Q2
SYMATTR Value FDMS3660S_Q2
SYMATTR Prefix X
SYMBOL ind 640 -16 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
WINDOW 39 -46 58 VTop 2
SYMATTR InstName L1
SYMATTR Value {L}
SYMATTR SpiceLine Rser={Rdcr}
SYMBOL cap 368 -144 M90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C7
SYMATTR Value .1µ
SYMBOL schottky 336 -320 R0
SYMATTR Value CMDSH2-3
SYMATTR InstName D2
SYMATTR Description Diode
SYMATTR Type diode
SYMBOL cap 336 176 R0
SYMATTR InstName Cs
SYMATTR Value {Cs}
SYMBOL res 528 176 M270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName Rs
SYMATTR Value {Rs}
SYMBOL res 1168 -32 R0
SYMATTR InstName Rload
SYMATTR Value 0.95
SYMBOL res 432 848 M270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R13
SYMATTR Value 10K
SYMBOL cap -176 928 R0
SYMATTR InstName C10
SYMATTR Value 1µ
SYMBOL cap 48 944 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C11
SYMATTR Value 1µ
SYMBOL PowerProducts\\LTC3880 112 304 R0
WINDOW 39 252 792 Center 2
WINDOW 40 327 828 Center 2
SYMATTR SpiceLine VIN_ON=9 VIN_OFF=8 Vout_0=0.95 Vout_1=0.95 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m
SYMATTR SpiceLine2 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=1 Vout1_range=1
SYMATTR InstName U1
SYMBOL current 1344 -16 R0
WINDOW 3 -443 -71 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 47 54 Left 2
WINDOW 0 42 26 Left 2
SYMATTR Value PWL(0 0 1.3m 0 1.301m 14 1.7m 14 1.701m 0)
SYMATTR SpiceLine load
SYMATTR InstName Iload
SYMBOL res 512 784 R0
SYMATTR InstName R2
SYMATTR Value 20K
SYMBOL res 512 672 R0
SYMATTR InstName R3
SYMATTR Value 17.8K
SYMBOL cap 1008 0 R0
WINDOW 3 -10 123 Left 2
WINDOW 39 -33 158 Left 2
WINDOW 40 -17 190 Left 2
SYMATTR Value {Cout2}
SYMATTR SpiceLine Rser={Resr2}
SYMATTR SpiceLine2 m={Mout2}
SYMATTR InstName Cout2
SYMBOL cap 848 0 R0
WINDOW 3 -21 123 Left 2
WINDOW 39 -46 159 Left 2
WINDOW 40 -35 194 Left 2
SYMATTR Value {Cout1}
SYMATTR SpiceLine Rser={Resr1}
SYMATTR SpiceLine2 m={Mout1}
SYMATTR InstName Cout1
SYMBOL voltage -416 -336 R0
WINDOW 0 44 32 Left 2
WINDOW 3 44 59 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 44 87 Left 2
SYMATTR InstName V1
SYMATTR Value {Vin}
SYMATTR SpiceLine Rser=10m
SYMBOL cap -208 -304 R0
WINDOW 0 -48 85 Left 2
WINDOW 3 -45 113 Left 2
WINDOW 39 -162 142 Left 2
SYMATTR InstName Cin
SYMATTR Value 7µ
SYMATTR SpiceLine Rser=2.5m Lser=900p
TEXT 824 1448 Left 2 ;.tran 0 2.0m 1.5m steady startup
TEXT 584 -320 Left 2 !.include FDMS3660S.lib
TEXT 1672 1072 Left 2 ;Output capacitance:\n \n1. Bulk capacitance (low ESR)\n \n   SANYO POSCAP\n    * ETPF1000M6H 1000uF, 6mOhm\n    * ETPF1000M5H 1000uF, 5mOhm\n  Use two pieces per phase\n \n2. High-frequency capacitance (low ESR)\n \n    TDK C3225X5R0J107M 100uF, 2mOhm ESR\n    6.3V rated cap under 0.95V DC bias will not change\n    the capacitance value much (see TDK's SEAT tool).\n \n    Use one piece per phase.
TEXT -1968 -216 Left 3 ;Vin = 12V                  Input voltage\nVout = 0.95V            Output voltage\ndVout = 30mV          Output voltage variation (+/-dVout)\nIout = 15A                 Average current per phase\ndIout = Iout/3 = 5A   Ripple current (nominal)\nf = 500kHz                Switching frequency
TEXT -1968 288 Left 3 ;Selected inductor:\nL = 330nH, DCR = 3.2mOhm (Vishay IHLP-2525CZ-06)\ndout = 5.5A\nUse high range (Ilim0_range = Ilim1_range = 1)
TEXT 824 1408 Left 2 !.tran 2.0m startup
TEXT -1976 960 Left 3 ;NOTE: Make sure LTspice Hacks! Inductor Rser=0 is set, or the .lib file\nhas been edited to add Rser=0 to every inductor used in the model\n(Otherwise power dissipation is incorrect)
TEXT -2000 -424 Left 4 ;"LTC3880: 0.95V@45A 3-phase controller design:\n      Design #1: 1-phase of the 3-phase controller"
TEXT -1904 -312 Left 3 ;9/8/2012 D. W. Hawkins (dwh@ovro.caltech.edu)
TEXT -1968 56 Left 3 ;L = Vout/(f*dIout)*(1-Vout/Vin) = 0.95/(500k*5)*(1-0.95/12) = 350nH (nominal)
TEXT -1968 136 Left 3 ;Rsns = 0.8*VILIMIT/(Iout + dIout/2)\n         = 0.8*75mV/17.5A = 3.42mOhm  (High range)\n         = 0.8*50mV/17.5A = 2.29mOhm  (Low range)
TEXT -1976 504 Left 3 ;Cout = L*(Iout+dIout/2)^2/((Vout+dVout)^2-Vout^2)\n        = 330n*17.75^2/(0.98^2-0.95^2)\n        = 1796uF (per phase)
TEXT -1976 640 Left 3 ;Selected output capacitors:\nCout = 2000uF, ESR = 3mOhm (2x SANYO POSCAP ETPF1000M6H)
TEXT -1976 760 Left 3 ;MOSFETS:\nUse Fairchild dual asymmetric MOSFETs (high and low-side in the same package).\nSelect the part based on the efficiency analysis of the SMPS.\nFDMS3660S had the dissipation evenly spread between the MOSFET pair.
TEXT -1992 1264 Left 3 ;Transient analysis options:\n \n1. Transient Load Step (Current Pulse) Response\n \n    Edit the Iload PWL statement to use the 14A pulse waveform.\n    Edit the .tran statement to include either all time, or time from 1ms.
TEXT -864 1272 Left 3 ;2. Efficiency.\n \n    Edit the Iload PWL statement to use the 14A step waveform (applied at 1.3ms).\n    Edit the .tran statement to discard time before 1.5ms, and to stop when steady\n    state is detected.\n    Run the analysis, and then View->Efficiency Report->Show on Schematic.
TEXT 1688 -448 Left 2 ;Example Efficiency Report (9/8/2012)\n \nEfficiency: 84.4%\n \n         Input: 16.9W @ 12V\n      Output: 14.2W @ 949mV\n \nRef.                  Irms          Ipeak        Dissipation\nC1                113mA        1754mA                0mW\nC6                    0mA              0mA                0mW\nC7                  76mA        1760mA                0mW\nC10                   0mA             0mA                0mW\nC11                   0mA             1mA                0mW\nCin               2455mA       6771mA             15mW\nCout1             948mA       2004mA              3mW\nCout2             859mA       2321mA              1mW\nCs                    33mA         107mA              0mW\nD2                   49mA        1761mA              3mW\nL1              15139mA      17957mA          733mW\nQ1                4659mA      25865mA          682mW\nQ2              14416mA      18804mA          628mW\nR2                      0mA              0mA            87µW\nR3                      0mA              0mA            84µW\nR6                      0mA              1mA          558µW\nR7                      0mA              0mA          169µW\nR8                      0mA              0mA            23µW\nR9                      0mA              0mA          117µW\nR10                    0mA              0mA            80µW\nR13                    0mA              0mA              0µW\nRs                    33mA           107mA         111mW\nU1                  172mA         2191mA         453mW
TEXT 800 -208 Left 2 ;Copy + Paste one of these PWL strings:\nPulse waveform: PWL(0 0 1.3m 0 1.301m 14 1.7m 14 1.701m 0)\nStep waveform:   PWL(0 0 1.3m 0 1.301m 14)
TEXT 1032 424 Left 2 !.param\n+ Vin = 12\n+ Vout = 0.95\n+ Nphases = 1\n+ Iout = Nphases*15 ; Total load\n+ Irout = Nphases    ; Resistor/static load\n+ Istep = Iout-Irout  ; Load step/pulse\n+ L = 330n\n+ Rdcr = 3.2m\n+ Cout1 = 1000u  ; POSCAP\n+ Resr1 = 6m\n+ Mout1 = 2*Nphases\n+ Cout2 = 100u  ; Ceramic\n+ Resr2 = 2m\n+ Mout2 = Nphases\n+ Cs = 1u  ; Inductor current sense\n+ Rs = L/(Rdcr*Cs)
TEXT 784 1328 Left 2 ;Use Ctrl+Right-click to convert one line to a\ncomment and the other to a SPICE directive:
TEXT 776 1280 Left 2 ;Analysis:
TEXT 1688 520 Left 2 ;Thermal checks:\n \n1. MOSFETs\n \n    * FDMS MOSFET thetaJA ~ 50degC/W per MOSFET.\n    * Per device temperature increase:\n       dT = 50degC/W x 0.7W = 35C\n    * If the board temperature is 40C, the die will be\n      40C + 35C + 35C = 110C.\n \n2. Inductor (IHLM-2525CZ-06)\n \n    dT = 25C for 15Arms\n \n3. Controller IC\n \n   * thetaJA = 33C/W, Tjmax = 125C\n   * dT = 33C/W x 0.5 = 16.5C
TEXT 1008 360 Left 2 ;Parameters:
TEXT 392 440 Left 2 ;Vout_range=0: R1=60k, C1=1000pF, C2=100pF
TEXT 392 472 Left 2 ;Vout_range=1: R1=50k, C1=1200pF, C2=150pF
TEXT 392 408 Left 2 ;Compensation components:
TEXT -400 -440 Left 2 ;10uF capacitor under 12V DC bias\nFrom the efficiency report, the capacitor\nmust support a current of about 2.5Arms
RECTANGLE Normal -640 1216 -2096 -512
RECTANGLE Normal 1616 1216 -640 -512
RECTANGLE Normal 1616 1568 -2096 1216
RECTANGLE Normal 2336 1568 1616 -512
RECTANGLE Normal 1360 1504 752 1248 2
RECTANGLE Normal 1528 920 984 328 2
