Analysis & Synthesis report for DE2_TOP
Fri Jun 05 16:39:03 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_TOP|i2c_controller:i2c|\send_packet:phase
 11. State Machine - |DE2_TOP|i2c_controller:i2c|\send_packet:state
 12. State Machine - |DE2_TOP|i2c_controller:i2c|\send_data:state
 13. State Machine - |DE2_TOP|spi_controller:sdcard_interface|return_state
 14. State Machine - |DE2_TOP|spi_controller:sdcard_interface|version
 15. State Machine - |DE2_TOP|spi_controller:sdcard_interface|state
 16. State Machine - |DE2_TOP|keyboard:keyboard|state
 17. State Machine - |DE2_TOP|apple2:core|cpu65xx:cpu|theCpuCycle
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated
 25. Source assignments for apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0|altsyncram_vov:auto_generated
 26. Source assignments for disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated
 27. Parameter Settings for User Entity Instance: CLK28MPLL_DE2_115:pll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: apple2:core|cpu65xx:cpu
 29. Parameter Settings for User Entity Instance: keyboard:keyboard|PS2_Ctrl:ps2_controller
 30. Parameter Settings for User Entity Instance: spi_controller:sdcard_interface
 31. Parameter Settings for Inferred Entity Instance: disk_ii:disk|altsyncram:track_memory_rtl_0
 32. Parameter Settings for Inferred Entity Instance: apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0
 33. Parameter Settings for Inferred Entity Instance: disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0
 34. altpll Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "hex7seg:digit5"
 37. Port Connectivity Checks: "wm8731_audio:audio_output"
 38. Port Connectivity Checks: "disk_ii:disk"
 39. Port Connectivity Checks: "keyboard:keyboard|PS2_Ctrl:ps2_controller"
 40. Port Connectivity Checks: "apple2:core|cpu65xx:cpu"
 41. Port Connectivity Checks: "apple2:core|timing_generator:timing"
 42. Port Connectivity Checks: "apple2:core"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 05 16:39:02 2015      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; DE2_TOP                                    ;
; Top-level Entity Name              ; DE2_TOP                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 16,162                                     ;
;     Total combinational functions  ; 16,072                                     ;
;     Dedicated logic registers      ; 2,796                                      ;
; Total registers                    ; 2796                                       ;
; Total pins                         ; 188                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 57,856                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; DE2_TOP            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; timing_generator.vhd             ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/timing_generator.vhd          ;         ;
; character_rom.vhd                ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/character_rom.vhd             ;         ;
; video_generator.vhd              ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/video_generator.vhd           ;         ;
; main_roms.vhd                    ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/main_roms.vhd                 ;         ;
; cpu6502.vhd                      ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/cpu6502.vhd                   ;         ;
; apple2.vhd                       ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/apple2.vhd                    ;         ;
; disk_ii.vhd                      ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/disk_ii.vhd                   ;         ;
; disk_ii_rom.vhd                  ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/disk_ii_rom.vhd               ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/vga_controller.vhd            ;         ;
; PS2_Ctrl.vhd                     ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/PS2_Ctrl.vhd                  ;         ;
; keyboard.vhd                     ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/keyboard.vhd                  ;         ;
; wm8731_audio.vhd                 ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/wm8731_audio.vhd              ;         ;
; i2c_controller.vhd               ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/i2c_controller.vhd            ;         ;
; DE2_TOP.vhd                      ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/DE2_TOP.vhd                   ;         ;
; spi_controller.vhd               ; yes             ; User VHDL File                    ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/spi_controller.vhd            ;         ;
; clk28mpll_de2_115.vhd            ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/clk28mpll_de2_115.vhd         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                             ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                      ;         ;
; db/clk28mpll_de2_115_altpll.v    ; yes             ; Auto-Generated Megafunction       ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/db/clk28mpll_de2_115_altpll.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_m3h1.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/db/altsyncram_m3h1.tdf        ;         ;
; db/altsyncram_vov.tdf            ; yes             ; Auto-Generated Megafunction       ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/db/altsyncram_vov.tdf         ;         ;
; db/altsyncram_7pv.tdf            ; yes             ; Auto-Generated Megafunction       ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/db/altsyncram_7pv.tdf         ;         ;
+----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimated Total logic elements              ; 16,162                            ;
;                                             ;                                   ;
; Total combinational functions               ; 16072                             ;
; Logic element usage by number of LUT inputs ;                                   ;
;     -- 4 input functions                    ; 14388                             ;
;     -- 3 input functions                    ; 924                               ;
;     -- <=2 input functions                  ; 760                               ;
;                                             ;                                   ;
; Logic elements by mode                      ;                                   ;
;     -- normal mode                          ; 15650                             ;
;     -- arithmetic mode                      ; 422                               ;
;                                             ;                                   ;
; Total registers                             ; 2796                              ;
;     -- Dedicated logic registers            ; 2796                              ;
;     -- I/O registers                        ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 188                               ;
; Total memory bits                           ; 57856                             ;
; Embedded Multiplier 9-bit elements          ; 0                                 ;
; Total PLLs                                  ; 1                                 ;
;     -- PLLs                                 ; 1                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; apple2:core|cpu65xx:cpu|myAddr[2] ;
; Maximum fan-out                             ; 3332                              ;
; Total fan-out                               ; 68952                             ;
; Average fan-out                             ; 3.58                              ;
+---------------------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                           ; 16072 (41)        ; 2796 (24)    ; 57856       ; 0            ; 0       ; 0         ; 188  ; 0            ; |DE2_TOP                                                                                                                        ; work         ;
;    |CLK28MPLL_DE2_115:pll|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|CLK28MPLL_DE2_115:pll                                                                                                  ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|CLK28MPLL_DE2_115:pll|altpll:altpll_component                                                                          ; work         ;
;          |CLK28MPLL_DE2_115_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|CLK28MPLL_DE2_115:pll|altpll:altpll_component|CLK28MPLL_DE2_115_altpll:auto_generated                                  ; work         ;
;    |apple2:core|                                   ; 10749 (119)       ; 223 (17)     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core                                                                                                            ; work         ;
;       |cpu65xx:cpu|                                ; 687 (687)         ; 152 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core|cpu65xx:cpu                                                                                                ; work         ;
;       |main_roms:roms|                             ; 9859 (9859)       ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core|main_roms:roms                                                                                             ; work         ;
;       |timing_generator:timing|                    ; 57 (57)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core|timing_generator:timing                                                                                    ; work         ;
;       |video_generator:video_display|              ; 27 (27)           ; 23 (23)      ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core|video_generator:video_display                                                                              ; work         ;
;          |character_rom:thecharrom|                ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core|video_generator:video_display|character_rom:thecharrom                                                     ; work         ;
;             |altsyncram:Mux4_rtl_0|                ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0                               ; work         ;
;                |altsyncram_vov:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0|altsyncram_vov:auto_generated ; work         ;
;    |disk_ii:disk|                                  ; 91 (91)           ; 35 (35)      ; 55296       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|disk_ii:disk                                                                                                           ; work         ;
;       |altsyncram:track_memory_rtl_0|              ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|disk_ii:disk|altsyncram:track_memory_rtl_0                                                                             ; work         ;
;          |altsyncram_m3h1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated                                              ; work         ;
;       |disk_ii_rom:rom|                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|disk_ii:disk|disk_ii_rom:rom                                                                                           ; work         ;
;          |altsyncram:Mux7_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0                                                                     ; work         ;
;             |altsyncram_7pv:auto_generated|        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated                                       ; work         ;
;    |hex7seg:digit0|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit0                                                                                                         ; work         ;
;    |hex7seg:digit1|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit1                                                                                                         ; work         ;
;    |hex7seg:digit2|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit2                                                                                                         ; work         ;
;    |hex7seg:digit3|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit3                                                                                                         ; work         ;
;    |hex7seg:digit4|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit4                                                                                                         ; work         ;
;    |hex7seg:digit5|                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit5                                                                                                         ; work         ;
;    |hex7seg:digit6|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit6                                                                                                         ; work         ;
;    |hex7seg:digit7|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|hex7seg:digit7                                                                                                         ; work         ;
;    |i2c_controller:i2c|                            ; 97 (97)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|i2c_controller:i2c                                                                                                     ; work         ;
;    |keyboard:keyboard|                             ; 164 (148)         ; 53 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|keyboard:keyboard                                                                                                      ; work         ;
;       |PS2_Ctrl:ps2_controller|                    ; 16 (16)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|keyboard:keyboard|PS2_Ctrl:ps2_controller                                                                              ; work         ;
;    |spi_controller:sdcard_interface|               ; 610 (610)         ; 266 (266)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|spi_controller:sdcard_interface                                                                                        ; work         ;
;    |vga_controller:vga|                            ; 4246 (4246)       ; 2108 (2108)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|vga_controller:vga                                                                                                     ; work         ;
;    |wm8731_audio:audio_output|                     ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|wm8731_audio:audio_output                                                                                              ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0|altsyncram_vov:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 5            ; --           ; --           ; 2560  ; apple2fpga.DE2_TOP0.rtl.mif ;
; disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 6656         ; 8            ; 6656         ; 8            ; 53248 ; None                        ;
; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated|ALTSYNCRAM                                       ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; apple2fpga.DE2_TOP1.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File                                                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE2_TOP|CLK28MPLL_DE2_115:pll ; C:/Users/User/Google Drive/WORK/RetromadridDays/VHDL/apple2fpga-DE2-115/clk28mpll_de2_115.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|i2c_controller:i2c|\send_packet:phase                                                                                                                      ;
+--------------------------+-------------------------+------------------------+------------------------+-------------------------+--------------------------+-------------------------+
; Name                     ; \send_packet:phase.STOP ; \send_packet:phase.ACK ; \send_packet:phase.ONE ; \send_packet:phase.ZERO ; \send_packet:phase.START ; \send_packet:phase.IDLE ;
+--------------------------+-------------------------+------------------------+------------------------+-------------------------+--------------------------+-------------------------+
; \send_packet:phase.IDLE  ; 0                       ; 0                      ; 0                      ; 0                       ; 0                        ; 0                       ;
; \send_packet:phase.START ; 0                       ; 0                      ; 0                      ; 0                       ; 1                        ; 1                       ;
; \send_packet:phase.ZERO  ; 0                       ; 0                      ; 0                      ; 1                       ; 0                        ; 1                       ;
; \send_packet:phase.ONE   ; 0                       ; 0                      ; 1                      ; 0                       ; 0                        ; 1                       ;
; \send_packet:phase.ACK   ; 0                       ; 1                      ; 0                      ; 0                       ; 0                        ; 1                       ;
; \send_packet:phase.STOP  ; 1                       ; 0                      ; 0                      ; 0                       ; 0                        ; 1                       ;
+--------------------------+-------------------------+------------------------+------------------------+-------------------------+--------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|i2c_controller:i2c|\send_packet:state                                                                                                                                                                                                                                                                           ;
+--------------------------------+---------------------------+--------------------------------+----------------------------+--------------------------------+----------------------------+-------------------------------+----------------------------+---------------------------+----------------------------+---------------------------+
; Name                           ; \send_packet:state.P_STOP ; \send_packet:state.P_DATA2_ACK ; \send_packet:state.P_DATA2 ; \send_packet:state.P_DATA1_ACK ; \send_packet:state.P_DATA1 ; \send_packet:state.P_ADDR_ACK ; \send_packet:state.P_WRITE ; \send_packet:state.P_ADDR ; \send_packet:state.P_START ; \send_packet:state.P_IDLE ;
+--------------------------------+---------------------------+--------------------------------+----------------------------+--------------------------------+----------------------------+-------------------------------+----------------------------+---------------------------+----------------------------+---------------------------+
; \send_packet:state.P_IDLE      ; 0                         ; 0                              ; 0                          ; 0                              ; 0                          ; 0                             ; 0                          ; 0                         ; 0                          ; 0                         ;
; \send_packet:state.P_START     ; 0                         ; 0                              ; 0                          ; 0                              ; 0                          ; 0                             ; 0                          ; 0                         ; 1                          ; 1                         ;
; \send_packet:state.P_ADDR      ; 0                         ; 0                              ; 0                          ; 0                              ; 0                          ; 0                             ; 0                          ; 1                         ; 0                          ; 1                         ;
; \send_packet:state.P_WRITE     ; 0                         ; 0                              ; 0                          ; 0                              ; 0                          ; 0                             ; 1                          ; 0                         ; 0                          ; 1                         ;
; \send_packet:state.P_ADDR_ACK  ; 0                         ; 0                              ; 0                          ; 0                              ; 0                          ; 1                             ; 0                          ; 0                         ; 0                          ; 1                         ;
; \send_packet:state.P_DATA1     ; 0                         ; 0                              ; 0                          ; 0                              ; 1                          ; 0                             ; 0                          ; 0                         ; 0                          ; 1                         ;
; \send_packet:state.P_DATA1_ACK ; 0                         ; 0                              ; 0                          ; 1                              ; 0                          ; 0                             ; 0                          ; 0                         ; 0                          ; 1                         ;
; \send_packet:state.P_DATA2     ; 0                         ; 0                              ; 1                          ; 0                              ; 0                          ; 0                             ; 0                          ; 0                         ; 0                          ; 1                         ;
; \send_packet:state.P_DATA2_ACK ; 0                         ; 1                              ; 0                          ; 0                              ; 0                          ; 0                             ; 0                          ; 0                         ; 0                          ; 1                         ;
; \send_packet:state.P_STOP      ; 1                         ; 0                              ; 0                          ; 0                              ; 0                          ; 0                             ; 0                          ; 0                         ; 0                          ; 1                         ;
+--------------------------------+---------------------------+--------------------------------+----------------------------+--------------------------------+----------------------------+-------------------------------+----------------------------+---------------------------+----------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|i2c_controller:i2c|\send_data:state                                          ;
+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; \send_data:state.D_IDLE ; \send_data:state.D_SEND ; \send_data:state.D_DONE ;
+-------------------------+-------------------------+-------------------------+-------------------------+
; \send_data:state.D_DONE ; 0                       ; 0                       ; 0                       ;
; \send_data:state.D_SEND ; 0                       ; 1                       ; 1                       ;
; \send_data:state.D_IDLE ; 1                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|spi_controller:sdcard_interface|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------+--------------------------------+-----------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+--------------------+---------------------------------+--------------------------+-------------------------+---------------------------+--------------------------+-------------------------+-------------------------+----------------------+-----------------------+
; Name                            ; return_state.RECEIVE_BYTE ; return_state.RECEIVE_BYTE_WAIT ; return_state.SEND_CMD ; return_state.WAIT_NRC ; return_state.READ_BLOCK_CRC ; return_state.READ_BLOCK_DATA ; return_state.READ_BLOCK_WAIT ; return_state.READ_TRACK ; return_state.IDLE ; return_state.ERROR ; return_state.CHECK_SET_BLOCKLEN ; return_state.CHECK_CMD58 ; return_state.CHECK_CMD1 ; return_state.CHECK_ACMD41 ; return_state.CHECK_CMD55 ; return_state.CHECK_CMD8 ; return_state.CHECK_CMD0 ; return_state.RAMP_UP ; return_state.POWER_UP ;
+---------------------------------+---------------------------+--------------------------------+-----------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+--------------------+---------------------------------+--------------------------+-------------------------+---------------------------+--------------------------+-------------------------+-------------------------+----------------------+-----------------------+
; return_state.POWER_UP           ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                     ;
; return_state.RAMP_UP            ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 1                    ; 1                     ;
; return_state.CHECK_CMD0         ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 1                       ; 0                    ; 1                     ;
; return_state.CHECK_CMD8         ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 1                       ; 0                       ; 0                    ; 1                     ;
; return_state.CHECK_CMD55        ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 1                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.CHECK_ACMD41       ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 1                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.CHECK_CMD1         ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 1                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.CHECK_CMD58        ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 1                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.CHECK_SET_BLOCKLEN ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 1                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.ERROR              ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 1                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.IDLE               ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 1                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.READ_TRACK         ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 1                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.READ_BLOCK_WAIT    ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 1                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.READ_BLOCK_DATA    ; 0                         ; 0                              ; 0                     ; 0                     ; 0                           ; 1                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.READ_BLOCK_CRC     ; 0                         ; 0                              ; 0                     ; 0                     ; 1                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.WAIT_NRC           ; 0                         ; 0                              ; 0                     ; 1                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.SEND_CMD           ; 0                         ; 0                              ; 1                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.RECEIVE_BYTE_WAIT  ; 0                         ; 1                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
; return_state.RECEIVE_BYTE       ; 1                         ; 0                              ; 0                     ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                  ; 0                               ; 0                        ; 0                       ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                     ;
+---------------------------------+---------------------------+--------------------------------+-----------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+--------------------+---------------------------------+--------------------------+-------------------------+---------------------------+--------------------------+-------------------------+-------------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |DE2_TOP|spi_controller:sdcard_interface|version ;
+--------------+--------------+--------------+---------------------+
; Name         ; version.SD2x ; version.SD1x ; version.MMC         ;
+--------------+--------------+--------------+---------------------+
; version.MMC  ; 0            ; 0            ; 0                   ;
; version.SD1x ; 0            ; 1            ; 1                   ;
; version.SD2x ; 1            ; 0            ; 1                   ;
+--------------+--------------+--------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|spi_controller:sdcard_interface|state                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------+-------------------------+----------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+-------------+--------------------------+-------------------+------------------+--------------------+-------------------+------------------+------------------+---------------+----------------+
; Name                     ; state.RECEIVE_BYTE ; state.RECEIVE_BYTE_WAIT ; state.SEND_CMD ; state.WAIT_NRC ; state.READ_BLOCK_CRC ; state.READ_BLOCK_DATA ; state.READ_BLOCK_WAIT ; state.READ_TRACK ; state.IDLE ; state.ERROR ; state.CHECK_SET_BLOCKLEN ; state.CHECK_CMD58 ; state.CHECK_CMD1 ; state.CHECK_ACMD41 ; state.CHECK_CMD55 ; state.CHECK_CMD8 ; state.CHECK_CMD0 ; state.RAMP_UP ; state.POWER_UP ;
+--------------------------+--------------------+-------------------------+----------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+-------------+--------------------------+-------------------+------------------+--------------------+-------------------+------------------+------------------+---------------+----------------+
; state.POWER_UP           ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 0              ;
; state.RAMP_UP            ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 1             ; 1              ;
; state.CHECK_CMD0         ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 1                ; 0             ; 1              ;
; state.CHECK_CMD8         ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 1                ; 0                ; 0             ; 1              ;
; state.CHECK_CMD55        ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 1                 ; 0                ; 0                ; 0             ; 1              ;
; state.CHECK_ACMD41       ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 1                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.CHECK_CMD1         ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 1                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.CHECK_CMD58        ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 1                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.CHECK_SET_BLOCKLEN ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 1                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.ERROR              ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 1           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.IDLE               ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 1          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.READ_TRACK         ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 1                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.READ_BLOCK_WAIT    ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 1                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.READ_BLOCK_DATA    ; 0                  ; 0                       ; 0              ; 0              ; 0                    ; 1                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.READ_BLOCK_CRC     ; 0                  ; 0                       ; 0              ; 0              ; 1                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.WAIT_NRC           ; 0                  ; 0                       ; 0              ; 1              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.SEND_CMD           ; 0                  ; 0                       ; 1              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.RECEIVE_BYTE_WAIT  ; 0                  ; 1                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
; state.RECEIVE_BYTE       ; 1                  ; 0                       ; 0              ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0           ; 0                        ; 0                 ; 0                ; 0                  ; 0                 ; 0                ; 0                ; 0             ; 1              ;
+--------------------------+--------------------+-------------------------+----------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+-------------+--------------------------+-------------------+------------------+--------------------+-------------------+------------------+------------------+---------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|keyboard:keyboard|state                                                                                                                      ;
+-----------------------+------------------+--------------+-------------------+-------------------+-----------------------+--------------+-----------------+------------+
; Name                  ; state.NORMAL_KEY ; state.KEY_UP ; state.GOT_KEY_UP3 ; state.GOT_KEY_UP2 ; state.GOT_KEY_UP_CODE ; state.DECODE ; state.HAVE_CODE ; state.IDLE ;
+-----------------------+------------------+--------------+-------------------+-------------------+-----------------------+--------------+-----------------+------------+
; state.IDLE            ; 0                ; 0            ; 0                 ; 0                 ; 0                     ; 0            ; 0               ; 0          ;
; state.HAVE_CODE       ; 0                ; 0            ; 0                 ; 0                 ; 0                     ; 0            ; 1               ; 1          ;
; state.DECODE          ; 0                ; 0            ; 0                 ; 0                 ; 0                     ; 1            ; 0               ; 1          ;
; state.GOT_KEY_UP_CODE ; 0                ; 0            ; 0                 ; 0                 ; 1                     ; 0            ; 0               ; 1          ;
; state.GOT_KEY_UP2     ; 0                ; 0            ; 0                 ; 1                 ; 0                     ; 0            ; 0               ; 1          ;
; state.GOT_KEY_UP3     ; 0                ; 0            ; 1                 ; 0                 ; 0                     ; 0            ; 0               ; 1          ;
; state.KEY_UP          ; 0                ; 1            ; 0                 ; 0                 ; 0                     ; 0            ; 0               ; 1          ;
; state.NORMAL_KEY      ; 1                ; 0            ; 0                 ; 0                 ; 0                     ; 0            ; 0               ; 1          ;
+-----------------------+------------------+--------------+-------------------+-------------------+-----------------------+--------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|apple2:core|cpu65xx:cpu|theCpuCycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+
; Name                         ; theCpuCycle.cycleEnd ; theCpuCycle.cycleJump ; theCpuCycle.cycleStack4 ; theCpuCycle.cycleStack3 ; theCpuCycle.cycleStack2 ; theCpuCycle.cycleStack1 ; theCpuCycle.cycleWrite ; theCpuCycle.cyclePreWrite ; theCpuCycle.cycleRmw ; theCpuCycle.cycleRead2 ; theCpuCycle.cycleRead ; theCpuCycle.cyclePreRead ; theCpuCycle.cycleBranchPage ; theCpuCycle.cycleBranchTaken ; theCpuCycle.cycleIndirect ; theCpuCycle.cyclePreIndirect ; theCpuCycle.cycle3 ; theCpuCycle.opcodeFetch ; theCpuCycle.cycle2 ;
+------------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+
; theCpuCycle.cycle2           ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 0                  ;
; theCpuCycle.opcodeFetch      ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 1                       ; 1                  ;
; theCpuCycle.cycle3           ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 1                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreIndirect ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 1                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleIndirect    ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 1                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBranchTaken ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 1                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBranchPage  ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 1                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreRead     ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 1                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRead        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 1                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRead2       ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 1                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRmw         ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 1                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreWrite    ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleWrite       ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack1      ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack2      ; 0                    ; 0                     ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack3      ; 0                    ; 0                     ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack4      ; 0                    ; 0                     ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleJump        ; 0                    ; 1                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleEnd         ; 1                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
+------------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+
; apple2:core|cpu65xx:cpu|soReg                                  ; Lost fanout                                                    ;
; apple2:core|cpu65xx:cpu|nmiEdge                                ; Lost fanout                                                    ;
; i2c_controller:i2c|data1[0,5..7]                               ; Stuck at GND due to stuck port data_in                         ;
; apple2:core|cpu65xx:cpu|irqReg                                 ; Stuck at VCC due to stuck port data_in                         ;
; apple2:core|cpu65xx:cpu|nmiReg                                 ; Stuck at VCC due to stuck port data_in                         ;
; apple2:core|cpu65xx:cpu|processIrq                             ; Stuck at GND due to stuck port data_in                         ;
; apple2:core|cpu65xx:cpu|irqActive                              ; Stuck at GND due to stuck port data_in                         ;
; i2c_controller:i2c|data2[6]                                    ; Merged with i2c_controller:i2c|data2[5]                        ;
; i2c_controller:i2c|data2[4]                                    ; Merged with i2c_controller:i2c|data2[3]                        ;
; spi_controller:sdcard_interface|crc7[6]                        ; Merged with spi_controller:sdcard_interface|crc7[1]            ;
; spi_controller:sdcard_interface|crc7[4,5]                      ; Merged with spi_controller:sdcard_interface|crc7[2]            ;
; wm8731_audio:audio_output|shift_out[0..14]                     ; Stuck at GND due to stuck port data_in                         ;
; apple2:core|timing_generator:timing|CLK_7M                     ; Merged with flash_clk[0]                                       ;
; spi_controller:sdcard_interface|crc7[2]                        ; Stuck at GND due to stuck port data_in                         ;
; spi_controller:sdcard_interface|version.MMC                    ; Lost fanout                                                    ;
; spi_controller:sdcard_interface|version.SD1x                   ; Lost fanout                                                    ;
; spi_controller:sdcard_interface|return_state.IDLE              ; Merged with spi_controller:sdcard_interface|return_state.ERROR ;
; spi_controller:sdcard_interface|return_state.RAMP_UP           ; Merged with spi_controller:sdcard_interface|return_state.ERROR ;
; spi_controller:sdcard_interface|return_state.RECEIVE_BYTE      ; Merged with spi_controller:sdcard_interface|return_state.ERROR ;
; spi_controller:sdcard_interface|return_state.RECEIVE_BYTE_WAIT ; Merged with spi_controller:sdcard_interface|return_state.ERROR ;
; spi_controller:sdcard_interface|return_state.SEND_CMD          ; Merged with spi_controller:sdcard_interface|return_state.ERROR ;
; spi_controller:sdcard_interface|return_state.WAIT_NRC          ; Merged with spi_controller:sdcard_interface|return_state.ERROR ;
; apple2:core|cpu65xx:cpu|opcInfo[8]                             ; Merged with apple2:core|cpu65xx:cpu|opcInfo[4]                 ;
; spi_controller:sdcard_interface|return_state.ERROR             ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 42                         ;                                                                ;
+----------------------------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; wm8731_audio:audio_output|shift_out[0] ; Stuck at GND              ; wm8731_audio:audio_output|shift_out[1], wm8731_audio:audio_output|shift_out[2],   ;
;                                        ; due to stuck port data_in ; wm8731_audio:audio_output|shift_out[3], wm8731_audio:audio_output|shift_out[4],   ;
;                                        ;                           ; wm8731_audio:audio_output|shift_out[5], wm8731_audio:audio_output|shift_out[6],   ;
;                                        ;                           ; wm8731_audio:audio_output|shift_out[7], wm8731_audio:audio_output|shift_out[8],   ;
;                                        ;                           ; wm8731_audio:audio_output|shift_out[9], wm8731_audio:audio_output|shift_out[10],  ;
;                                        ;                           ; wm8731_audio:audio_output|shift_out[11], wm8731_audio:audio_output|shift_out[12], ;
;                                        ;                           ; wm8731_audio:audio_output|shift_out[13], wm8731_audio:audio_output|shift_out[14]  ;
; apple2:core|cpu65xx:cpu|irqReg         ; Stuck at VCC              ; apple2:core|cpu65xx:cpu|processIrq, apple2:core|cpu65xx:cpu|irqActive             ;
;                                        ; due to stuck port data_in ;                                                                                   ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2796  ;
; Number of registers using Synchronous Clear  ; 170   ;
; Number of registers using Synchronous Load   ; 79    ;
; Number of registers using Asynchronous Clear ; 53    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 520   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; apple2:core|timing_generator:timing|V[6] ; 6       ;
; apple2:core|timing_generator:timing|V[7] ; 7       ;
; apple2:core|timing_generator:timing|V[3] ; 3       ;
; apple2:core|timing_generator:timing|V[4] ; 3       ;
; apple2:core|timing_generator:timing|V[5] ; 4       ;
; apple2:core|timing_generator:timing|V[1] ; 4       ;
; power_on_reset                           ; 99      ;
; spi_controller:sdcard_interface|slow_clk ; 8       ;
; Total number of inverted registers = 8   ;         ;
+------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+
; Register Name                                                                 ; Megafunction                                                                  ; Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+
; disk_ii:disk|ram_do[0..7]                                                     ; disk_ii:disk|track_memory_rtl_0                                               ; RAM  ;
; apple2:core|video_generator:video_display|character_rom:thecharrom|dout[0..4] ; apple2:core|video_generator:video_display|character_rom:thecharrom|Mux4_rtl_0 ; ROM  ;
; disk_ii:disk|disk_ii_rom:rom|dout[0..7]                                       ; disk_ii:disk|disk_ii_rom:rom|Mux7_rtl_0                                       ; ROM  ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|i2c_controller:i2c|\send_data:reg[3]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_TOP|i2c_controller:i2c|\send_packet:sreg[8]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_TOP|wm8731_audio:audio_output|lrck_divider[6]                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_TOP|disk_ii:disk|\read_head:byte_delay[5]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|wm8731_audio:audio_output|bclk_divider[3]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|keyboard:keyboard|PS2_Ctrl:ps2_controller|Bit_Cnt[3]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|current_track[4]            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_TOP|disk_ii:disk|track_byte_addr[3]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|disk_ii:disk|phase[1]                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_TOP|apple2:core|video_generator:video_display|graph_shiftreg[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE2_TOP|apple2:core|cpu65xx:cpu|T[6]                                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|vga_controller:vga|VGA_R[7]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|i2c_controller:i2c|\send_packet:bit_counter[2]              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_TOP|i2c_controller:i2c|\send_packet:sreg[17]                    ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |DE2_TOP|i2c_controller:i2c|\send_packet:sreg[7]                     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|write_addr[7]               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE2_TOP|apple2:core|cpu65xx:cpu|S[3]                                ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|recv_bytes[27]              ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|command_out[49]             ;
; 6:1                ; 45 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|command_out[42]             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|\sd_fsm:byte_counter[4]     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |DE2_TOP|apple2:core|cpu65xx:cpu|PC[10]                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|crc7[0]                     ;
; 19:1               ; 6 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |DE2_TOP|i2c_controller:i2c|data2[7]                                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|\sd_fsm:lba[1]              ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|\sd_fsm:lba[30]             ;
; 7:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|\sd_fsm:lba[12]             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|apple2:core|cpu65xx:cpu|myAddr[10]                          ;
; 11:1               ; 6 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; Yes        ; |DE2_TOP|apple2:core|cpu65xx:cpu|myAddr[7]                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |DE2_TOP|apple2:core|cpu65xx:cpu|myAddr[1]                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|\sd_fsm:counter[4]          ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|\sd_fsm:counter[0]          ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|command[1]                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|command[5]                  ;
; 17:1               ; 26 bits   ; 286 LEs       ; 78 LEs               ; 208 LEs                ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|argument[17]                ;
; 19:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |DE2_TOP|spi_controller:sdcard_interface|argument[5]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|apple2:core|cpu65xx:cpu|doReg[7]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Add20                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|\processAluInput:temp[5]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|ram_addr[14]                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|ram_addr[12]                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|theCpuCycle                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Add3                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Mux16                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE2_TOP|apple2:core|Mux59                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Mux23                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Add3                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Mux19                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|spi_controller:sdcard_interface|version                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Mux3                                ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Mux7                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_TOP|i2c_controller:i2c|state                                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|D_IN[0]                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|apple2:core|D_IN[6]                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Mux31                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Mux27                               ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|apple2:core|cpu65xx:cpu|Add0                                ;
; 16:1               ; 11 bits   ; 110 LEs       ; 44 LEs               ; 66 LEs                 ; No         ; |DE2_TOP|spi_controller:sdcard_interface|return_state                ;
; 16:1               ; 12 bits   ; 120 LEs       ; 36 LEs               ; 84 LEs                 ; No         ; |DE2_TOP|spi_controller:sdcard_interface|state                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |DE2_TOP|spi_controller:sdcard_interface|return_state                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |DE2_TOP|spi_controller:sdcard_interface|return_state                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for disk_ii:disk|altsyncram:track_memory_rtl_0|altsyncram_m3h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0|altsyncram_vov:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0|altsyncram_7pv:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK28MPLL_DE2_115:pll|altpll:altpll_component ;
+-------------------------------+-------------------------------------+----------------------+
; Parameter Name                ; Value                               ; Type                 ;
+-------------------------------+-------------------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                              ; Untyped              ;
; PLL_TYPE                      ; AUTO                                ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CLK28MPLL_DE2_115 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                                 ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                                ; Untyped              ;
; SCAN_CHAIN                    ; LONG                                ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                              ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                               ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                                   ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                                  ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                                   ; Untyped              ;
; LOCK_HIGH                     ; 1                                   ; Untyped              ;
; LOCK_LOW                      ; 1                                   ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                                   ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                                   ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                 ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                 ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                 ; Untyped              ;
; SKIP_VCO                      ; OFF                                 ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                                   ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                                ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                             ; Untyped              ;
; BANDWIDTH                     ; 0                                   ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                                ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                                   ; Untyped              ;
; DOWN_SPREAD                   ; 0                                   ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                 ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                 ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                                   ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                                   ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                                   ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                                   ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                                   ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                                   ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                                   ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                                   ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 7                                   ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 14                                  ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                                   ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                                   ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                                   ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                                   ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                                   ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                                   ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                                   ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                                   ; Untyped              ;
; CLK1_DIVIDE_BY                ; 25                                  ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 25                                  ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                                   ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                                   ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                                   ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                                   ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                                   ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                                   ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                                   ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                                  ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                                  ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                                  ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                               ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                              ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                              ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                              ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                                   ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                                   ; Untyped              ;
; DPA_DIVIDER                   ; 0                                   ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                                   ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                                   ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                                   ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                                   ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                                   ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                                   ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                                   ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                                   ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                                   ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                                   ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                                   ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                                   ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                                   ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                                   ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                                   ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                                   ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                                  ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                                  ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                                  ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                                  ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                                   ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                                   ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                   ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                   ; Untyped              ;
; VCO_MIN                       ; 0                                   ; Untyped              ;
; VCO_MAX                       ; 0                                   ; Untyped              ;
; VCO_CENTER                    ; 0                                   ; Untyped              ;
; PFD_MIN                       ; 0                                   ; Untyped              ;
; PFD_MAX                       ; 0                                   ; Untyped              ;
; M_INITIAL                     ; 0                                   ; Untyped              ;
; M                             ; 0                                   ; Untyped              ;
; N                             ; 1                                   ; Untyped              ;
; M2                            ; 1                                   ; Untyped              ;
; N2                            ; 1                                   ; Untyped              ;
; SS                            ; 1                                   ; Untyped              ;
; C0_HIGH                       ; 0                                   ; Untyped              ;
; C1_HIGH                       ; 0                                   ; Untyped              ;
; C2_HIGH                       ; 0                                   ; Untyped              ;
; C3_HIGH                       ; 0                                   ; Untyped              ;
; C4_HIGH                       ; 0                                   ; Untyped              ;
; C5_HIGH                       ; 0                                   ; Untyped              ;
; C6_HIGH                       ; 0                                   ; Untyped              ;
; C7_HIGH                       ; 0                                   ; Untyped              ;
; C8_HIGH                       ; 0                                   ; Untyped              ;
; C9_HIGH                       ; 0                                   ; Untyped              ;
; C0_LOW                        ; 0                                   ; Untyped              ;
; C1_LOW                        ; 0                                   ; Untyped              ;
; C2_LOW                        ; 0                                   ; Untyped              ;
; C3_LOW                        ; 0                                   ; Untyped              ;
; C4_LOW                        ; 0                                   ; Untyped              ;
; C5_LOW                        ; 0                                   ; Untyped              ;
; C6_LOW                        ; 0                                   ; Untyped              ;
; C7_LOW                        ; 0                                   ; Untyped              ;
; C8_LOW                        ; 0                                   ; Untyped              ;
; C9_LOW                        ; 0                                   ; Untyped              ;
; C0_INITIAL                    ; 0                                   ; Untyped              ;
; C1_INITIAL                    ; 0                                   ; Untyped              ;
; C2_INITIAL                    ; 0                                   ; Untyped              ;
; C3_INITIAL                    ; 0                                   ; Untyped              ;
; C4_INITIAL                    ; 0                                   ; Untyped              ;
; C5_INITIAL                    ; 0                                   ; Untyped              ;
; C6_INITIAL                    ; 0                                   ; Untyped              ;
; C7_INITIAL                    ; 0                                   ; Untyped              ;
; C8_INITIAL                    ; 0                                   ; Untyped              ;
; C9_INITIAL                    ; 0                                   ; Untyped              ;
; C0_MODE                       ; BYPASS                              ; Untyped              ;
; C1_MODE                       ; BYPASS                              ; Untyped              ;
; C2_MODE                       ; BYPASS                              ; Untyped              ;
; C3_MODE                       ; BYPASS                              ; Untyped              ;
; C4_MODE                       ; BYPASS                              ; Untyped              ;
; C5_MODE                       ; BYPASS                              ; Untyped              ;
; C6_MODE                       ; BYPASS                              ; Untyped              ;
; C7_MODE                       ; BYPASS                              ; Untyped              ;
; C8_MODE                       ; BYPASS                              ; Untyped              ;
; C9_MODE                       ; BYPASS                              ; Untyped              ;
; C0_PH                         ; 0                                   ; Untyped              ;
; C1_PH                         ; 0                                   ; Untyped              ;
; C2_PH                         ; 0                                   ; Untyped              ;
; C3_PH                         ; 0                                   ; Untyped              ;
; C4_PH                         ; 0                                   ; Untyped              ;
; C5_PH                         ; 0                                   ; Untyped              ;
; C6_PH                         ; 0                                   ; Untyped              ;
; C7_PH                         ; 0                                   ; Untyped              ;
; C8_PH                         ; 0                                   ; Untyped              ;
; C9_PH                         ; 0                                   ; Untyped              ;
; L0_HIGH                       ; 1                                   ; Untyped              ;
; L1_HIGH                       ; 1                                   ; Untyped              ;
; G0_HIGH                       ; 1                                   ; Untyped              ;
; G1_HIGH                       ; 1                                   ; Untyped              ;
; G2_HIGH                       ; 1                                   ; Untyped              ;
; G3_HIGH                       ; 1                                   ; Untyped              ;
; E0_HIGH                       ; 1                                   ; Untyped              ;
; E1_HIGH                       ; 1                                   ; Untyped              ;
; E2_HIGH                       ; 1                                   ; Untyped              ;
; E3_HIGH                       ; 1                                   ; Untyped              ;
; L0_LOW                        ; 1                                   ; Untyped              ;
; L1_LOW                        ; 1                                   ; Untyped              ;
; G0_LOW                        ; 1                                   ; Untyped              ;
; G1_LOW                        ; 1                                   ; Untyped              ;
; G2_LOW                        ; 1                                   ; Untyped              ;
; G3_LOW                        ; 1                                   ; Untyped              ;
; E0_LOW                        ; 1                                   ; Untyped              ;
; E1_LOW                        ; 1                                   ; Untyped              ;
; E2_LOW                        ; 1                                   ; Untyped              ;
; E3_LOW                        ; 1                                   ; Untyped              ;
; L0_INITIAL                    ; 1                                   ; Untyped              ;
; L1_INITIAL                    ; 1                                   ; Untyped              ;
; G0_INITIAL                    ; 1                                   ; Untyped              ;
; G1_INITIAL                    ; 1                                   ; Untyped              ;
; G2_INITIAL                    ; 1                                   ; Untyped              ;
; G3_INITIAL                    ; 1                                   ; Untyped              ;
; E0_INITIAL                    ; 1                                   ; Untyped              ;
; E1_INITIAL                    ; 1                                   ; Untyped              ;
; E2_INITIAL                    ; 1                                   ; Untyped              ;
; E3_INITIAL                    ; 1                                   ; Untyped              ;
; L0_MODE                       ; BYPASS                              ; Untyped              ;
; L1_MODE                       ; BYPASS                              ; Untyped              ;
; G0_MODE                       ; BYPASS                              ; Untyped              ;
; G1_MODE                       ; BYPASS                              ; Untyped              ;
; G2_MODE                       ; BYPASS                              ; Untyped              ;
; G3_MODE                       ; BYPASS                              ; Untyped              ;
; E0_MODE                       ; BYPASS                              ; Untyped              ;
; E1_MODE                       ; BYPASS                              ; Untyped              ;
; E2_MODE                       ; BYPASS                              ; Untyped              ;
; E3_MODE                       ; BYPASS                              ; Untyped              ;
; L0_PH                         ; 0                                   ; Untyped              ;
; L1_PH                         ; 0                                   ; Untyped              ;
; G0_PH                         ; 0                                   ; Untyped              ;
; G1_PH                         ; 0                                   ; Untyped              ;
; G2_PH                         ; 0                                   ; Untyped              ;
; G3_PH                         ; 0                                   ; Untyped              ;
; E0_PH                         ; 0                                   ; Untyped              ;
; E1_PH                         ; 0                                   ; Untyped              ;
; E2_PH                         ; 0                                   ; Untyped              ;
; E3_PH                         ; 0                                   ; Untyped              ;
; M_PH                          ; 0                                   ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                                 ; Untyped              ;
; CLK0_COUNTER                  ; G0                                  ; Untyped              ;
; CLK1_COUNTER                  ; G0                                  ; Untyped              ;
; CLK2_COUNTER                  ; G0                                  ; Untyped              ;
; CLK3_COUNTER                  ; G0                                  ; Untyped              ;
; CLK4_COUNTER                  ; G0                                  ; Untyped              ;
; CLK5_COUNTER                  ; G0                                  ; Untyped              ;
; CLK6_COUNTER                  ; E0                                  ; Untyped              ;
; CLK7_COUNTER                  ; E1                                  ; Untyped              ;
; CLK8_COUNTER                  ; E2                                  ; Untyped              ;
; CLK9_COUNTER                  ; E3                                  ; Untyped              ;
; L0_TIME_DELAY                 ; 0                                   ; Untyped              ;
; L1_TIME_DELAY                 ; 0                                   ; Untyped              ;
; G0_TIME_DELAY                 ; 0                                   ; Untyped              ;
; G1_TIME_DELAY                 ; 0                                   ; Untyped              ;
; G2_TIME_DELAY                 ; 0                                   ; Untyped              ;
; G3_TIME_DELAY                 ; 0                                   ; Untyped              ;
; E0_TIME_DELAY                 ; 0                                   ; Untyped              ;
; E1_TIME_DELAY                 ; 0                                   ; Untyped              ;
; E2_TIME_DELAY                 ; 0                                   ; Untyped              ;
; E3_TIME_DELAY                 ; 0                                   ; Untyped              ;
; M_TIME_DELAY                  ; 0                                   ; Untyped              ;
; N_TIME_DELAY                  ; 0                                   ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                                  ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                                  ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                                  ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                                  ; Untyped              ;
; ENABLE0_COUNTER               ; L0                                  ; Untyped              ;
; ENABLE1_COUNTER               ; L0                                  ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                                   ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                           ; Untyped              ;
; LOOP_FILTER_C                 ; 5                                   ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                                ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                                ; Untyped              ;
; VCO_POST_SCALE                ; 0                                   ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                   ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                   ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                   ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                        ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                           ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                         ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                           ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                         ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                         ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                         ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                         ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                         ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                         ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                         ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                         ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                         ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                         ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                         ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                         ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                   ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                   ; Untyped              ;
; M_TEST_SOURCE                 ; 5                                   ; Untyped              ;
; C0_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C1_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C2_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C3_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C4_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C5_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C6_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C7_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C8_TEST_SOURCE                ; 5                                   ; Untyped              ;
; C9_TEST_SOURCE                ; 5                                   ; Untyped              ;
; CBXI_PARAMETER                ; CLK28MPLL_DE2_115_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                                   ; Untyped              ;
; WIDTH_CLOCK                   ; 5                                   ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                   ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                 ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E                        ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                              ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                 ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                                  ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                                 ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                                  ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                 ; IGNORE_CASCADE       ;
+-------------------------------+-------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: apple2:core|cpu65xx:cpu ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; pipelineopcode ; false ; Enumerated                                  ;
; pipelinealumux ; false ; Enumerated                                  ;
; pipelinealuout ; false ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:keyboard|PS2_Ctrl:ps2_controller ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; filtersize     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_controller:sdcard_interface ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; block_size     ; 512   ; Signed Integer                                      ;
; block_bits     ; 9     ; Signed Integer                                      ;
; track_size     ; 6656  ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disk_ii:disk|altsyncram:track_memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                         ;
; NUMWORDS_A                         ; 6656                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 13                   ; Untyped                         ;
; NUMWORDS_B                         ; 6656                 ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m3h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0 ;
+------------------------------------+-----------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                   ;
+------------------------------------+-----------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                                                ;
; WIDTH_A                            ; 5                           ; Untyped                                                                ;
; WIDTHAD_A                          ; 9                           ; Untyped                                                                ;
; NUMWORDS_A                         ; 512                         ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                ;
; INIT_FILE                          ; apple2fpga.DE2_TOP0.rtl.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_vov              ; Untyped                                                                ;
+------------------------------------+-----------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0 ;
+------------------------------------+-----------------------------+----------------------------------+
; Parameter Name                     ; Value                       ; Type                             ;
+------------------------------------+-----------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                          ;
; OPERATION_MODE                     ; ROM                         ; Untyped                          ;
; WIDTH_A                            ; 8                           ; Untyped                          ;
; WIDTHAD_A                          ; 8                           ; Untyped                          ;
; NUMWORDS_A                         ; 256                         ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                          ;
; WIDTH_B                            ; 1                           ; Untyped                          ;
; WIDTHAD_B                          ; 1                           ; Untyped                          ;
; NUMWORDS_B                         ; 1                           ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                          ;
; BYTE_SIZE                          ; 8                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                          ;
; INIT_FILE                          ; apple2fpga.DE2_TOP1.rtl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_7pv              ; Untyped                          ;
+------------------------------------+-----------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; CLK28MPLL_DE2_115:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                        ;
; Entity Instance                           ; disk_ii:disk|altsyncram:track_memory_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 6656                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 6656                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
; Entity Instance                           ; apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 5                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hex7seg:digit5"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; input[3..2] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8731_audio:audio_output"                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data[14..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disk_ii:disk"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; track_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d2_active  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyboard|PS2_Ctrl:ps2_controller"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; scan_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "apple2:core|cpu65xx:cpu"                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; debuga ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "apple2:core|timing_generator:timing"                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; color_ref ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "apple2:core"                                                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; gameport[7..4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; gameport[0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; pdl_strobe          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_select[5..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_select[7]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; device_select[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; device_select[7]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; opcodedebugout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:07:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jun 05 16:31:23 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off apple2fpga -c DE2_TOP
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file timing_generator.vhd
    Info (12022): Found design unit 1: timing_generator-rtl
    Info (12023): Found entity 1: timing_generator
Info (12021): Found 2 design units, including 1 entities, in source file character_rom.vhd
    Info (12022): Found design unit 1: character_rom-rtl
    Info (12023): Found entity 1: character_rom
Info (12021): Found 2 design units, including 1 entities, in source file video_generator.vhd
    Info (12022): Found design unit 1: video_generator-rtl
    Info (12023): Found entity 1: video_generator
Info (12021): Found 2 design units, including 1 entities, in source file main_roms.vhd
    Info (12022): Found design unit 1: main_roms-rtl
    Info (12023): Found entity 1: main_roms
Info (12021): Found 2 design units, including 1 entities, in source file cpu6502.vhd
    Info (12022): Found design unit 1: cpu65xx-fast
    Info (12023): Found entity 1: cpu65xx
Info (12021): Found 2 design units, including 1 entities, in source file apple2.vhd
    Info (12022): Found design unit 1: apple2-rtl
    Info (12023): Found entity 1: apple2
Info (12021): Found 2 design units, including 1 entities, in source file disk_ii.vhd
    Info (12022): Found design unit 1: disk_ii-rtl
    Info (12023): Found entity 1: disk_ii
Info (12021): Found 2 design units, including 1 entities, in source file disk_ii_rom.vhd
    Info (12022): Found design unit 1: disk_ii_rom-rtl
    Info (12023): Found entity 1: disk_ii_rom
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-rtl
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 2 design units, including 1 entities, in source file ps2_ctrl.vhd
    Info (12022): Found design unit 1: PS2_Ctrl-ALSE_RTL
    Info (12023): Found entity 1: PS2_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file keyboard.vhd
    Info (12022): Found design unit 1: keyboard-rtl
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 1 entities, in source file wm8731_audio.vhd
    Info (12022): Found design unit 1: wm8731_audio-rtl
    Info (12023): Found entity 1: wm8731_audio
Info (12021): Found 2 design units, including 1 entities, in source file i2c_controller.vhd
    Info (12022): Found design unit 1: i2c_controller-rtl
    Info (12023): Found entity 1: i2c_controller
Info (12021): Found 4 design units, including 2 entities, in source file de2_top.vhd
    Info (12022): Found design unit 1: hex7seg-combinational
    Info (12022): Found design unit 2: DE2_TOP-datapath
    Info (12023): Found entity 1: hex7seg
    Info (12023): Found entity 2: DE2_TOP
Info (12021): Found 2 design units, including 1 entities, in source file spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-rtl
    Info (12023): Found entity 1: spi_controller
Info (12127): Elaborating entity "DE2_TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(266): object "D2_ACTIVE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(267): object "TRACK_ADDR" assigned a value but never read
Warning (12125): Using design file clk28mpll_de2_115.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CLK28mpll_de2_115-SYN
    Info (12023): Found entity 1: CLK28MPLL_DE2_115
Info (12128): Elaborating entity "CLK28MPLL_DE2_115" for hierarchy "CLK28MPLL_DE2_115:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "CLK28MPLL_DE2_115:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "CLK28MPLL_DE2_115:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "CLK28MPLL_DE2_115:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "7"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CLK28MPLL_DE2_115"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk28mpll_de2_115_altpll.v
    Info (12023): Found entity 1: CLK28MPLL_DE2_115_altpll
Info (12128): Elaborating entity "CLK28MPLL_DE2_115_altpll" for hierarchy "CLK28MPLL_DE2_115:pll|altpll:altpll_component|CLK28MPLL_DE2_115_altpll:auto_generated"
Info (12128): Elaborating entity "apple2" for hierarchy "apple2:core"
Warning (10036): Verilog HDL or VHDL warning at apple2.vhd(53): object "COLOR_REF" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at apple2.vhd(86): object "IO_STROBE" assigned a value but never read
Info (12128): Elaborating entity "timing_generator" for hierarchy "apple2:core|timing_generator:timing"
Info (12128): Elaborating entity "video_generator" for hierarchy "apple2:core|video_generator:video_display"
Info (12128): Elaborating entity "character_rom" for hierarchy "apple2:core|video_generator:video_display|character_rom:thecharrom"
Info (12128): Elaborating entity "cpu65xx" for hierarchy "apple2:core|cpu65xx:cpu"
Info (12128): Elaborating entity "main_roms" for hierarchy "apple2:core|main_roms:roms"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga"
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyboard"
Info (12128): Elaborating entity "PS2_Ctrl" for hierarchy "keyboard:keyboard|PS2_Ctrl:ps2_controller"
Info (12128): Elaborating entity "disk_ii" for hierarchy "disk_ii:disk"
Warning (10036): Verilog HDL or VHDL warning at disk_ii.vhd(95): object "q6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disk_ii.vhd(95): object "q7" assigned a value but never read
Info (12128): Elaborating entity "disk_ii_rom" for hierarchy "disk_ii:disk|disk_ii_rom:rom"
Info (12128): Elaborating entity "spi_controller" for hierarchy "spi_controller:sdcard_interface"
Info (12128): Elaborating entity "i2c_controller" for hierarchy "i2c_controller:i2c"
Info (12128): Elaborating entity "wm8731_audio" for hierarchy "wm8731_audio:audio_output"
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:digit0"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer spi_controller:sdcard_interface|spi_clk
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "disk_ii:disk|track_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6656
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 6656
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "apple2:core|video_generator:video_display|character_rom:thecharrom|Mux4_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to apple2fpga.DE2_TOP0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "disk_ii:disk|disk_ii_rom:rom|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to apple2fpga.DE2_TOP1.rtl.mif
Info (12130): Elaborated megafunction instantiation "disk_ii:disk|altsyncram:track_memory_rtl_0"
Info (12133): Instantiated megafunction "disk_ii:disk|altsyncram:track_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6656"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "6656"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3h1.tdf
    Info (12023): Found entity 1: altsyncram_m3h1
Info (12130): Elaborated megafunction instantiation "apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0"
Info (12133): Instantiated megafunction "apple2:core|video_generator:video_display|character_rom:thecharrom|altsyncram:Mux4_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "apple2fpga.DE2_TOP0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vov.tdf
    Info (12023): Found entity 1: altsyncram_vov
Info (12130): Elaborated megafunction instantiation "disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "disk_ii:disk|disk_ii_rom:rom|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "apple2fpga.DE2_TOP1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pv.tdf
    Info (12023): Found entity 1: altsyncram_7pv
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 16406 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 141 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 16196 logic cells
    Info (21064): Implemented 21 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 619 megabytes
    Info: Processing ended: Fri Jun 05 16:39:04 2015
    Info: Elapsed time: 00:07:41
    Info: Total CPU time (on all processors): 00:07:28


