Running: /usr/local/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/developer/Proyectos/xilinx/ControlUnit/main_tb_isim_beh.exe" -prj "/home/developer/Proyectos/xilinx/ControlUnit/main_tb_beh.prj" "work.main_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/Mux2.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/Mux1.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/MicrocodeOperation.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/MicrocodeFunction.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/Level.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/InstructionDecoder.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/Flags.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/Control.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/../Modules/Condition.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/ControlUnit.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/Principal.vhd" into library work
Parsing VHDL file "/home/developer/Proyectos/xilinx/ControlUnit/main_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97388 KB
Fuse CPU Usage: 1320 ms
Compiling package standard
Compiling package textio
Compiling package std_logic_1164
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package controlunit
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavioral of entity Mux1 [mux1_default]
Compiling architecture behavioral of entity Mux2 [mux2_default]
Compiling architecture behavioral of entity MicrocodeFunction [microcodefunction_default]
Compiling architecture behavioral of entity MicrocodeOperation [microcodeoperation_default]
Compiling architecture behavioral of entity Level [level_default]
Compiling architecture behavioral of entity Condition [condition_default]
Compiling architecture behavioral of entity Flags [flags_default]
Compiling architecture behavioral of entity InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity main_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable /home/developer/Proyectos/xilinx/ControlUnit/main_tb_isim_beh.exe
Fuse Memory Usage: 676064 KB
Fuse CPU Usage: 1400 ms
GCC CPU Usage: 80 ms
