{
	"route__net": 5115,
	"route__net__special": 4,
	"route__drc_errors__iter:1": 2929,
	"route__wirelength__iter:1": 216715,
	"route__drc_errors__iter:2": 1379,
	"route__wirelength__iter:2": 215221,
	"route__drc_errors__iter:3": 1274,
	"route__wirelength__iter:3": 215009,
	"route__drc_errors__iter:4": 113,
	"route__wirelength__iter:4": 214619,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 214570,
	"route__drc_errors": 0,
	"route__wirelength": 214570,
	"route__vias": 43725,
	"route__vias__singlecut": 43725,
	"route__vias__multicut": 0,
	"design__io": 152,
	"design__die__area": 552095,
	"design__core__area": 527497,
	"design__instance__count": 14419,
	"design__instance__area": 236374,
	"design__instance__count__stdcell": 14418,
	"design__instance__area__stdcell": 71074.4,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.448106,
	"design__instance__utilization__stdcell": 0.196231,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 872,
	"design__instance__count__class:tap_cell": 4884,
	"design__instance__count__class:antenna_cell": 4467,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 78,
	"design__instance__count__class:timing_repair_buffer": 1053,
	"design__instance__count__class:inverter": 557,
	"design__instance__count__class:clock_inverter": 53,
	"design__instance__count__class:sequential_cell": 755,
	"design__instance__count__class:multi_input_combinational_cell": 2569,
	"flow__warnings__count": 23,
	"flow__errors__count": 0
}