; ModuleID = "/tmp/blur3x3_hvx_depth3.ll"
target triple = "unknown-unknown-unknown"
target datalayout = ""

define <64 x i16> @hydride.node.blur3x3_hvx_depth3.0(<64 x i16> %arg, <64 x i16> %arg.1, <64 x i16> %arg.2)
{
entry:
  %0 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %1 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %0, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %2 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %1, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %2, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %4 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %5 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %4, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %6 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %5, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %7 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %6, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %8 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %3, <32 x i32> %7, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %9 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %8, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %10 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %9, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %11 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %12 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %11, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %13 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %12, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %14 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %13, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %15 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %16 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %15, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %17 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %16, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %18 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %17, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %19 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %14, <32 x i32> %18, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %20 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %19, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %21 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %20, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %22 = call <64 x i16> @llvm.hydride.hexagon_V6_vshuffeb_128B_dsl(<32 x i32> %10, <32 x i32> %21, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 2, i32 0)
  ret <64 x i16> %22
}

declare <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg, <64 x i16> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8)

declare <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %arg, <64 x i16> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12, i32 %arg.13, i32 %arg.14, i32 %arg.15, i32 %arg.16, i32 %arg.17, i32 %arg.18, i32 %arg.19, i32 %arg.20)

declare <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6)

declare <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7)

declare <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %arg, <32 x i32> %arg.1, <4 x i8> %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8)

declare <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> %arg, <1 x i32> %arg.1, <32 x i32> %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9)

declare <64 x i16> @llvm.hydride.hexagon_V6_vshuffeb_128B_dsl(<32 x i32> %arg, <32 x i32> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9)

define <64 x i16> @hydride.node.blur3x3_hvx_depth3.1(<64 x i16> %arg, <64 x i16> %arg.1, <64 x i16> %arg.2)
{
entry:
  %0 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %1 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %0, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %2 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %1, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %2, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %4 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %5 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %4, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %6 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %5, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %7 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %6, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %8 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %3, <32 x i32> %7, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %9 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %8, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %10 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %9, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %11 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %12 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %11, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %13 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %12, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %14 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %13, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %15 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %16 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %15, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %17 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %16, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %18 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %17, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %19 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %14, <32 x i32> %18, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %20 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %19, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %21 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %20, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %22 = call <64 x i16> @llvm.hydride.hexagon_V6_vshuffeb_128B_dsl(<32 x i32> %10, <32 x i32> %21, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 2, i32 0)
  ret <64 x i16> %22
}

define <64 x i16> @hydride.node.blur3x3_hvx_depth3.2(<64 x i16> %arg, <64 x i16> %arg.1, <64 x i16> %arg.2)
{
entry:
  %0 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %1 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %0, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %2 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %1, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %2, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %4 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %5 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %4, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %6 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %5, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %7 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %6, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %8 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %3, <32 x i32> %7, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %9 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %8, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %10 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %9, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %11 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %12 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %11, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %13 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %12, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %14 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %13, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %15 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %16 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %15, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %17 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %16, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %18 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %17, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %19 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %14, <32 x i32> %18, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %20 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %19, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %21 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %20, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %22 = call <64 x i16> @llvm.hydride.hexagon_V6_vshuffeb_128B_dsl(<32 x i32> %10, <32 x i32> %21, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 2, i32 0)
  ret <64 x i16> %22
}

define <64 x i16> @hydride.node.blur3x3_hvx_depth3.3(<64 x i16> %arg, <64 x i16> %arg.1, <64 x i16> %arg.2)
{
entry:
  %0 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %1 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %0, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %2 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %1, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %2, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %4 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %5 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %4, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %6 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %5, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %7 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %6, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %8 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %3, <32 x i32> %7, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %9 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %8, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %10 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %9, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %11 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %12 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %11, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %13 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %12, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %14 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %13, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %15 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg.1, <64 x i16> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %16 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %15, <64 x i16> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 -1, i32 0)
  %17 = call <64 x i32> @llvm.hydride.hexagon_V6_vmpybv_128B_dsl(<64 x i16> %16, <64 x i16> <i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691, i16 43691>, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 32, i32 1024, i32 1, i32 1, i32 16, i32 2, i32 0)
  %18 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl(<64 x i32> %17, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %19 = call <64 x i32> @llvm.hydride.hexagon_V6_vshuffvdd_128B_dsl(<32 x i32> %14, <32 x i32> %18, <4 x i8> <i8 252, i8 255, i8 255, i8 255>, i32 2048, i32 2048, i32 0, i32 1024, i32 8, i32 0)
  %20 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %19, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %21 = call <32 x i32> @llvm.hydride.hexagon_V6_vlsrwv_128B_dsl(<32 x i32> <i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17, i32 17>, <1 x i32> <i32 0>, <32 x i32> %20, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %22 = call <64 x i16> @llvm.hydride.hexagon_V6_vshuffeb_128B_dsl(<32 x i32> %10, <32 x i32> %21, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 2, i32 0)
  ret <64 x i16> %22
}
