#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 12 20:03:38 2021
# Process ID: 16524
# Current directory: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template
# Command line: vivado ../top_proj/top_proj.xpr
# Log file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/vivado.log
# Journal file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ../top_proj/top_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/avanpc/avanco/vivado_projects/ip_repo/axi_remapper'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/avanpc/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 7455.551 ; gain = 80.340 ; free physical = 15546 ; free virtual = 38961
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/top_proj/top_proj.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/top_proj/top_proj.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:dfx_decoupler:1.0 - dfx_decoupler_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:dfx_decoupler:1.0 - dfx_decoupler_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_firewall:1.1 - axi_firewall_0
Adding component instance block -- xilinx.com:ip:axi_firewall:1.1 - axi_firewall_1
Adding component instance block -- xilinx.com:ip:axi_firewall:1.1 - axi_firewall_2
Adding component instance block -- xilinx.com:ip:axi_firewall:1.1 - axi_firewall_3
Adding component instance block -- user.org:user:axi_mmap_remapper:1.0 - axi_mmap_remapper_0
Successfully read diagram <design_1> from block design file </home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/top_proj/top_proj.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 8921.336 ; gain = 1202.660 ; free physical = 15333 ; free virtual = 38755
write_bd_tcl -force /home/avanpc/avanco/git_repos/ali/fpga-virtualization/DFX/tcl_files/shell_2users.tcl
INFO: [BD 5-148] Tcl file written out </home/avanpc/avanco/git_repos/ali/fpga-virtualization/DFX/tcl_files/shell_2users.tcl>.

WARNING: [BD 5-339] The block design <design_1> has not been validated, therefore, a block design created using this Tcl file
</home/avanpc/avanco/git_repos/ali/fpga-virtualization/DFX/tcl_files/shell_2users.tcl> may result in errors during validation.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 20:05:47 2021...
