$date
	Sun Feb 23 16:23:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module i_4_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # data $end
$scope module i_4 $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ next_q0 $end
$var wire 1 % next_q1 $end
$var wire 1 ! out $end
$var reg 1 & q0 $end
$var reg 1 ' q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
0&
1%
x$
0#
0"
x!
$end
#10
x&
x$
x!
0%
1"
1#
#20
1$
0!
0'
0"
#30
1&
0$
1!
1%
1"
0#
#40
1'
0$
1!
0"
#50
1$
0!
0&
1"
#60
0$
1!
0"
#70
1$
0!
0%
1"
1#
#80
0'
1$
0!
0"
#90
0$
1!
1&
1"
#100
1$
0!
0"
#110
0$
1!
1"
#120
1$
0!
0"
#130
0$
1!
1%
1"
0#
#140
1'
0$
1!
0"
#150
1$
0!
0&
0%
1"
1#
#160
0'
1$
0!
0"
#170
0$
1!
1&
1%
1"
0#
#180
1'
0$
1!
0"
#190
1$
0!
0&
0%
1"
1#
#200
0'
1$
0!
0"
#210
0$
1!
1&
1"
#220
1$
0!
0"
#230
0$
1!
1%
1"
0#
#240
1'
0$
1!
0"
#250
1$
0!
0&
1"
#260
0$
1!
0"
#270
1$
0!
1"
#280
0$
1!
0"
#290
1$
0!
1"
#300
0$
1!
0"
#310
1$
0!
1"
