Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/katie/Documents/ECE3700/UART_FPGA/Receiver_Test_isim_beh.exe -prj /home/katie/Documents/ECE3700/UART_FPGA/Receiver_Test_beh.prj work.Receiver_Test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/katie/Documents/ECE3700/UART_FPGA/Receiver.v" into library work
Analyzing Verilog file "/home/katie/Documents/ECE3700/UART_FPGA/Receiver_Test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94696 KB
Fuse CPU Usage: 1190 ms
Compiling module Receiver
Compiling module Receiver_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/katie/Documents/ECE3700/UART_FPGA/Receiver_Test_isim_beh.exe
Fuse Memory Usage: 654936 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 400 ms
