From: Eric Robert Peskin <atacs-bugs@shang.elen.utah.edu>
To: myers@vlsigroup.elen.utah.edu
Subject: Re: Verification failures (PR#276)
Date: Sat Jun 16 15:02:10 2001

The good news is that the syntax error is now gone from stari10.csp.

Furthermore, stari.hse now produces a solution.  Therefore, I have added
it to the nighttime regression tests (atacs/examples/hse/stari.prs.night)

The bad news is that the stari10.csp and domino2.hse still fail (but
with different error messages), as of cvs tag PR276reply3.

stari10.csp gets:
ERROR: constraint rule (x10t+/1,ack11-/1) is not marked.
ERROR: Ordering rule violation in state FFRR000000001000001001100100101101.

domino2.hse gets:
Warning, Matrix is invalid
System deadlocked in state 0FRRRR00

See the sample sessions below.
I am moving this back to Incorrect Behavior, pending resolution.

---8<------8<------8<------8<------8<------8<------8<------8<------8<------8<---
144 xia:~> cd ~peskin/atacs/examples/csp
145 xia:examples/csp> ../../src/atacs stari10.csp -mzmEmXmQmcmsmUmPmTmFmOmpya
ATACS VERSION 4.1
Logging session in:  atacs.log
Now using postprocessing during compilation.
Exact cyclic table resolution mode now turned ON.
Exception handling now turned ON.
PARG output on errors disabled.
Now using combinational optimization.
Using PO sets timing to obtain state graphs.
Using subset region match during state space exploration.
Using superset region match during state space exploration.
Now using interleaving optimization.
Now using infinity optimization.
Now using orbits match.
Now using stack pruning on superset optimization.
Compiling stari10.csp ... 
Compiled process datastage
Compiled process ackstage
Compiled process datastage
Compiled process ackstage
Compiled process datastage
Compiled process ackstage
Compiled process datastage
Compiled process ackstage
Compiled process clk
Compiled process left
Compiled process right
Compiled constraint notfull1
Compiled constraint notfull2
Compiled constraint notempty1
Compiled constraint notempty2
Post processing ...Storing module preproc to preproc.er
Storing module stari10 to ./stari10.er
Loading timed event-rule structure from:  stari10.er
WARNING:  Graph not connected!
Initializing 3 cycles ... done
Checking for cycles in acyclic constraint graph ... ERROR!
ERROR:  Cycle detected in acyclic constraint graph.
Finding redundant rules ... done (0.013778)
Finding reduced state graph ... ERROR: constraint rule (x10t+/1,ack11-/1) is not
marked.
ERROR: Ordering rule violation in state FFRR000000001000001001100100101101.
Storing constraint graph to:  deadlock.grf
Storing error trace state graph to:  stari10.grf
Storing error trace in VHDL to:  trace.vhd
146 xia:examples/csp> cd ~peskin/atacs/examples/hse
147 xia:examples/hse> ../../src/atacs domino2.hse -mzmEmXmQmcmsmUmPmTmFmOmpya
ATACS VERSION 4.1
Logging session in:  atacs.log
Now using postprocessing during compilation.
Exact cyclic table resolution mode now turned ON.
Exception handling now turned ON.
PARG output on errors disabled.
Now using combinational optimization.
Using PO sets timing to obtain state graphs.
Using subset region match during state space exploration.
Using superset region match during state space exploration.
Now using interleaving optimization.
Now using infinity optimization.
Now using orbits match.
Now using stack pruning on superset optimization.
Compiling domino2.hse ... 
Compiled process GlobalClock
Compiled process clk1
Compiled process clk2
Compiled gate first
Compiled gate second
Compiled constraint down1
Compiled constraint down2
Post processing ...Storing module preproc to preproc.tel
update 1 $18+/1 
Storing module 0 to 0.tel
update 1 $19+/1 
Storing module 1 to 1.tel
update 1 $13+/1 
Storing module 2 to 2.tel
$12+ Gclk+
b- Gclk-
update 1 $14+/1 
Storing module 3 to 3.tel
Gclk+ b-
update 1 $12+/1 
Storing module 4 to 4.tel
update 1 $10+/1 
Storing module 5 to 5.tel
$9+ Gclk+
a- Gclk-
update 1 $11+/1 
Storing module 6 to 6.tel
Gclk+ a-
update 1 $9+/1 
Storing module 7 to 7.tel
update 1 $15+/1 
Storing module 8 to 8.tel
update 1 $17+/1 
Storing module 9 to 9.tel
c- Gclk+
c- Gclk-
update 1 $16+/1 
Storing module 10 to 10.tel
update 1 $4+/1 
Storing module 11 to 11.tel
$3+ Gclk-
b+ Gclk+
update 1 $5+/1 
Storing module 12 to 12.tel
Gclk- b+
update 1 $3+/1 
Storing module 13 to 13.tel
update 1 $1+/1 
Storing module 14 to 14.tel
$0+ Gclk-
a+ Gclk+
update 1 $2+/1 
Storing module 15 to 15.tel
Gclk- a+
update 1 $0+/1 
Storing module 16 to 16.tel
update 1 $6+/1 
Storing module 17 to 17.tel
update 1 $8+/1 
Storing module 18 to 18.tel
c+ Gclk-
c+ Gclk+
update 1 $7+/1 
Storing module 19 to 19.tel
update 1 $21+/1 
Storing module 20 to 20.tel
update 1 $20+/1 
Storing module 21 to 21.tel
Storing module domino2 to ./domino2.tel
Loading timed event/level structure from:  domino2.tel
Initializing 3 cycles ... done
Checking for cycles in acyclic constraint graph ... done.
Checking liveness ... live
Checking safety ... safe
Finding redundant rules ... done (0.000046)
Finding reduced state graph ... Warning, Matrix is invalid
Warning, Matrix is invalid
System deadlocked in state 0FRRRR00
Storing error trace state graph to:  domino2.grf
Storing error trace in VHDL to:  trace.vhd
148 xia:examples/hse> 
