<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sa2400reg.h source code [netbsd/sys/dev/ic/sa2400reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/sa2400reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='sa2400reg.h.html'>sa2400reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: sa2400reg.h,v 1.8 2009/10/19 23:19:39 rmind Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2005 David Young.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This code was written by David Young.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY David Young ``AS IS'' AND ANY</i></td></tr>
<tr><th id="18">18</th><td><i> * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="19">19</th><td><i> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</i></td></tr>
<tr><th id="20">20</th><td><i> * PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL David</i></td></tr>
<tr><th id="21">21</th><td><i> * Young BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="22">22</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="23">23</th><td><i> * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="24">24</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="25">25</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="26">26</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY</i></td></tr>
<tr><th id="28">28</th><td><i> * OF SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_SA2400REG_H_">_DEV_IC_SA2400REG_H_</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_SA2400REG_H_" data-ref="_M/_DEV_IC_SA2400REG_H_">_DEV_IC_SA2400REG_H_</dfn></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Serial bus format for Philips SA2400 Single-chip Transceiver.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SA2400_TWI_DATA_MASK" data-ref="_M/SA2400_TWI_DATA_MASK">SA2400_TWI_DATA_MASK</dfn>	__BITS(31,8)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SA2400_TWI_WREN" data-ref="_M/SA2400_TWI_WREN">SA2400_TWI_WREN</dfn>		__BIT(7)		/* enable write */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SA2400_TWI_ADDR_MASK" data-ref="_M/SA2400_TWI_ADDR_MASK">SA2400_TWI_ADDR_MASK</dfn>	__BITS(6,0)</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * Registers for Philips SA2400 Single-chip Transceiver.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNA" data-ref="_M/SA2400_SYNA">SA2400_SYNA</dfn>		0		/* Synthesizer Register A */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNA_FM" data-ref="_M/SA2400_SYNA_FM">SA2400_SYNA_FM</dfn>		__BIT(21)	/* fractional modulus select,</u></td></tr>
<tr><th id="46">46</th><td><u>						 * 0: /8 (default)</u></td></tr>
<tr><th id="47">47</th><td><u>						 * 1: /5</u></td></tr>
<tr><th id="48">48</th><td><u>						 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/SA2400_SYNA_NF_MASK" data-ref="_M/SA2400_SYNA_NF_MASK">SA2400_SYNA_NF_MASK</dfn>	__BITS(20,18)	/* fractional increment value,</u></td></tr>
<tr><th id="50">50</th><td><u>						 * 0 to 7, default 4</u></td></tr>
<tr><th id="51">51</th><td><u>						 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/SA2400_SYNA_N_MASK" data-ref="_M/SA2400_SYNA_N_MASK">SA2400_SYNA_N_MASK</dfn>	__BITS(17,2)	/* main divider division ratio,</u></td></tr>
<tr><th id="53">53</th><td><u>						 * 512 to 65535, default 615</u></td></tr>
<tr><th id="54">54</th><td><u>						 */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNB" data-ref="_M/SA2400_SYNB">SA2400_SYNB</dfn>		1		/* Synthesizer Register B */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNB_R_MASK" data-ref="_M/SA2400_SYNB_R_MASK">SA2400_SYNB_R_MASK</dfn>	__BITS(21,12)	/* reference divider ratio,</u></td></tr>
<tr><th id="58">58</th><td><u>						 * 4 to 1023, default 11</u></td></tr>
<tr><th id="59">59</th><td><u>						 */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNB_L_MASK" data-ref="_M/SA2400_SYNB_L_MASK">SA2400_SYNB_L_MASK</dfn>	__BITS(11,10)	/* lock detect mode */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNB_L_INACTIVE0" data-ref="_M/SA2400_SYNB_L_INACTIVE0">SA2400_SYNB_L_INACTIVE0</dfn>	__SHIFTIN(0, SA2400_SYNB_L_MASK)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNB_L_INACTIVE1" data-ref="_M/SA2400_SYNB_L_INACTIVE1">SA2400_SYNB_L_INACTIVE1</dfn>	__SHIFTIN(1, SA2400_SYNB_L_MASK)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNB_L_NORMAL" data-ref="_M/SA2400_SYNB_L_NORMAL">SA2400_SYNB_L_NORMAL</dfn>	__SHIFTIN(2, SA2400_SYNB_L_MASK)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNB_L_INACTIVE2" data-ref="_M/SA2400_SYNB_L_INACTIVE2">SA2400_SYNB_L_INACTIVE2</dfn>	__SHIFTIN(3, SA2400_SYNB_L_MASK)</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/SA2400_SYNB_ON" data-ref="_M/SA2400_SYNB_ON">SA2400_SYNB_ON</dfn>		__BIT(9)	/* power on/off,</u></td></tr>
<tr><th id="67">67</th><td><u>						 * 0: inverted chip mode control</u></td></tr>
<tr><th id="68">68</th><td><u>						 * 1: as defined by chip mode</u></td></tr>
<tr><th id="69">69</th><td><u>						 *    (see SA2400_OPMODE)</u></td></tr>
<tr><th id="70">70</th><td><u>						 */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/SA2400_SYNB_ONE" data-ref="_M/SA2400_SYNB_ONE">SA2400_SYNB_ONE</dfn>		__BIT(8)	/* always 1 */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/SA2400_SYNB_FC_MASK" data-ref="_M/SA2400_SYNB_FC_MASK">SA2400_SYNB_FC_MASK</dfn>	__BITS(7,0)	/* fractional compensation</u></td></tr>
<tr><th id="73">73</th><td><u>						 * charge pump current DAC,</u></td></tr>
<tr><th id="74">74</th><td><u>						 * 0 to 255, default 80.</u></td></tr>
<tr><th id="75">75</th><td><u>						 */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC" data-ref="_M/SA2400_SYNC">SA2400_SYNC</dfn>		2		/* Synthesizer Register C */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC_CP_MASK" data-ref="_M/SA2400_SYNC_CP_MASK">SA2400_SYNC_CP_MASK</dfn>	__BITS(7,6)	/* charge pump current</u></td></tr>
<tr><th id="79">79</th><td><u>						 * setting</u></td></tr>
<tr><th id="80">80</th><td><u>						 */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC_CP_NORMAL_" data-ref="_M/SA2400_SYNC_CP_NORMAL_">SA2400_SYNC_CP_NORMAL_</dfn>	__SHIFTIN(0, SA2400_SYNC_CP_MASK)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC_CP_THIRD_" data-ref="_M/SA2400_SYNC_CP_THIRD_">SA2400_SYNC_CP_THIRD_</dfn>	__SHIFTIN(1, SA2400_SYNC_CP_MASK)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC_CP_NORMAL" data-ref="_M/SA2400_SYNC_CP_NORMAL">SA2400_SYNC_CP_NORMAL</dfn>	__SHIFTIN(2, SA2400_SYNC_CP_MASK) /* recommended */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC_CP_THIRD" data-ref="_M/SA2400_SYNC_CP_THIRD">SA2400_SYNC_CP_THIRD</dfn>	__SHIFTIN(3, SA2400_SYNC_CP_MASK)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC_SM_MASK" data-ref="_M/SA2400_SYNC_SM_MASK">SA2400_SYNC_SM_MASK</dfn>	__BITS(5,3)	/* comparison divider select,</u></td></tr>
<tr><th id="87">87</th><td><u>						 * 0 to 4, extra division</u></td></tr>
<tr><th id="88">88</th><td><u>						 * ratio is 2**SM.</u></td></tr>
<tr><th id="89">89</th><td><u>						 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYNC_ZERO" data-ref="_M/SA2400_SYNC_ZERO">SA2400_SYNC_ZERO</dfn>	__BIT(2)	/* always 0 */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYND" data-ref="_M/SA2400_SYND">SA2400_SYND</dfn>		3		/* Synthesizer Register D */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYND_ZERO1_MASK" data-ref="_M/SA2400_SYND_ZERO1_MASK">SA2400_SYND_ZERO1_MASK</dfn>	__BITS(21,17)	/* always 0 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYND_TPHPSU" data-ref="_M/SA2400_SYND_TPHPSU">SA2400_SYND_TPHPSU</dfn>	__BIT(16)	/* T[phpsu], 1: disable</u></td></tr>
<tr><th id="95">95</th><td><u>						 * PHP speedup pump,</u></td></tr>
<tr><th id="96">96</th><td><u>						 * overrides SA2400_SYND_TSPU</u></td></tr>
<tr><th id="97">97</th><td><u>						 */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYND_TPSU" data-ref="_M/SA2400_SYND_TPSU">SA2400_SYND_TPSU</dfn>	__BIT(15)	/* T[spu], 1: speedup on,</u></td></tr>
<tr><th id="99">99</th><td><u>						 * 0: speedup off</u></td></tr>
<tr><th id="100">100</th><td><u>						 */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/SA2400_SYND_ZERO2_MASK" data-ref="_M/SA2400_SYND_ZERO2_MASK">SA2400_SYND_ZERO2_MASK</dfn>	__BITS(14,3)	/* always 0 */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/SA2400_OPMODE" data-ref="_M/SA2400_OPMODE">SA2400_OPMODE</dfn>		4		/* Operating mode, filter tuner,</u></td></tr>
<tr><th id="104">104</th><td><u>						 * other controls</u></td></tr>
<tr><th id="105">105</th><td><u>						 */</u></td></tr>
<tr><th id="106">106</th><td><i>/* 1: in Rx mode, RSSI-ADC always on 0: RSSI-ADC only on during AGC */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_ADC" data-ref="_M/SA2400_OPMODE_ADC">SA2400_OPMODE_ADC</dfn>	__BIT(19)</u></td></tr>
<tr><th id="108">108</th><td><i>/* read-only filter tuner error: 1 if tuner out of range */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_FTERR" data-ref="_M/SA2400_OPMODE_FTERR">SA2400_OPMODE_FTERR</dfn>	__BIT(18)</u></td></tr>
<tr><th id="110">110</th><td><i>/* Rx &amp; Tx filter tuning, write tuning value (test mode only) or</i></td></tr>
<tr><th id="111">111</th><td><i> * read tuner setting (in normal mode).</i></td></tr>
<tr><th id="112">112</th><td><i> */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_FILTTUNE_MASK" data-ref="_M/SA2400_OPMODE_FILTTUNE_MASK">SA2400_OPMODE_FILTTUNE_MASK</dfn>	__BITS(17,15)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* external reference voltage (pad v2p5) on */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_V2P5" data-ref="_M/SA2400_OPMODE_V2P5">SA2400_OPMODE_V2P5</dfn>	__BIT(14)</u></td></tr>
<tr><th id="117">117</th><td><i>/* external reference current ... */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_I1M" data-ref="_M/SA2400_OPMODE_I1M">SA2400_OPMODE_I1M</dfn>	__BIT(13)</u></td></tr>
<tr><th id="119">119</th><td><i>/* external reference current ... */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_I0P3" data-ref="_M/SA2400_OPMODE_I0P3">SA2400_OPMODE_I0P3</dfn>	__BIT(12)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_IN22" data-ref="_M/SA2400_OPMODE_IN22">SA2400_OPMODE_IN22</dfn>	__BIT(10)	/* xtal input frequency,</u></td></tr>
<tr><th id="122">122</th><td><u>						 * 0: 44 MHz</u></td></tr>
<tr><th id="123">123</th><td><u>						 * 1: 22 MHz</u></td></tr>
<tr><th id="124">124</th><td><u>						 */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_CLK" data-ref="_M/SA2400_OPMODE_CLK">SA2400_OPMODE_CLK</dfn>	__BIT(9)	/* reference clock output on */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_XO" data-ref="_M/SA2400_OPMODE_XO">SA2400_OPMODE_XO</dfn>	__BIT(8)	/* xtal oscillator on */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_DIGIN" data-ref="_M/SA2400_OPMODE_DIGIN">SA2400_OPMODE_DIGIN</dfn>	__BIT(7)	/* use digital Tx inputs</u></td></tr>
<tr><th id="128">128</th><td><u>						 * (FIRDAC)</u></td></tr>
<tr><th id="129">129</th><td><u>						 */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_RXLV" data-ref="_M/SA2400_OPMODE_RXLV">SA2400_OPMODE_RXLV</dfn>	__BIT(6)	/* Rx output common mode</u></td></tr>
<tr><th id="131">131</th><td><u>						 * voltage,</u></td></tr>
<tr><th id="132">132</th><td><u>						 * 0: V[DD]/2</u></td></tr>
<tr><th id="133">133</th><td><u>						 * 1: 1.25V</u></td></tr>
<tr><th id="134">134</th><td><u>						 */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_VEO" data-ref="_M/SA2400_OPMODE_VEO">SA2400_OPMODE_VEO</dfn>       __BIT(5)	/* make internal vco</u></td></tr>
<tr><th id="136">136</th><td><u>						 * available at vco pads</u></td></tr>
<tr><th id="137">137</th><td><u>						 * (vcoextout)</u></td></tr>
<tr><th id="138">138</th><td><u>						 */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_VEI" data-ref="_M/SA2400_OPMODE_VEI">SA2400_OPMODE_VEI</dfn>	__BIT(4)	/* use external vco input</u></td></tr>
<tr><th id="140">140</th><td><u>						 * (vcoextin)</u></td></tr>
<tr><th id="141">141</th><td><u>						 */</u></td></tr>
<tr><th id="142">142</th><td><i>/* main operating mode */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_MASK" data-ref="_M/SA2400_OPMODE_MODE_MASK">SA2400_OPMODE_MODE_MASK</dfn>		__BITS(3,0)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_SLEEP" data-ref="_M/SA2400_OPMODE_MODE_SLEEP">SA2400_OPMODE_MODE_SLEEP</dfn>	__SHIFTIN(0, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_TXRX" data-ref="_M/SA2400_OPMODE_MODE_TXRX">SA2400_OPMODE_MODE_TXRX</dfn>		__SHIFTIN(1, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_WAIT" data-ref="_M/SA2400_OPMODE_MODE_WAIT">SA2400_OPMODE_MODE_WAIT</dfn>		__SHIFTIN(2, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_RXMGC" data-ref="_M/SA2400_OPMODE_MODE_RXMGC">SA2400_OPMODE_MODE_RXMGC</dfn>	__SHIFTIN(3, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_FCALIB" data-ref="_M/SA2400_OPMODE_MODE_FCALIB">SA2400_OPMODE_MODE_FCALIB</dfn>	__SHIFTIN(4, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_DCALIB" data-ref="_M/SA2400_OPMODE_MODE_DCALIB">SA2400_OPMODE_MODE_DCALIB</dfn>	__SHIFTIN(5, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_FASTTXRXMGC" data-ref="_M/SA2400_OPMODE_MODE_FASTTXRXMGC">SA2400_OPMODE_MODE_FASTTXRXMGC</dfn>	__SHIFTIN(6, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_RESET" data-ref="_M/SA2400_OPMODE_MODE_RESET">SA2400_OPMODE_MODE_RESET</dfn>	__SHIFTIN(7, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/SA2400_OPMODE_MODE_VCOCALIB" data-ref="_M/SA2400_OPMODE_MODE_VCOCALIB">SA2400_OPMODE_MODE_VCOCALIB</dfn>	__SHIFTIN(8, SA2400_OPMODE_MODE_MASK)</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/SA2400_OPMODE_DEFAULTS" data-ref="_M/SA2400_OPMODE_DEFAULTS">SA2400_OPMODE_DEFAULTS</dfn>						\</u></td></tr>
<tr><th id="155">155</th><td><u>	(SA2400_OPMODE_XO | SA2400_OPMODE_RXLV | SA2400_OPMODE_CLK |	\</u></td></tr>
<tr><th id="156">156</th><td><u>	 SA2400_OPMODE_I0P3 | __SHIFTIN(3, SA2400_OPMODE_FILTTUNE_MASK))</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/SA2400_AGC" data-ref="_M/SA2400_AGC">SA2400_AGC</dfn>		5		/* AGC adjustment */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_TARGETSIGN" data-ref="_M/SA2400_AGC_TARGETSIGN">SA2400_AGC_TARGETSIGN</dfn>	__BIT(23)	/* fine-tune AGC target:</u></td></tr>
<tr><th id="160">160</th><td><u>						 * -7dB to 7dB, sign bit ... */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_TARGET_MASK" data-ref="_M/SA2400_AGC_TARGET_MASK">SA2400_AGC_TARGET_MASK</dfn>	__BITS(22,20)	/* ... plus 0dB - 7dB */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_MAXGAIN_MASK" data-ref="_M/SA2400_AGC_MAXGAIN_MASK">SA2400_AGC_MAXGAIN_MASK</dfn>	__BITS(19,15)	/* maximum AGC gain, 0 to 31,</u></td></tr>
<tr><th id="163">163</th><td><u>						 * (yields 54dB to 85dB)</u></td></tr>
<tr><th id="164">164</th><td><u>						 */</u></td></tr>
<tr><th id="165">165</th><td><i>/* write: settling time after baseband gain switching, units of</i></td></tr>
<tr><th id="166">166</th><td><i> *        182 nanoseconds.</i></td></tr>
<tr><th id="167">167</th><td><i> * read:  output of RSSI/Tx-peak detector's ADC in 5-bit Gray code.</i></td></tr>
<tr><th id="168">168</th><td><i> */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_BBPDELAY_MASK" data-ref="_M/SA2400_AGC_BBPDELAY_MASK">SA2400_AGC_BBPDELAY_MASK</dfn>	__BITS(14,10)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_ADCVAL_MASK" data-ref="_M/SA2400_AGC_ADCVAL_MASK">SA2400_AGC_ADCVAL_MASK</dfn>		SA2400_AGC_BBPDELAY_MASK</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* write: settling time after LNA gain switching, units of</i></td></tr>
<tr><th id="173">173</th><td><i> *        182 nanoseconds</i></td></tr>
<tr><th id="174">174</th><td><i> * read:  2nd sample of RSSI in AGC cycle</i></td></tr>
<tr><th id="175">175</th><td><i> */</i></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_LNADELAY_MASK" data-ref="_M/SA2400_AGC_LNADELAY_MASK">SA2400_AGC_LNADELAY_MASK</dfn>	__BITS(9,5)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_SAMPLE2_MASK" data-ref="_M/SA2400_AGC_SAMPLE2_MASK">SA2400_AGC_SAMPLE2_MASK</dfn>		SA2400_AGC_LNADELAY_MASK</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* write: time between turning on Rx and AGCSET, units of</i></td></tr>
<tr><th id="180">180</th><td><i> *        182 nanoseconds</i></td></tr>
<tr><th id="181">181</th><td><i> * read:  1st sample of RSSI in AGC cycle</i></td></tr>
<tr><th id="182">182</th><td><i> */</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_RXONDELAY_MASK" data-ref="_M/SA2400_AGC_RXONDELAY_MASK">SA2400_AGC_RXONDELAY_MASK</dfn>	__BITS(4,0)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/SA2400_AGC_SAMPLE1_MASK" data-ref="_M/SA2400_AGC_SAMPLE1_MASK">SA2400_AGC_SAMPLE1_MASK</dfn>		SA2400_AGC_RXONDELAY_MASK</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX" data-ref="_M/SA2400_MANRX">SA2400_MANRX</dfn>		6	/* Manual receiver control settings */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_AHSN" data-ref="_M/SA2400_MANRX_AHSN">SA2400_MANRX_AHSN</dfn>	__BIT(23)	/* 1: AGC w/ high S/N---switch</u></td></tr>
<tr><th id="188">188</th><td><u>						 *    LNA at step 52</u></td></tr>
<tr><th id="189">189</th><td><u>						 *    (recommended)</u></td></tr>
<tr><th id="190">190</th><td><u>						 * 0: switch LNA at step 60</u></td></tr>
<tr><th id="191">191</th><td><u>						 */</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i>/* If _RXOSQON, Q offset is</i></td></tr>
<tr><th id="194">194</th><td><i> * (_RXOSQSIGN ? -1 : 1) * (1 + _RXOSQ_MASK) * 8 millivolts,</i></td></tr>
<tr><th id="195">195</th><td><i> * otherwise, Q offset is 0.</i></td></tr>
<tr><th id="196">196</th><td><i> *</i></td></tr>
<tr><th id="197">197</th><td><i> * Ditto I offset.</i></td></tr>
<tr><th id="198">198</th><td><i> */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_RXOSQON" data-ref="_M/SA2400_MANRX_RXOSQON">SA2400_MANRX_RXOSQON</dfn>	__BIT(22)	/* Rx Q-channel correction. */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_RXOSQSIGN" data-ref="_M/SA2400_MANRX_RXOSQSIGN">SA2400_MANRX_RXOSQSIGN</dfn>	__BIT(21)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_RXOSQ_MASK" data-ref="_M/SA2400_MANRX_RXOSQ_MASK">SA2400_MANRX_RXOSQ_MASK</dfn>	__BITS(20,18)</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_RXOSION" data-ref="_M/SA2400_MANRX_RXOSION">SA2400_MANRX_RXOSION</dfn>	__BIT(17)	/* Rx I-channel correction. */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_RXOSISIGN" data-ref="_M/SA2400_MANRX_RXOSISIGN">SA2400_MANRX_RXOSISIGN</dfn>	__BIT(16)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_RXOSI_MASK" data-ref="_M/SA2400_MANRX_RXOSI_MASK">SA2400_MANRX_RXOSI_MASK</dfn>	__BITS(15,13)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_TEN" data-ref="_M/SA2400_MANRX_TEN">SA2400_MANRX_TEN</dfn>	__BIT(12)	/* use 10MHz offset cancellation</u></td></tr>
<tr><th id="207">207</th><td><u>						 * cornerpoint for brief period</u></td></tr>
<tr><th id="208">208</th><td><u>						 * after each gain change</u></td></tr>
<tr><th id="209">209</th><td><u>						 */</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* DC offset cancellation cornerpoint select</i></td></tr>
<tr><th id="212">212</th><td><i> * write: in RXMGC, set the cornerpoint</i></td></tr>
<tr><th id="213">213</th><td><i> * read:  in other modes, read AGC-controlled cornerpoint</i></td></tr>
<tr><th id="214">214</th><td><i> */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_CORNERFREQ_MASK" data-ref="_M/SA2400_MANRX_CORNERFREQ_MASK">SA2400_MANRX_CORNERFREQ_MASK</dfn>	__BITS(11,10)</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* write: in RXMGC mode, sets receiver gain</i></td></tr>
<tr><th id="218">218</th><td><i> * read:  in other modes, read AGC-controlled gain</i></td></tr>
<tr><th id="219">219</th><td><i> */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/SA2400_MANRX_RXGAIN_MASK" data-ref="_M/SA2400_MANRX_RXGAIN_MASK">SA2400_MANRX_RXGAIN_MASK</dfn>	__BITS(9,0)</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX" data-ref="_M/SA2400_TX">SA2400_TX</dfn>	7		/* Transmitter settings */</u></td></tr>
<tr><th id="223">223</th><td><i>/* Tx offsets</i></td></tr>
<tr><th id="224">224</th><td><i> *</i></td></tr>
<tr><th id="225">225</th><td><i> * write: in test mode, sets the offsets</i></td></tr>
<tr><th id="226">226</th><td><i> * read:  in normal mode, returns automatic settings</i></td></tr>
<tr><th id="227">227</th><td><i> */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_TXOSQON" data-ref="_M/SA2400_TX_TXOSQON">SA2400_TX_TXOSQON</dfn>	__BIT(19)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_TXOSQSIGN" data-ref="_M/SA2400_TX_TXOSQSIGN">SA2400_TX_TXOSQSIGN</dfn>	__BIT(18)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_TXOSQ_MASK" data-ref="_M/SA2400_TX_TXOSQ_MASK">SA2400_TX_TXOSQ_MASK</dfn>	__BITS(17,15)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_TXOSION" data-ref="_M/SA2400_TX_TXOSION">SA2400_TX_TXOSION</dfn>	__BIT(14)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_TXOSISIGN" data-ref="_M/SA2400_TX_TXOSISIGN">SA2400_TX_TXOSISIGN</dfn>	__BIT(13)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_TXOSI_MASK" data-ref="_M/SA2400_TX_TXOSI_MASK">SA2400_TX_TXOSI_MASK</dfn>	__BITS(12,10)</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_RAMP_MASK" data-ref="_M/SA2400_TX_RAMP_MASK">SA2400_TX_RAMP_MASK</dfn>	__BITS(9,8)	/* Ramp-up delay,</u></td></tr>
<tr><th id="236">236</th><td><u>						 * 0: 1us</u></td></tr>
<tr><th id="237">237</th><td><u>						 * 1: 2us</u></td></tr>
<tr><th id="238">238</th><td><u>						 * 2: 3us</u></td></tr>
<tr><th id="239">239</th><td><u>						 * 3: 4us</u></td></tr>
<tr><th id="240">240</th><td><u>						 * datasheet says, "ramp-up</u></td></tr>
<tr><th id="241">241</th><td><u>						 * time always 1us". huh?</u></td></tr>
<tr><th id="242">242</th><td><u>						 */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_HIGAIN_MASK" data-ref="_M/SA2400_TX_HIGAIN_MASK">SA2400_TX_HIGAIN_MASK</dfn>	__BITS(7,4)	/* Transmitter gain settings</u></td></tr>
<tr><th id="244">244</th><td><u>						 * for TXHI output</u></td></tr>
<tr><th id="245">245</th><td><u>						 */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SA2400_TX_LOGAIN_MASK" data-ref="_M/SA2400_TX_LOGAIN_MASK">SA2400_TX_LOGAIN_MASK</dfn>	__BITS(3,0)	/* Transmitter gain settings</u></td></tr>
<tr><th id="247">247</th><td><u>						 * for TXLO output</u></td></tr>
<tr><th id="248">248</th><td><u>						 */</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/SA2400_VCO" data-ref="_M/SA2400_VCO">SA2400_VCO</dfn>	8			/* VCO settings */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/SA2400_VCO_ZERO" data-ref="_M/SA2400_VCO_ZERO">SA2400_VCO_ZERO</dfn>		__BITS(6,5)	/* always zero */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/SA2400_VCO_VCERR" data-ref="_M/SA2400_VCO_VCERR">SA2400_VCO_VCERR</dfn>	__BIT(4)/* VCO calibration error flag---no</u></td></tr>
<tr><th id="253">253</th><td><u>					 * band with low enough frequency</u></td></tr>
<tr><th id="254">254</th><td><u>					 * could be found</u></td></tr>
<tr><th id="255">255</th><td><u>					 */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/SA2400_VCO_VCOBAND_MASK" data-ref="_M/SA2400_VCO_VCOBAND_MASK">SA2400_VCO_VCOBAND_MASK</dfn>	__BITS(3,0)	/* VCO band,</u></td></tr>
<tr><th id="257">257</th><td><u>						 * write: in test mode, sets</u></td></tr>
<tr><th id="258">258</th><td><u>						 *        VCO band</u></td></tr>
<tr><th id="259">259</th><td><u>						 * read:  in normal mode,</u></td></tr>
<tr><th id="260">260</th><td><u>						 *        the result of</u></td></tr>
<tr><th id="261">261</th><td><u>						 *        calibration (VCOCAL).</u></td></tr>
<tr><th id="262">262</th><td><u>						 *        0 = highest</u></td></tr>
<tr><th id="263">263</th><td><u>						 *        frequencies</u></td></tr>
<tr><th id="264">264</th><td><u>						 */</u></td></tr>
<tr><th id="265">265</th><td><u>#<span data-ppcond="31">endif</span> /* _DEV_IC_SA2400REG_H_ */</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='rtwphy.c.html'>netbsd/sys/dev/ic/rtwphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
