--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml BlockRAM_single_port.twx BlockRAM_single_port.ncd -o
BlockRAM_single_port.twr BlockRAM_single_port.pcf -ucf RAM.ucf

Design file:              BlockRAM_single_port.ncd
Physical constraint file: BlockRAM_single_port.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Address<0>  |    1.325(R)|    0.612(R)|clk_BUFGP         |   0.000|
Address<1>  |    1.841(R)|    0.431(R)|clk_BUFGP         |   0.000|
DataIn<0>   |    0.573(R)|    0.922(R)|clk_BUFGP         |   0.000|
DataIn<1>   |    0.578(R)|    0.918(R)|clk_BUFGP         |   0.000|
DataIn<2>   |    0.899(R)|    0.661(R)|clk_BUFGP         |   0.000|
DataIn<3>   |    0.625(R)|    0.880(R)|clk_BUFGP         |   0.000|
DataIn<4>   |    0.371(R)|    1.082(R)|clk_BUFGP         |   0.000|
DataIn<5>   |    0.782(R)|    0.755(R)|clk_BUFGP         |   0.000|
DataIn<6>   |    1.145(R)|    0.465(R)|clk_BUFGP         |   0.000|
DataIn<7>   |    0.215(R)|    1.209(R)|clk_BUFGP         |   0.000|
we          |    1.609(R)|    1.169(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DataOut<0>  |    8.007(R)|clk_BUFGP         |   0.000|
DataOut<1>  |    8.546(R)|clk_BUFGP         |   0.000|
DataOut<2>  |    8.650(R)|clk_BUFGP         |   0.000|
DataOut<3>  |    8.410(R)|clk_BUFGP         |   0.000|
DataOut<4>  |    9.083(R)|clk_BUFGP         |   0.000|
DataOut<5>  |    8.439(R)|clk_BUFGP         |   0.000|
DataOut<6>  |    8.225(R)|clk_BUFGP         |   0.000|
DataOut<7>  |    8.934(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Address<0>     |DataOut<0>     |    7.121|
Address<0>     |DataOut<1>     |    7.842|
Address<0>     |DataOut<2>     |    7.775|
Address<0>     |DataOut<3>     |    7.271|
Address<0>     |DataOut<4>     |    7.939|
Address<0>     |DataOut<5>     |    7.559|
Address<0>     |DataOut<6>     |    7.516|
Address<0>     |DataOut<7>     |    8.043|
Address<1>     |DataOut<0>     |    7.096|
Address<1>     |DataOut<1>     |    8.358|
Address<1>     |DataOut<2>     |    8.461|
Address<1>     |DataOut<3>     |    7.502|
Address<1>     |DataOut<4>     |    8.141|
Address<1>     |DataOut<5>     |    8.216|
Address<1>     |DataOut<6>     |    8.003|
Address<1>     |DataOut<7>     |    7.989|
---------------+---------------+---------+


Analysis completed Wed Mar 30 12:18:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



