/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  reg [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  reg [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [20:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = celloutsig_0_35z ? celloutsig_0_40z : celloutsig_0_27z;
  assign celloutsig_0_54z = celloutsig_0_1z ? celloutsig_0_30z : celloutsig_0_40z;
  assign celloutsig_1_18z = celloutsig_1_8z ? celloutsig_1_11z : celloutsig_1_7z[3];
  assign celloutsig_0_18z = celloutsig_0_6z ? celloutsig_0_1z : celloutsig_0_5z[2];
  assign celloutsig_1_11z = ~(celloutsig_1_1z & celloutsig_1_5z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z[4] & in_data[18]);
  assign celloutsig_0_9z = ~(celloutsig_0_7z & celloutsig_0_6z);
  assign celloutsig_0_10z = ~(in_data[18] & in_data[40]);
  assign celloutsig_0_27z = ~((celloutsig_0_9z | celloutsig_0_10z) & celloutsig_0_7z);
  assign celloutsig_0_35z = celloutsig_0_15z | celloutsig_0_11z[13];
  assign celloutsig_0_21z = celloutsig_0_15z | celloutsig_0_10z;
  assign celloutsig_0_40z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z } < { celloutsig_0_11z[10:6], celloutsig_0_21z };
  assign celloutsig_0_7z = { celloutsig_0_5z[9:5], celloutsig_0_6z } < { celloutsig_0_3z[6:2], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_11z[17:12], celloutsig_0_0z } < { celloutsig_0_4z[10:5], celloutsig_0_8z };
  assign celloutsig_0_4z = in_data[64:51] % { 1'h1, in_data[71:60], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[107], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[111:109] };
  assign celloutsig_0_11z = { celloutsig_0_4z[10:4], celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_30z = { in_data[64:63], celloutsig_0_20z, celloutsig_0_28z } !== { celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== in_data[111:108];
  assign celloutsig_1_3z = in_data[135:128] !== { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_5z[6:3] !== { celloutsig_0_5z[2:1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[25:19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } !== in_data[49:40];
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_13z } !== { celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_20z = celloutsig_0_11z[2:0] !== in_data[61:59];
  assign celloutsig_0_28z = { celloutsig_0_11z[15], celloutsig_0_18z, celloutsig_0_5z } !== { celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_1_4z = ~^ in_data[147:142];
  assign celloutsig_1_8z = ~^ celloutsig_1_2z[2:0];
  assign celloutsig_1_10z = ~^ celloutsig_1_2z;
  assign celloutsig_0_0z = ~((in_data[90] & in_data[80]) | in_data[64]);
  assign celloutsig_1_0z = ~((in_data[157] & in_data[146]) | in_data[158]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_2z[2]) | celloutsig_1_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_10z & celloutsig_1_2z[2]) | celloutsig_1_9z);
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_12z) | celloutsig_1_10z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[70]) | in_data[20]);
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[9:3];
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[60:59], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 21'h000000;
    else if (clkin_data[32]) celloutsig_1_7z = { in_data[141:137], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_12z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_11z[16], celloutsig_0_2z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_14z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_4z[5], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
