Protel Design System Design Rule Check
PCB File : C:\Users\mert\Desktop\UProject\UprojectPCB.PcbDoc
Date     : 23.02.2022
Time     : 14:22:38

Processing Rule : Clearance Constraint (Gap=0.229mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=1.778mm) (Preferred=0.279mm) (All)
Rule Violations :0

Processing Rule : SMD To Corner (Distance=0.025mm) (All)
Rule Violations :0

Processing Rule : SMD To Plane Constraint (Distance=0.025mm) (Disabled)(All)
Rule Violations :0

Processing Rule : SMD Entry (Side = Allowed) (Corner = Allowed) (Any Angle = Not Allowed) (Ignore First Corner = Allowed)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.381mm) (Conductor Width=0.381mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J5-2(5.936mm,46.117mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J5-3(9.136mm,41.317mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J6-2(47mm,7.8mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J6-3(51.8mm,11mm) on Multi-Layer Actual Slot Hole Width = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.127mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.127mm) Between Pad C41-2(88.7mm,24.6mm) on Bottom Layer And Pad S1-1(87.9mm,25.7mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-1(57.024mm,45.21mm) on Top Layer And Pad U4-2(57.024mm,44.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-10(57.024mm,40.71mm) on Top Layer And Pad U4-11(57.024mm,40.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-10(57.024mm,40.71mm) on Top Layer And Pad U4-9(57.024mm,41.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-11(57.024mm,40.21mm) on Top Layer And Pad U4-12(57.024mm,39.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-13(58.524mm,38.21mm) on Top Layer And Pad U4-14(59.024mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-14(59.024mm,38.21mm) on Top Layer And Pad U4-15(59.524mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-15(59.524mm,38.21mm) on Top Layer And Pad U4-16(60.024mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-16(60.024mm,38.21mm) on Top Layer And Pad U4-17(60.524mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-17(60.524mm,38.21mm) on Top Layer And Pad U4-18(61.024mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-18(61.024mm,38.21mm) on Top Layer And Pad U4-19(61.524mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-19(61.524mm,38.21mm) on Top Layer And Pad U4-20(62.024mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-2(57.024mm,44.71mm) on Top Layer And Pad U4-3(57.024mm,44.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-20(62.024mm,38.21mm) on Top Layer And Pad U4-21(62.524mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-21(62.524mm,38.21mm) on Top Layer And Pad U4-22(63.024mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-22(63.024mm,38.21mm) on Top Layer And Pad U4-23(63.524mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-23(63.524mm,38.21mm) on Top Layer And Pad U4-24(64.024mm,38.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-25(65.524mm,39.71mm) on Top Layer And Pad U4-26(65.524mm,40.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-26(65.524mm,40.21mm) on Top Layer And Pad U4-27(65.524mm,40.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-27(65.524mm,40.71mm) on Top Layer And Pad U4-28(65.524mm,41.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-28(65.524mm,41.21mm) on Top Layer And Pad U4-29(65.524mm,41.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-29(65.524mm,41.71mm) on Top Layer And Pad U4-30(65.524mm,42.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-3(57.024mm,44.21mm) on Top Layer And Pad U4-4(57.024mm,43.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-30(65.524mm,42.21mm) on Top Layer And Pad U4-31(65.524mm,42.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-31(65.524mm,42.71mm) on Top Layer And Pad U4-32(65.524mm,43.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-32(65.524mm,43.21mm) on Top Layer And Pad U4-33(65.524mm,43.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-33(65.524mm,43.71mm) on Top Layer And Pad U4-34(65.524mm,44.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-34(65.524mm,44.21mm) on Top Layer And Pad U4-35(65.524mm,44.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-35(65.524mm,44.71mm) on Top Layer And Pad U4-36(65.524mm,45.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-37(64.024mm,46.71mm) on Top Layer And Pad U4-38(63.524mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-38(63.524mm,46.71mm) on Top Layer And Pad U4-39(63.024mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-39(63.024mm,46.71mm) on Top Layer And Pad U4-40(62.524mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-4(57.024mm,43.71mm) on Top Layer And Pad U4-5(57.024mm,43.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-40(62.524mm,46.71mm) on Top Layer And Pad U4-41(62.024mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-41(62.024mm,46.71mm) on Top Layer And Pad U4-42(61.524mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-42(61.524mm,46.71mm) on Top Layer And Pad U4-43(61.024mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-43(61.024mm,46.71mm) on Top Layer And Pad U4-44(60.524mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-44(60.524mm,46.71mm) on Top Layer And Pad U4-45(60.024mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-45(60.024mm,46.71mm) on Top Layer And Pad U4-46(59.524mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-46(59.524mm,46.71mm) on Top Layer And Pad U4-47(59.024mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-47(59.024mm,46.71mm) on Top Layer And Pad U4-48(58.524mm,46.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-5(57.024mm,43.21mm) on Top Layer And Pad U4-6(57.024mm,42.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-6(57.024mm,42.71mm) on Top Layer And Pad U4-7(57.024mm,42.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-7(57.024mm,42.21mm) on Top Layer And Pad U4-8(57.024mm,41.71mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U4-8(57.024mm,41.71mm) on Top Layer And Pad U4-9(57.024mm,41.21mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(15.383mm,13.463mm) on Top Layer And Pad U5-39(15.383mm,14.38mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(15.383mm,13.463mm) on Top Layer And Pad U5-39(16.3mm,13.463mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(15.383mm,14.38mm) on Multi-Layer And Pad U5-39(15.383mm,15.298mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(15.383mm,15.298mm) on Top Layer And Pad U5-39(15.383mm,16.215mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(15.383mm,15.298mm) on Top Layer And Pad U5-39(16.3mm,15.298mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(15.383mm,16.215mm) on Multi-Layer And Pad U5-39(15.383mm,17.133mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(15.383mm,17.133mm) on Top Layer And Pad U5-39(16.3mm,17.133mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(16.3mm,13.463mm) on Multi-Layer And Pad U5-39(17.218mm,13.463mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(16.3mm,15.298mm) on Multi-Layer And Pad U5-39(17.218mm,15.298mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(16.3mm,17.133mm) on Multi-Layer And Pad U5-39(17.218mm,17.133mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(17.218mm,13.463mm) on Top Layer And Pad U5-39(17.218mm,14.38mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(17.218mm,13.463mm) on Top Layer And Pad U5-39(18.135mm,13.463mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(17.218mm,14.38mm) on Multi-Layer And Pad U5-39(17.218mm,15.298mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(17.218mm,15.298mm) on Top Layer And Pad U5-39(17.218mm,16.215mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(17.218mm,15.298mm) on Top Layer And Pad U5-39(18.135mm,15.298mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(17.218mm,16.215mm) on Multi-Layer And Pad U5-39(17.218mm,17.133mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(17.218mm,17.133mm) on Top Layer And Pad U5-39(18.135mm,17.133mm) on Multi-Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(18.135mm,13.463mm) on Multi-Layer And Pad U5-39(19.053mm,13.463mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(18.135mm,15.298mm) on Multi-Layer And Pad U5-39(19.053mm,15.298mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(18.135mm,17.133mm) on Multi-Layer And Pad U5-39(19.053mm,17.133mm) on Top Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(19.053mm,13.463mm) on Top Layer And Pad U5-39(19.053mm,14.38mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(19.053mm,14.38mm) on Multi-Layer And Pad U5-39(19.053mm,15.298mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.127mm) Between Pad U5-39(19.053mm,15.298mm) on Top Layer And Pad U5-39(19.053mm,16.215mm) on Multi-Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.127mm) Between Pad U5-39(19.053mm,16.215mm) on Multi-Layer And Pad U5-39(19.053mm,17.133mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
Rule Violations :69

Processing Rule : Silk To Solder Mask (Clearance=0.127mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.127mm) Between Arc (7.104mm,59.859mm) on Top Overlay And Pad J5-2(5.236mm,52.567mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.127mm) Between Arc (84.2mm,25.2mm) on Bottom Overlay And Pad C39-2(84.5mm,25.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad C10-2(43.95mm,40.425mm) on Top Layer And Text "C10" (44.3mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C15-1(48.834mm,43.834mm) on Top Layer And Track (48.056mm,43.764mm)(48.764mm,43.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C15-1(48.834mm,43.834mm) on Top Layer And Track (48.056mm,43.764mm)(50.036mm,45.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C15-1(48.834mm,43.834mm) on Top Layer And Track (48.764mm,43.056mm)(50.744mm,45.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C15-2(49.966mm,44.966mm) on Top Layer And Track (48.056mm,43.764mm)(50.036mm,45.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C15-2(49.966mm,44.966mm) on Top Layer And Track (48.764mm,43.056mm)(50.744mm,45.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C15-2(49.966mm,44.966mm) on Top Layer And Track (50.036mm,45.744mm)(50.744mm,45.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-1(47.6mm,38.2mm) on Top Layer And Track (47mm,37.7mm)(47mm,38.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-1(47.6mm,38.2mm) on Top Layer And Track (47mm,37.7mm)(49.8mm,37.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-1(47.6mm,38.2mm) on Top Layer And Track (47mm,38.7mm)(49.8mm,38.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-2(49.2mm,38.2mm) on Top Layer And Track (47mm,37.7mm)(49.8mm,37.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C19-2(49.2mm,38.2mm) on Top Layer And Track (47mm,38.7mm)(49.8mm,38.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C19-2(49.2mm,38.2mm) on Top Layer And Track (49.8mm,37.7mm)(49.8mm,38.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.127mm) Between Pad C20-1(14.531mm,32.554mm) on Top Layer And Text "C20" (12.5mm,33.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.127mm) Between Pad C20-2(12.631mm,32.554mm) on Top Layer And Text "C20" (12.5mm,33.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C21-1(51.25mm,37.4mm) on Top Layer And Track (50.65mm,36.9mm)(50.65mm,37.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C21-1(51.25mm,37.4mm) on Top Layer And Track (50.65mm,36.9mm)(53.45mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C21-1(51.25mm,37.4mm) on Top Layer And Track (50.65mm,37.9mm)(53.45mm,37.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C21-2(52.85mm,37.4mm) on Top Layer And Track (50.65mm,36.9mm)(53.45mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C21-2(52.85mm,37.4mm) on Top Layer And Track (50.65mm,37.9mm)(53.45mm,37.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C21-2(52.85mm,37.4mm) on Top Layer And Track (53.45mm,36.9mm)(53.45mm,37.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.127mm) Between Pad C22-1(48.325mm,46.675mm) on Top Layer And Text "C15" (48mm,44.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.127mm) Between Pad C25-1(69.55mm,46mm) on Top Layer And Text "C25" (67.7mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.127mm) Between Pad C25-2(67.65mm,46mm) on Top Layer And Text "C25" (67.7mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad C28-1(73.2mm,27.6mm) on Top Layer And Text "R20" (71.4mm,26.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad C29-1(71.4mm,27.6mm) on Top Layer And Text "R20" (71.4mm,26.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.127mm) Between Pad C32-2(54.1mm,30.75mm) on Top Layer And Text "U7" (52mm,30.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C33-1(91.775mm,4.1mm) on Bottom Layer And Track (91.275mm,1.9mm)(91.275mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C33-1(91.775mm,4.1mm) on Bottom Layer And Track (91.275mm,4.7mm)(92.275mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C33-1(91.775mm,4.1mm) on Bottom Layer And Track (92.275mm,1.9mm)(92.275mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C33-2(91.775mm,2.5mm) on Bottom Layer And Track (91.275mm,1.9mm)(91.275mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C33-2(91.775mm,2.5mm) on Bottom Layer And Track (91.275mm,1.9mm)(92.275mm,1.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C33-2(91.775mm,2.5mm) on Bottom Layer And Track (92.275mm,1.9mm)(92.275mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad C34-1(82.35mm,3.9mm) on Bottom Layer And Text "C34" (84.4mm,2.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad C34-2(84.25mm,3.9mm) on Bottom Layer And Text "C34" (84.4mm,2.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C36-1(82.5mm,10.15mm) on Bottom Layer And Text "C35" (82.9mm,10mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.127mm) Between Pad C36-2(82.5mm,12.05mm) on Bottom Layer And Text "C36" (82.9mm,14.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C37-1(84.2mm,10.15mm) on Bottom Layer And Text "R26" (84.7mm,10.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.127mm) Between Pad C37-2(84.2mm,12.05mm) on Bottom Layer And Text "C37" (84.6mm,14.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C38-1(85.9mm,10.15mm) on Bottom Layer And Text "R24" (86.2mm,10.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.127mm) Between Pad C38-2(85.9mm,12.05mm) on Bottom Layer And Text "C38" (86.3mm,14.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C39-1(82.9mm,25.8mm) on Bottom Layer And Track (82.3mm,25.3mm)(82.3mm,26.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C39-1(82.9mm,25.8mm) on Bottom Layer And Track (82.3mm,25.3mm)(85.1mm,25.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C39-1(82.9mm,25.8mm) on Bottom Layer And Track (82.3mm,26.3mm)(85.1mm,26.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.127mm) Between Pad C39-1(82.9mm,25.8mm) on Bottom Layer And Track (82.4mm,16.3mm)(82.4mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.127mm) Between Pad C39-1(82.9mm,25.8mm) on Bottom Layer And Track (82.4mm,25.2mm)(83.493mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C39-2(84.5mm,25.8mm) on Bottom Layer And Track (82.3mm,25.3mm)(85.1mm,25.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C39-2(84.5mm,25.8mm) on Bottom Layer And Track (82.3mm,26.3mm)(85.1mm,26.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.127mm) Between Pad C39-2(84.5mm,25.8mm) on Bottom Layer And Track (84.907mm,25.2mm)(86mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C39-2(84.5mm,25.8mm) on Bottom Layer And Track (85.1mm,25.3mm)(85.1mm,26.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad C40-1(84.55mm,27.8mm) on Bottom Layer And Text "C40" (84.7mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.127mm) Between Pad C40-2(82.65mm,27.8mm) on Bottom Layer And Text "C40" (84.7mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C4-1(23.025mm,35.124mm) on Top Layer And Track (22.525mm,32.924mm)(22.525mm,35.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C4-1(23.025mm,35.124mm) on Top Layer And Track (22.525mm,35.724mm)(23.525mm,35.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C4-1(23.025mm,35.124mm) on Top Layer And Track (23.525mm,32.924mm)(23.525mm,35.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C41-1(88.7mm,23mm) on Bottom Layer And Track (88.2mm,22.4mm)(88.2mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C41-1(88.7mm,23mm) on Bottom Layer And Track (88.2mm,22.4mm)(89.2mm,22.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C41-1(88.7mm,23mm) on Bottom Layer And Track (89.2mm,22.4mm)(89.2mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C41-2(88.7mm,24.6mm) on Bottom Layer And Track (88.2mm,22.4mm)(88.2mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C41-2(88.7mm,24.6mm) on Bottom Layer And Track (88.2mm,25.2mm)(89.2mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C41-2(88.7mm,24.6mm) on Bottom Layer And Track (89.2mm,22.4mm)(89.2mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C4-2(23.025mm,33.524mm) on Top Layer And Track (22.525mm,32.924mm)(22.525mm,35.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C4-2(23.025mm,33.524mm) on Top Layer And Track (22.525mm,32.924mm)(23.525mm,32.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C4-2(23.025mm,33.524mm) on Top Layer And Track (23.525mm,32.924mm)(23.525mm,35.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C43-1(77.9mm,24.5mm) on Bottom Layer And Track (77.4mm,22.3mm)(77.4mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C43-1(77.9mm,24.5mm) on Bottom Layer And Track (77.4mm,25.1mm)(78.4mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C43-1(77.9mm,24.5mm) on Bottom Layer And Track (78.4mm,22.3mm)(78.4mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C43-2(77.9mm,22.9mm) on Bottom Layer And Track (77.4mm,22.3mm)(77.4mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C43-2(77.9mm,22.9mm) on Bottom Layer And Track (77.4mm,22.3mm)(78.4mm,22.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C43-2(77.9mm,22.9mm) on Bottom Layer And Track (78.4mm,22.3mm)(78.4mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C44-1(90.3mm,21.5mm) on Bottom Layer And Track (89.8mm,19.3mm)(89.8mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C44-1(90.3mm,21.5mm) on Bottom Layer And Track (89.8mm,22.1mm)(90.8mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C44-1(90.3mm,21.5mm) on Bottom Layer And Track (90.8mm,19.3mm)(90.8mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C44-2(90.3mm,19.9mm) on Bottom Layer And Track (89.8mm,19.3mm)(89.8mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C44-2(90.3mm,19.9mm) on Bottom Layer And Track (89.8mm,19.3mm)(90.8mm,19.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C44-2(90.3mm,19.9mm) on Bottom Layer And Track (90.8mm,19.3mm)(90.8mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.127mm) Between Pad C45-1(93mm,19.95mm) on Bottom Layer And Text "C45" (94.8mm,19.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C46-1(88.591mm,15.685mm) on Bottom Layer And Track (88.091mm,15.085mm)(88.091mm,17.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C46-1(88.591mm,15.685mm) on Bottom Layer And Track (88.091mm,15.085mm)(89.091mm,15.085mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C46-1(88.591mm,15.685mm) on Bottom Layer And Track (89.091mm,15.085mm)(89.091mm,17.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C46-2(88.591mm,17.285mm) on Bottom Layer And Track (88.091mm,15.085mm)(88.091mm,17.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C46-2(88.591mm,17.285mm) on Bottom Layer And Track (88.091mm,17.885mm)(89.091mm,17.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C46-2(88.591mm,17.285mm) on Bottom Layer And Track (89.091mm,15.085mm)(89.091mm,17.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C47-1(89.9mm,17.3mm) on Bottom Layer And Track (89.4mm,15.1mm)(89.4mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C47-1(89.9mm,17.3mm) on Bottom Layer And Track (89.4mm,17.9mm)(90.4mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C47-1(89.9mm,17.3mm) on Bottom Layer And Track (90.4mm,15.1mm)(90.4mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C47-2(89.9mm,15.7mm) on Bottom Layer And Track (89.4mm,15.1mm)(89.4mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C47-2(89.9mm,15.7mm) on Bottom Layer And Track (89.4mm,15.1mm)(90.4mm,15.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C47-2(89.9mm,15.7mm) on Bottom Layer And Track (90.4mm,15.1mm)(90.4mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad C5-2(22.138mm,40.682mm) on Top Layer And Track (21.238mm,37.182mm)(21.238mm,39.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad C5-2(22.138mm,40.682mm) on Top Layer And Track (21.238mm,41.882mm)(21.238mm,44.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C6-1(28.859mm,30.776mm) on Top Layer And Track (26.659mm,30.276mm)(29.459mm,30.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C6-1(28.859mm,30.776mm) on Top Layer And Track (26.659mm,31.276mm)(29.459mm,31.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C6-1(28.859mm,30.776mm) on Top Layer And Track (29.459mm,30.276mm)(29.459mm,31.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C6-2(27.259mm,30.776mm) on Top Layer And Track (26.659mm,30.276mm)(26.659mm,31.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C6-2(27.259mm,30.776mm) on Top Layer And Track (26.659mm,30.276mm)(29.459mm,30.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C6-2(27.259mm,30.776mm) on Top Layer And Track (26.659mm,31.276mm)(29.459mm,31.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C9-1(33.139mm,42.625mm) on Top Layer And Track (32.639mm,40.425mm)(32.639mm,43.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C9-1(33.139mm,42.625mm) on Top Layer And Track (32.639mm,43.225mm)(33.639mm,43.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C9-1(33.139mm,42.625mm) on Top Layer And Track (33.639mm,40.425mm)(33.639mm,43.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C9-2(33.139mm,41.025mm) on Top Layer And Track (32.639mm,40.425mm)(32.639mm,43.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad C9-2(33.139mm,41.025mm) on Top Layer And Track (32.639mm,40.425mm)(33.639mm,40.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad C9-2(33.139mm,41.025mm) on Top Layer And Track (33.639mm,40.425mm)(33.639mm,43.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.127mm) Between Pad D7-1(80.05mm,18.3mm) on Bottom Layer And Text "D7" (81.9mm,17.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.127mm) Between Pad J5-3(5.236mm,39.667mm) on Top Layer And Text "BZ1" (1.516mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q1-3(55.11mm,62.85mm) on Top Layer And Track (55.255mm,61.35mm)(55.255mm,62.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q1-3(55.11mm,62.85mm) on Top Layer And Track (55.255mm,63.45mm)(55.255mm,64.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q2-3(65.833mm,63.034mm) on Top Layer And Track (65.688mm,61.534mm)(65.688mm,62.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q2-3(65.833mm,63.034mm) on Top Layer And Track (65.688mm,63.634mm)(65.688mm,64.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q3-3(12.636mm,29.887mm) on Top Layer And Track (12.781mm,28.387mm)(12.781mm,29.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q3-3(12.636mm,29.887mm) on Top Layer And Track (12.781mm,30.487mm)(12.781mm,31.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q4-3(14.984mm,4.329mm) on Top Layer And Text "R15" (14.5mm,2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q4-3(14.984mm,4.329mm) on Top Layer And Track (15.129mm,2.829mm)(15.129mm,3.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q4-3(14.984mm,4.329mm) on Top Layer And Track (15.129mm,4.929mm)(15.129mm,5.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q5-3(83.955mm,15.7mm) on Top Layer And Track (84.1mm,14.2mm)(84.1mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad Q5-3(83.955mm,15.7mm) on Top Layer And Track (84.1mm,16.3mm)(84.1mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R10-1(61.7mm,35.5mm) on Top Layer And Track (61.2mm,33.3mm)(61.2mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R10-1(61.7mm,35.5mm) on Top Layer And Track (61.2mm,36.1mm)(62.2mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R10-1(61.7mm,35.5mm) on Top Layer And Track (62.2mm,33.3mm)(62.2mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R10-2(61.7mm,33.9mm) on Top Layer And Track (61.2mm,33.3mm)(61.2mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R10-2(61.7mm,33.9mm) on Top Layer And Track (61.2mm,33.3mm)(62.2mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R10-2(61.7mm,33.9mm) on Top Layer And Track (62.2mm,33.3mm)(62.2mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-1(51.25mm,38.6mm) on Top Layer And Track (50.65mm,38.1mm)(50.65mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-1(51.25mm,38.6mm) on Top Layer And Track (50.65mm,38.1mm)(53.45mm,38.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-1(51.25mm,38.6mm) on Top Layer And Track (50.65mm,39.1mm)(53.45mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-2(52.85mm,38.6mm) on Top Layer And Track (50.65mm,38.1mm)(53.45mm,38.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R11-2(52.85mm,38.6mm) on Top Layer And Track (50.65mm,39.1mm)(53.45mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R11-2(52.85mm,38.6mm) on Top Layer And Track (53.45mm,38.1mm)(53.45mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-1(59.75mm,50.75mm) on Top Layer And Track (59.25mm,48.55mm)(59.25mm,51.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R12-1(59.75mm,50.75mm) on Top Layer And Track (59.25mm,51.35mm)(60.25mm,51.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-1(59.75mm,50.75mm) on Top Layer And Track (60.25mm,48.55mm)(60.25mm,51.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-2(59.75mm,49.15mm) on Top Layer And Track (59.25mm,48.55mm)(59.25mm,51.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R12-2(59.75mm,49.15mm) on Top Layer And Track (59.25mm,48.55mm)(60.25mm,48.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R12-2(59.75mm,49.15mm) on Top Layer And Track (60.25mm,48.55mm)(60.25mm,51.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R13-1(68.1mm,41.1mm) on Top Layer And Track (67.5mm,40.6mm)(67.5mm,41.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R13-1(68.1mm,41.1mm) on Top Layer And Track (67.5mm,40.6mm)(70.3mm,40.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R13-1(68.1mm,41.1mm) on Top Layer And Track (67.5mm,41.6mm)(70.3mm,41.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R13-2(69.7mm,41.1mm) on Top Layer And Track (67.5mm,40.6mm)(70.3mm,40.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R13-2(69.7mm,41.1mm) on Top Layer And Track (67.5mm,41.6mm)(70.3mm,41.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R13-2(69.7mm,41.1mm) on Top Layer And Track (70.3mm,40.6mm)(70.3mm,41.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-1(16.125mm,29.075mm) on Top Layer And Track (15.625mm,28.475mm)(15.625mm,31.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-1(16.125mm,29.075mm) on Top Layer And Track (15.625mm,28.475mm)(16.625mm,28.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-1(16.125mm,29.075mm) on Top Layer And Track (16.625mm,28.475mm)(16.625mm,31.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-2(16.125mm,30.675mm) on Top Layer And Track (15.625mm,28.475mm)(15.625mm,31.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R14-2(16.125mm,30.675mm) on Top Layer And Track (15.625mm,31.275mm)(16.625mm,31.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R14-2(16.125mm,30.675mm) on Top Layer And Track (16.625mm,28.475mm)(16.625mm,31.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-1(12.975mm,3mm) on Top Layer And Track (12.475mm,2.4mm)(12.475mm,5.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R15-1(12.975mm,3mm) on Top Layer And Track (12.475mm,2.4mm)(13.475mm,2.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-1(12.975mm,3mm) on Top Layer And Track (13.475mm,2.4mm)(13.475mm,5.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-2(12.975mm,4.6mm) on Top Layer And Track (12.475mm,2.4mm)(12.475mm,5.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R15-2(12.975mm,4.6mm) on Top Layer And Track (12.475mm,5.2mm)(13.475mm,5.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R15-2(12.975mm,4.6mm) on Top Layer And Track (13.475mm,2.4mm)(13.475mm,5.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R16-1(15.383mm,2.043mm) on Top Layer And Track (14.783mm,1.543mm)(14.783mm,2.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-1(15.383mm,2.043mm) on Top Layer And Track (14.783mm,1.543mm)(17.583mm,1.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-1(15.383mm,2.043mm) on Top Layer And Track (14.783mm,2.543mm)(17.583mm,2.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-2(16.983mm,2.043mm) on Top Layer And Track (14.783mm,1.543mm)(17.583mm,1.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R16-2(16.983mm,2.043mm) on Top Layer And Track (14.783mm,2.543mm)(17.583mm,2.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R16-2(16.983mm,2.043mm) on Top Layer And Track (17.583mm,1.543mm)(17.583mm,2.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-1(60.4mm,33.9mm) on Top Layer And Track (59.9mm,33.3mm)(59.9mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-1(60.4mm,33.9mm) on Top Layer And Track (59.9mm,33.3mm)(60.9mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-1(60.4mm,33.9mm) on Top Layer And Track (60.9mm,33.3mm)(60.9mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-2(60.4mm,35.5mm) on Top Layer And Track (59.9mm,33.3mm)(59.9mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R17-2(60.4mm,35.5mm) on Top Layer And Track (59.9mm,36.1mm)(60.9mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R17-2(60.4mm,35.5mm) on Top Layer And Track (60.9mm,33.3mm)(60.9mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-1(59.1mm,33.9mm) on Top Layer And Track (58.6mm,33.3mm)(58.6mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-1(59.1mm,33.9mm) on Top Layer And Track (58.6mm,33.3mm)(59.6mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-1(59.1mm,33.9mm) on Top Layer And Track (59.6mm,33.3mm)(59.6mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-2(59.1mm,35.5mm) on Top Layer And Track (58.6mm,33.3mm)(58.6mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R18-2(59.1mm,35.5mm) on Top Layer And Track (58.6mm,36.1mm)(59.6mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R18-2(59.1mm,35.5mm) on Top Layer And Track (59.6mm,33.3mm)(59.6mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-1(57.8mm,33.9mm) on Top Layer And Track (57.3mm,33.3mm)(57.3mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-1(57.8mm,33.9mm) on Top Layer And Track (57.3mm,33.3mm)(58.3mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-1(57.8mm,33.9mm) on Top Layer And Track (58.3mm,33.3mm)(58.3mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-2(57.8mm,35.5mm) on Top Layer And Track (57.3mm,33.3mm)(57.3mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R19-2(57.8mm,35.5mm) on Top Layer And Track (57.3mm,36.1mm)(58.3mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R19-2(57.8mm,35.5mm) on Top Layer And Track (58.3mm,33.3mm)(58.3mm,36.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R20-1(73.119mm,25.66mm) on Top Layer And Track (70.918mm,25.16mm)(73.718mm,25.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R20-1(73.119mm,25.66mm) on Top Layer And Track (70.918mm,26.16mm)(73.718mm,26.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R20-1(73.119mm,25.66mm) on Top Layer And Track (73.718mm,25.16mm)(73.718mm,26.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R20-2(71.518mm,25.66mm) on Top Layer And Track (70.918mm,25.16mm)(70.918mm,26.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R20-2(71.518mm,25.66mm) on Top Layer And Track (70.918mm,25.16mm)(73.718mm,25.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R20-2(71.518mm,25.66mm) on Top Layer And Track (70.918mm,26.16mm)(73.718mm,26.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-1(58.435mm,60.602mm) on Top Layer And Track (56.235mm,60.102mm)(59.035mm,60.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-1(58.435mm,60.602mm) on Top Layer And Track (56.235mm,61.102mm)(59.035mm,61.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R2-1(58.435mm,60.602mm) on Top Layer And Track (59.035mm,60.102mm)(59.035mm,61.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R21-1(59.5mm,27.8mm) on Top Layer And Track (59mm,27.2mm)(59mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R21-1(59.5mm,27.8mm) on Top Layer And Track (59mm,27.2mm)(60mm,27.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R21-1(59.5mm,27.8mm) on Top Layer And Track (60mm,27.2mm)(60mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R21-2(59.5mm,29.4mm) on Top Layer And Track (59mm,27.2mm)(59mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R21-2(59.5mm,29.4mm) on Top Layer And Track (59mm,30mm)(60mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R21-2(59.5mm,29.4mm) on Top Layer And Track (60mm,27.2mm)(60mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R2-2(56.835mm,60.602mm) on Top Layer And Track (56.235mm,60.102mm)(56.235mm,61.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-2(56.835mm,60.602mm) on Top Layer And Track (56.235mm,60.102mm)(59.035mm,60.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R2-2(56.835mm,60.602mm) on Top Layer And Track (56.235mm,61.102mm)(59.035mm,61.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-1(59.5mm,26.3mm) on Top Layer And Track (59mm,24.1mm)(59mm,26.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-1(59.5mm,26.3mm) on Top Layer And Track (59mm,26.9mm)(60mm,26.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-1(59.5mm,26.3mm) on Top Layer And Track (60mm,24.1mm)(60mm,26.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-2(59.5mm,24.7mm) on Top Layer And Track (59mm,24.1mm)(59mm,26.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R22-2(59.5mm,24.7mm) on Top Layer And Track (59mm,24.1mm)(60mm,24.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R22-2(59.5mm,24.7mm) on Top Layer And Track (60mm,24.1mm)(60mm,26.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R23-1(84.2mm,18.1mm) on Top Layer And Track (83.6mm,17.6mm)(83.6mm,18.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-1(84.2mm,18.1mm) on Top Layer And Track (83.6mm,17.6mm)(86.4mm,17.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-1(84.2mm,18.1mm) on Top Layer And Track (83.6mm,18.6mm)(86.4mm,18.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-2(85.8mm,18.1mm) on Top Layer And Track (83.6mm,17.6mm)(86.4mm,17.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R23-2(85.8mm,18.1mm) on Top Layer And Track (83.6mm,18.6mm)(86.4mm,18.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R23-2(85.8mm,18.1mm) on Top Layer And Track (86.4mm,17.6mm)(86.4mm,18.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-1(85.775mm,5.7mm) on Bottom Layer And Track (85.275mm,5.1mm)(85.275mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-1(85.775mm,5.7mm) on Bottom Layer And Track (85.275mm,5.1mm)(86.275mm,5.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-1(85.775mm,5.7mm) on Bottom Layer And Track (86.275mm,5.1mm)(86.275mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-2(85.775mm,7.3mm) on Bottom Layer And Track (85.275mm,5.1mm)(85.275mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R24-2(85.775mm,7.3mm) on Bottom Layer And Track (85.275mm,7.9mm)(86.275mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R24-2(85.775mm,7.3mm) on Bottom Layer And Track (86.275mm,5.1mm)(86.275mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R25-1(86.075mm,2.3mm) on Bottom Layer And Track (85.575mm,1.7mm)(85.575mm,4.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R25-1(86.075mm,2.3mm) on Bottom Layer And Track (85.575mm,1.7mm)(86.575mm,1.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R25-1(86.075mm,2.3mm) on Bottom Layer And Track (86.575mm,1.7mm)(86.575mm,4.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R25-2(86.075mm,3.9mm) on Bottom Layer And Track (85.575mm,1.7mm)(85.575mm,4.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R25-2(86.075mm,3.9mm) on Bottom Layer And Track (85.575mm,4.5mm)(86.575mm,4.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R25-2(86.075mm,3.9mm) on Bottom Layer And Track (86.575mm,1.7mm)(86.575mm,4.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R26-1(84.375mm,5.7mm) on Bottom Layer And Track (83.875mm,5.1mm)(83.875mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R26-1(84.375mm,5.7mm) on Bottom Layer And Track (83.875mm,5.1mm)(84.875mm,5.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R26-1(84.375mm,5.7mm) on Bottom Layer And Track (84.875mm,5.1mm)(84.875mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R26-2(84.375mm,7.3mm) on Bottom Layer And Track (83.875mm,5.1mm)(83.875mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R26-2(84.375mm,7.3mm) on Bottom Layer And Track (83.875mm,7.9mm)(84.875mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R26-2(84.375mm,7.3mm) on Bottom Layer And Track (84.875mm,5.1mm)(84.875mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-1(89.275mm,5.7mm) on Bottom Layer And Track (87.075mm,5.2mm)(89.875mm,5.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-1(89.275mm,5.7mm) on Bottom Layer And Track (87.075mm,6.2mm)(89.875mm,6.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-1(89.275mm,5.7mm) on Bottom Layer And Track (89.875mm,5.2mm)(89.875mm,6.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R27-2(87.675mm,5.7mm) on Bottom Layer And Track (87.075mm,5.2mm)(87.075mm,6.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-2(87.675mm,5.7mm) on Bottom Layer And Track (87.075mm,5.2mm)(89.875mm,5.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R27-2(87.675mm,5.7mm) on Bottom Layer And Track (87.075mm,6.2mm)(89.875mm,6.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-1(84.3mm,13.5mm) on Top Layer And Track (83.7mm,13mm)(83.7mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-1(84.3mm,13.5mm) on Top Layer And Track (83.7mm,13mm)(86.5mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-1(84.3mm,13.5mm) on Top Layer And Track (83.7mm,14mm)(86.5mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-2(85.9mm,13.5mm) on Top Layer And Track (83.7mm,13mm)(86.5mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R28-2(85.9mm,13.5mm) on Top Layer And Track (83.7mm,14mm)(86.5mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R28-2(85.9mm,13.5mm) on Top Layer And Track (86.5mm,13mm)(86.5mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-1(89.9mm,23mm) on Bottom Layer And Track (89.4mm,22.4mm)(89.4mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-1(89.9mm,23mm) on Bottom Layer And Track (89.4mm,22.4mm)(90.4mm,22.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-1(89.9mm,23mm) on Bottom Layer And Track (90.4mm,22.4mm)(90.4mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-2(89.9mm,24.6mm) on Bottom Layer And Track (89.4mm,22.4mm)(89.4mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R29-2(89.9mm,24.6mm) on Bottom Layer And Track (89.4mm,25.2mm)(90.4mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R29-2(89.9mm,24.6mm) on Bottom Layer And Track (90.4mm,22.4mm)(90.4mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R30-1(79.4mm,22.9mm) on Bottom Layer And Track (78.9mm,22.3mm)(78.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R30-1(79.4mm,22.9mm) on Bottom Layer And Track (78.9mm,22.3mm)(79.9mm,22.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R30-1(79.4mm,22.9mm) on Bottom Layer And Track (79.9mm,22.3mm)(79.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R30-2(79.4mm,24.5mm) on Bottom Layer And Track (78.9mm,22.3mm)(78.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R30-2(79.4mm,24.5mm) on Bottom Layer And Track (78.9mm,25.1mm)(79.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R30-2(79.4mm,24.5mm) on Bottom Layer And Track (79.9mm,22.3mm)(79.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R3-1(64.1mm,60.6mm) on Top Layer And Track (61.9mm,60.1mm)(64.7mm,60.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R3-1(64.1mm,60.6mm) on Top Layer And Track (61.9mm,61.1mm)(64.7mm,61.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R3-1(64.1mm,60.6mm) on Top Layer And Track (64.7mm,60.1mm)(64.7mm,61.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R31-1(91.2mm,24.6mm) on Bottom Layer And Track (90.7mm,22.4mm)(90.7mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R31-1(91.2mm,24.6mm) on Bottom Layer And Track (90.7mm,25.2mm)(91.7mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R31-1(91.2mm,24.6mm) on Bottom Layer And Track (91.7mm,22.4mm)(91.7mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R31-2(91.2mm,23mm) on Bottom Layer And Track (90.7mm,22.4mm)(90.7mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R31-2(91.2mm,23mm) on Bottom Layer And Track (90.7mm,22.4mm)(91.7mm,22.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R31-2(91.2mm,23mm) on Bottom Layer And Track (91.7mm,22.4mm)(91.7mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R3-2(62.5mm,60.6mm) on Top Layer And Track (61.9mm,60.1mm)(61.9mm,61.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R3-2(62.5mm,60.6mm) on Top Layer And Track (61.9mm,60.1mm)(64.7mm,60.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R3-2(62.5mm,60.6mm) on Top Layer And Track (61.9mm,61.1mm)(64.7mm,61.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R32-1(78.1mm,16.3mm) on Bottom Layer And Track (77.5mm,15.8mm)(77.5mm,16.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R32-1(78.1mm,16.3mm) on Bottom Layer And Track (77.5mm,15.8mm)(80.3mm,15.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R32-1(78.1mm,16.3mm) on Bottom Layer And Track (77.5mm,16.8mm)(80.3mm,16.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R32-2(79.7mm,16.3mm) on Bottom Layer And Track (77.5mm,15.8mm)(80.3mm,15.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R32-2(79.7mm,16.3mm) on Bottom Layer And Track (77.5mm,16.8mm)(80.3mm,16.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R32-2(79.7mm,16.3mm) on Bottom Layer And Track (80.3mm,15.8mm)(80.3mm,16.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-1(89mm,21.5mm) on Bottom Layer And Track (88.5mm,19.3mm)(88.5mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-1(89mm,21.5mm) on Bottom Layer And Track (88.5mm,22.1mm)(89.5mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-1(89mm,21.5mm) on Bottom Layer And Track (89.5mm,19.3mm)(89.5mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-2(89mm,19.9mm) on Bottom Layer And Track (88.5mm,19.3mm)(88.5mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R33-2(89mm,19.9mm) on Bottom Layer And Track (88.5mm,19.3mm)(89.5mm,19.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R33-2(89mm,19.9mm) on Bottom Layer And Track (89.5mm,19.3mm)(89.5mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-1(94.4mm,15.6mm) on Bottom Layer And Track (92.2mm,15.1mm)(95mm,15.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-1(94.4mm,15.6mm) on Bottom Layer And Track (92.2mm,16.1mm)(95mm,16.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-1(94.4mm,15.6mm) on Bottom Layer And Track (95mm,15.1mm)(95mm,16.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R34-2(92.8mm,15.6mm) on Bottom Layer And Track (92.2mm,15.1mm)(92.2mm,16.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-2(92.8mm,15.6mm) on Bottom Layer And Track (92.2mm,15.1mm)(95mm,15.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R34-2(92.8mm,15.6mm) on Bottom Layer And Track (92.2mm,16.1mm)(95mm,16.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-1(77.8mm,21.4mm) on Bottom Layer And Track (77.2mm,20.9mm)(77.2mm,21.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-1(77.8mm,21.4mm) on Bottom Layer And Track (77.2mm,20.9mm)(80mm,20.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-1(77.8mm,21.4mm) on Bottom Layer And Track (77.2mm,21.9mm)(80mm,21.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.127mm) Between Pad R35-2(79.4mm,21.4mm) on Bottom Layer And Text "R35" (82.2mm,21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-2(79.4mm,21.4mm) on Bottom Layer And Track (77.2mm,20.9mm)(80mm,20.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R35-2(79.4mm,21.4mm) on Bottom Layer And Track (77.2mm,21.9mm)(80mm,21.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R35-2(79.4mm,21.4mm) on Bottom Layer And Track (80mm,20.9mm)(80mm,21.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R36-1(77.8mm,19.9mm) on Bottom Layer And Track (77.2mm,19.4mm)(77.2mm,20.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R36-1(77.8mm,19.9mm) on Bottom Layer And Track (77.2mm,19.4mm)(80mm,19.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R36-1(77.8mm,19.9mm) on Bottom Layer And Track (77.2mm,20.4mm)(80mm,20.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.127mm) Between Pad R36-2(79.4mm,19.9mm) on Bottom Layer And Text "R36" (82.2mm,19.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R36-2(79.4mm,19.9mm) on Bottom Layer And Track (77.2mm,19.4mm)(80mm,19.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R36-2(79.4mm,19.9mm) on Bottom Layer And Track (77.2mm,20.4mm)(80mm,20.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R36-2(79.4mm,19.9mm) on Bottom Layer And Track (80mm,19.4mm)(80mm,20.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R37-1(91.3mm,15.7mm) on Bottom Layer And Track (90.8mm,15.1mm)(90.8mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R37-1(91.3mm,15.7mm) on Bottom Layer And Track (90.8mm,15.1mm)(91.8mm,15.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R37-1(91.3mm,15.7mm) on Bottom Layer And Track (91.8mm,15.1mm)(91.8mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R37-2(91.3mm,17.3mm) on Bottom Layer And Track (90.8mm,15.1mm)(90.8mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R37-2(91.3mm,17.3mm) on Bottom Layer And Track (90.8mm,17.9mm)(91.8mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R37-2(91.3mm,17.3mm) on Bottom Layer And Track (91.8mm,15.1mm)(91.8mm,17.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.127mm) Between Pad R4-1(58.524mm,63.8mm) on Top Layer And Text "R4" (59.9mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-1(58.524mm,63.8mm) on Top Layer And Track (58.024mm,61.6mm)(58.024mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-1(58.524mm,63.8mm) on Top Layer And Track (58.024mm,64.4mm)(59.024mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-1(58.524mm,63.8mm) on Top Layer And Track (59.024mm,61.6mm)(59.024mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.127mm) Between Pad R4-2(58.524mm,62.2mm) on Top Layer And Text "R4" (59.9mm,62.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-2(58.524mm,62.2mm) on Top Layer And Track (58.024mm,61.6mm)(58.024mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R4-2(58.524mm,62.2mm) on Top Layer And Track (58.024mm,61.6mm)(59.024mm,61.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R4-2(58.524mm,62.2mm) on Top Layer And Track (59.024mm,61.6mm)(59.024mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-1(61.9mm,64mm) on Top Layer And Track (61.4mm,61.8mm)(61.4mm,64.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-1(61.9mm,64mm) on Top Layer And Track (61.4mm,64.6mm)(62.4mm,64.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-1(61.9mm,64mm) on Top Layer And Track (62.4mm,61.8mm)(62.4mm,64.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-2(61.9mm,62.4mm) on Top Layer And Track (61.4mm,61.8mm)(61.4mm,64.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R5-2(61.9mm,62.4mm) on Top Layer And Track (61.4mm,61.8mm)(62.4mm,61.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R5-2(61.9mm,62.4mm) on Top Layer And Track (62.4mm,61.8mm)(62.4mm,64.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-1(26.916mm,3.89mm) on Top Layer And Track (26.416mm,1.69mm)(26.416mm,4.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-1(26.916mm,3.89mm) on Top Layer And Track (26.416mm,4.49mm)(27.416mm,4.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-1(26.916mm,3.89mm) on Top Layer And Track (27.416mm,1.69mm)(27.416mm,4.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-2(26.916mm,2.29mm) on Top Layer And Track (26.416mm,1.69mm)(26.416mm,4.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R6-2(26.916mm,2.29mm) on Top Layer And Track (26.416mm,1.69mm)(27.416mm,1.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R6-2(26.916mm,2.29mm) on Top Layer And Track (27.416mm,1.69mm)(27.416mm,4.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-1(35.806mm,6.608mm) on Top Layer And Track (35.306mm,6.008mm)(35.306mm,8.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-1(35.806mm,6.608mm) on Top Layer And Track (35.306mm,6.008mm)(36.306mm,6.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-1(35.806mm,6.608mm) on Top Layer And Track (36.306mm,6.008mm)(36.306mm,8.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-2(35.806mm,8.208mm) on Top Layer And Track (35.306mm,6.008mm)(35.306mm,8.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R7-2(35.806mm,8.208mm) on Top Layer And Track (35.306mm,8.808mm)(36.306mm,8.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R7-2(35.806mm,8.208mm) on Top Layer And Track (36.306mm,6.008mm)(36.306mm,8.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R8-1(69.95mm,42.67mm) on Top Layer And Track (69.35mm,42.17mm)(69.35mm,43.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R8-1(69.95mm,42.67mm) on Top Layer And Track (69.35mm,42.17mm)(72.15mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R8-1(69.95mm,42.67mm) on Top Layer And Track (69.35mm,43.17mm)(72.15mm,43.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R8-2(71.55mm,42.67mm) on Top Layer And Track (69.35mm,42.17mm)(72.15mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R8-2(71.55mm,42.67mm) on Top Layer And Track (69.35mm,43.17mm)(72.15mm,43.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R8-2(71.55mm,42.67mm) on Top Layer And Track (72.15mm,42.17mm)(72.15mm,43.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R9-1(69.95mm,44.25mm) on Top Layer And Track (69.35mm,43.75mm)(69.35mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-1(69.95mm,44.25mm) on Top Layer And Track (69.35mm,43.75mm)(72.15mm,43.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-1(69.95mm,44.25mm) on Top Layer And Track (69.35mm,44.75mm)(72.15mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-2(71.55mm,44.25mm) on Top Layer And Track (69.35mm,43.75mm)(72.15mm,43.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.127mm) Between Pad R9-2(71.55mm,44.25mm) on Top Layer And Track (69.35mm,44.75mm)(72.15mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.127mm) Between Pad R9-2(71.55mm,44.25mm) on Top Layer And Track (72.15mm,43.75mm)(72.15mm,44.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.127mm) Between Pad RL1-1(57.522mm,81.449mm) on Multi-Layer And Track (58.912mm,64.799mm)(58.912mm,82.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.127mm) Between Pad RL1-2(49.902mm,76.369mm) on Multi-Layer And Track (48.512mm,64.799mm)(48.512mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.127mm) Between Pad RL1-3(49.902mm,83.989mm) on Multi-Layer And Track (48.512mm,64.799mm)(48.512mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.127mm) Between Pad RL1-3(49.902mm,83.989mm) on Multi-Layer And Track (48.512mm,85.399mm)(56.512mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.127mm) Between Pad RL1-4(57.522mm,66.209mm) on Multi-Layer And Track (48.512mm,64.799mm)(58.912mm,64.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.127mm) Between Pad RL1-4(57.522mm,66.209mm) on Multi-Layer And Track (58.912mm,64.799mm)(58.912mm,82.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.127mm) Between Pad RL1-5(49.902mm,66.209mm) on Multi-Layer And Track (48.512mm,64.799mm)(48.512mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.127mm) Between Pad RL1-5(49.902mm,66.209mm) on Multi-Layer And Track (48.512mm,64.799mm)(58.912mm,64.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.127mm) Between Pad RL2-1(69.841mm,81.449mm) on Multi-Layer And Track (71.231mm,64.799mm)(71.231mm,82.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.127mm) Between Pad RL2-2(62.221mm,76.369mm) on Multi-Layer And Track (60.831mm,64.799mm)(60.831mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.127mm) Between Pad RL2-3(62.221mm,83.989mm) on Multi-Layer And Track (60.831mm,64.799mm)(60.831mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.127mm) Between Pad RL2-3(62.221mm,83.989mm) on Multi-Layer And Track (60.831mm,85.399mm)(68.831mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.127mm) Between Pad RL2-4(69.841mm,66.209mm) on Multi-Layer And Track (60.831mm,64.799mm)(71.231mm,64.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.127mm) Between Pad RL2-4(69.841mm,66.209mm) on Multi-Layer And Track (71.231mm,64.799mm)(71.231mm,82.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.127mm) Between Pad RL2-5(62.221mm,66.209mm) on Multi-Layer And Track (60.831mm,64.799mm)(60.831mm,85.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.127mm) Between Pad RL2-5(62.221mm,66.209mm) on Multi-Layer And Track (60.831mm,64.799mm)(71.231mm,64.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.127mm) Between Pad S1-1(87.9mm,25.7mm) on Multi-Layer And Text "C39" (87.4mm,25.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad S1-1(87.9mm,25.7mm) on Multi-Layer And Text "C41" (89.1mm,27.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.127mm) Between Pad S1-1(87.9mm,25.7mm) on Multi-Layer And Track (88.2mm,22.4mm)(88.2mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.127mm) Between Pad S1-1(87.9mm,25.7mm) on Multi-Layer And Track (88.2mm,25.2mm)(89.2mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad S1-3(84.3mm,29.3mm) on Multi-Layer And Text "C40" (84.7mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(28.6mm,1.836mm) on Top Layer And Track (28.3mm,2.386mm)(28.3mm,3.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(28.6mm,3.836mm) on Top Layer And Track (28.3mm,2.386mm)(28.3mm,3.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(28.6mm,3.836mm) on Top Layer And Track (28.3mm,4.386mm)(28.3mm,5.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(35.9mm,1.836mm) on Top Layer And Track (36.2mm,2.386mm)(36.2mm,3.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(35.9mm,3.836mm) on Top Layer And Track (36.2mm,2.386mm)(36.2mm,3.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad SW1-(35.9mm,3.836mm) on Top Layer And Track (36.2mm,4.386mm)(36.2mm,5.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.127mm) Between Pad U3-1(61.95mm,10.25mm) on Top Layer And Track (62.361mm,10.475mm)(62.5mm,10.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.127mm) Between Pad U3-3(60.05mm,10.25mm) on Top Layer And Track (59.5mm,10.475mm)(59.639mm,10.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.127mm) Between Pad U3-4(60.05mm,7.9mm) on Top Layer And Track (59.5mm,7.675mm)(59.626mm,7.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.127mm) Between Pad U3-6(61.95mm,7.9mm) on Top Layer And Track (62.374mm,7.675mm)(62.5mm,7.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-13(58.524mm,38.21mm) on Top Layer And Text "R18" (58.691mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-13(58.524mm,38.21mm) on Top Layer And Text "R19" (57.396mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-14(59.024mm,38.21mm) on Top Layer And Text "R18" (58.691mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-14(59.024mm,38.21mm) on Top Layer And Text "R19" (57.396mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-15(59.524mm,38.21mm) on Top Layer And Text "R18" (58.691mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.127mm) Between Pad U4-15(59.524mm,38.21mm) on Top Layer And Text "R19" (57.396mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-16(60.024mm,38.21mm) on Top Layer And Text "R17" (60.012mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.127mm) Between Pad U4-16(60.024mm,38.21mm) on Top Layer And Text "R18" (58.691mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-17(60.524mm,38.21mm) on Top Layer And Text "R17" (60.012mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.127mm) Between Pad U4-17(60.524mm,38.21mm) on Top Layer And Text "R18" (58.691mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.127mm) Between Pad U4-18(61.024mm,38.21mm) on Top Layer And Text "R10" (61.308mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-18(61.024mm,38.21mm) on Top Layer And Text "R17" (60.012mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-19(61.524mm,38.21mm) on Top Layer And Text "R10" (61.308mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-19(61.524mm,38.21mm) on Top Layer And Text "R17" (60.012mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-20(62.024mm,38.21mm) on Top Layer And Text "R10" (61.308mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.127mm) Between Pad U4-20(62.024mm,38.21mm) on Top Layer And Text "R17" (60.012mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.127mm) Between Pad U4-21(62.524mm,38.21mm) on Top Layer And Text "R10" (61.308mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-22(63.024mm,38.21mm) on Top Layer And Text "R10" (61.308mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.127mm) Between Pad U4-23(63.524mm,38.21mm) on Top Layer And Text "R10" (61.308mm,36.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.127mm) Between Pad U5-1(9.718mm,7.798mm) on Top Layer And Track (2.01mm,7.227mm)(9.01mm,7.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.127mm) Between Pad U5-38(9.718mm,24.798mm) on Top Layer And Track (2.01mm,25.227mm)(9.01mm,25.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.127mm) Between Pad U5-4(13.528mm,7.798mm) on Top Layer And Text "Q4" (13.7mm,5.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.127mm) Between Pad U5-5(14.798mm,7.798mm) on Top Layer And Text "Q4" (13.7mm,5.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad U8-1(87.675mm,2.3mm) on Bottom Layer And Track (88.375mm,1.85mm)(88.375mm,4.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad U8-2(87.675mm,3.25mm) on Bottom Layer And Track (88.375mm,1.85mm)(88.375mm,4.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad U8-3(87.675mm,4.2mm) on Bottom Layer And Track (88.375mm,1.85mm)(88.375mm,4.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad U8-4(90.275mm,4.2mm) on Bottom Layer And Track (89.575mm,1.85mm)(89.575mm,4.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.127mm) Between Pad U8-5(90.275mm,2.3mm) on Bottom Layer And Track (89.575mm,1.85mm)(89.575mm,4.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-10(81.54mm,19.53mm) on Bottom Layer And Text "R36" (82.2mm,19.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-11(81.54mm,20.8mm) on Bottom Layer And Text "R35" (82.2mm,21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-12(81.54mm,22.07mm) on Bottom Layer And Text "R35" (82.2mm,21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.127mm) Between Pad U9-3(86.86mm,22.07mm) on Bottom Layer And Text "R33" (88.3mm,21.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-4(86.86mm,20.8mm) on Bottom Layer And Text "R33" (88.3mm,21.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-5(86.86mm,19.53mm) on Bottom Layer And Text "R33" (88.3mm,21.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-9(81.54mm,18.26mm) on Bottom Layer And Text "D7" (81.9mm,17.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad USB1-(56.9mm,2mm) on Top Layer And Track (55.8mm,0.15mm)(55.8mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.127mm) Between Pad USB1-(57.6mm,4.727mm) on Top Layer And Track (55.8mm,5.75mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.127mm) Between Pad USB1-(63.8mm,4.727mm) on Top Layer And Track (55.8mm,5.75mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad USB1-(64.5mm,2mm) on Top Layer And Track (65.6mm,0.15mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.127mm) Between Pad USB1-1(62mm,4.85mm) on Top Layer And Track (55.8mm,5.75mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.127mm) Between Pad USB1-2(61.35mm,4.85mm) on Top Layer And Track (55.8mm,5.75mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.127mm) Between Pad USB1-3(60.7mm,4.85mm) on Top Layer And Track (55.8mm,5.75mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.127mm) Between Pad USB1-4(60.05mm,4.85mm) on Top Layer And Track (55.8mm,5.75mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.127mm) Between Pad USB1-5(59.4mm,4.85mm) on Top Layer And Track (55.8mm,5.75mm)(65.6mm,5.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.127mm) Between Pad X1-1(50.739mm,40.501mm) on Top Layer And Track (51.835mm,40.749mm)(53.037mm,41.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
Rule Violations :414

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0.254mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 487
Waived Violations : 0
Time Elapsed        : 00:00:02