# riscv-cpu

A RISC-V compatible multicycle CPU implemented in Verilog.  
Includes FSM control, datapath, ALU, memory modules, and a full testbench with waveform validation.

---

## ğŸš€ Overview

This project implements a custom RISC-V CPU using a 5-stage multicycle architecture.  
It follows a clean modular structure with separate datapath and control (FSM) components.

Developed as part of the **"Low-Level Digital Hardware Systems II"** course at  
**Aristotle University of Thessaloniki (AUTh), School of Electrical & Computer Engineering**.

---

## ğŸ§  Key Features

- âœ… Multicycle CPU architecture with 5 FSM stages (IF, ID, EX, MEM, WB)
- ğŸ“œ Implements a meaningful subset of the **RISC-V RV32I** instruction set
- ğŸ§® Custom ALU and Register File modules
- ğŸ“¦ Instruction memory (ROM) and data memory (RAM)
- ğŸ”„ Clean separation between control logic (FSM) and datapath
- ğŸ§ª Fully verified through simulation and waveform analysis using ModelSim

---

## ğŸ› ï¸ Technologies Used

- **Verilog HDL**
- **ModelSim â€“ Intel FPGA Edition**
- Manual RTL simulation and waveform debugging
- RISC-V ISA (RV32I base subset)

---

## ğŸ“‚ Project Structure

```
â”œâ”€â”€ datapath.v # Implements the datapath (registers, ALU, muxes, etc.)
â”œâ”€â”€ fsm.v # Finite State Machine (FSM) control unit
â”œâ”€â”€ alu.v # Arithmetic and logic unit
â”œâ”€â”€ regfile.v # Register file module
â”œâ”€â”€ imem.v # Instruction memory (ROM)
â”œâ”€â”€ dmem.v # Data memory (RAM)
â”œâ”€â”€ testbench.v # Full testbench with instruction sequences
â””â”€â”€ report.pdf # Final design report (in Greek)

```


---

## ğŸ“Š Results

- All test cases passed and validated using waveform inspection
- Instructions correctly executed across the multicycle FSM
- Design correctness confirmed via control signals, data flow, and final register values

---

## âœï¸ Author

**Panos Koutris**  
[pkoutris@ece.auth.gr](mailto:pkoutris@ece.auth.gr)  
Student at AUTh â€“ School of Electrical & Computer Engineering

---

## ğŸ“ License

This project is intended for educational and portfolio use.  
Contact me before using it commercially or in any published work.


