Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Mar 14 03:26:37 2022
| Host         : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./project.rpt
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Physopt postRoute
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 103651 |     0 |          0 |    117120 | 88.50 |
|   LUT as Logic             | 103420 |     0 |          0 |    117120 | 88.30 |
|   LUT as Memory            |    231 |     0 |          0 |     57600 |  0.40 |
|     LUT as Distributed RAM |    188 |     0 |            |           |       |
|     LUT as Shift Register  |     43 |     0 |            |           |       |
| CLB Registers              | 103225 |     0 |          0 |    234240 | 44.07 |
|   Register as Flip Flop    | 103225 |     0 |          0 |    234240 | 44.07 |
|   Register as Latch        |      0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   2357 |     0 |          0 |     14640 | 16.10 |
| F7 Muxes                   |    145 |     0 |          0 |     58560 |  0.25 |
| F8 Muxes                   |      0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |      0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 434    |          Yes |           - |          Set |
| 101692 |          Yes |           - |        Reset |
| 24     |          Yes |         Set |            - |
| 1075   |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  14558 |     0 |          0 |     14640 | 99.44 |
|   CLBL                                     |   7379 |     0 |            |           |       |
|   CLBM                                     |   7179 |     0 |            |           |       |
| LUT as Logic                               | 103420 |     0 |          0 |    117120 | 88.30 |
|   using O5 output only                     |    551 |       |            |           |       |
|   using O6 output only                     |  64562 |       |            |           |       |
|   using O5 and O6                          |  38307 |       |            |           |       |
| LUT as Memory                              |    231 |     0 |          0 |     57600 |  0.40 |
|   LUT as Distributed RAM                   |    188 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |      4 |       |            |           |       |
|     using O5 and O6                        |    184 |       |            |           |       |
|   LUT as Shift Register                    |     43 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |     43 |       |            |           |       |
|     using O5 and O6                        |      0 |       |            |           |       |
| CLB Registers                              | 103225 |     0 |          0 |    234240 | 44.07 |
|   Register driven from within the CLB      |  86502 |       |            |           |       |
|   Register driven from outside the CLB     |  16723 |       |            |           |       |
|     LUT in front of the register is unused |   2748 |       |            |           |       |
|     LUT in front of the register is used   |  13975 |       |            |           |       |
| Unique Control Sets                        |    963 |       |          0 |     29280 |  3.29 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+--------+
|     Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+-------------------+------+-------+------------+-----------+--------+
| Block RAM Tile    |   70 |     0 |          0 |       144 |  48.61 |
|   RAMB36/FIFO*    |   70 |     0 |          0 |       144 |  48.61 |
|     RAMB36E2 only |   70 |       |            |           |        |
|   RAMB18          |    0 |     0 |          0 |       288 |   0.00 |
| URAM              |   64 |     0 |          0 |        64 | 100.00 |
+-------------------+------+-------+------------+-----------+--------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       352 |  0.85 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+--------+---------------------+
|  Ref Name |  Used  | Functional Category |
+-----------+--------+---------------------+
| FDCE      | 101692 |            Register |
| LUT3      |  46157 |                 CLB |
| LUT4      |  32997 |                 CLB |
| LUT6      |  28980 |                 CLB |
| LUT5      |  17793 |                 CLB |
| LUT2      |  15109 |                 CLB |
| CARRY8    |   2357 |                 CLB |
| FDRE      |   1075 |            Register |
| LUT1      |    691 |                 CLB |
| FDPE      |    434 |            Register |
| RAMD32    |    362 |                 CLB |
| MUXF7     |    145 |                 CLB |
| RAMB36E2  |     70 |            BLOCKRAM |
| URAM288   |     64 |            BLOCKRAM |
| SRLC32E   |     33 |                 CLB |
| FDSE      |     24 |            Register |
| SRL16E    |     10 |                 CLB |
| RAMS32    |     10 |                 CLB |
| BUFGCE    |      2 |               Clock |
| PS8       |      1 |            Advanced |
| PLLE4_ADV |      1 |               Clock |
| BUFG_PS   |      1 |               Clock |
+-----------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_rst_ps8_0_99M_0        |    1 |
| design_1_clk_wiz_0_0            |    1 |
| design_1_auto_pc_0              |    1 |
| design_1_auto_ds_0              |    1 |
| design_1_ZYNQMP_ACP_ADAPTER_0_0 |    1 |
| design_1_ArgSort_AXI_1_0        |    1 |
+---------------------------------+------+


Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Mar 14 03:26:51 2022
| Host              : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing -file ./project.rpt -append
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[3].ARB/ARB/curr_queue_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.REQ_ADDR_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.002ns (23.874%)  route 3.195ns (76.126%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 9.182 - 4.545 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.231ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.428     2.428    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.575 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.378     2.953    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=103848, routed)      1.778     4.775    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[3].ARB/ARB/ACLK
    SLICE_X21Y133        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[3].ARB/ARB/curr_queue_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.889 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[3].ARB/ARB/curr_queue_reg[0][1]/Q
                         net (fo=8, routed)           0.816     5.705    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[3].ARB/ARB/curr_queue_reg_n_0_[0][1]
    SLICE_X26Y133        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     5.763 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[3].ARB/ARB/curr_queue[3][3]_i_8__0/O
                         net (fo=4, routed)           0.202     5.965    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/ARB/arb_request_1[3]
    SLICE_X26Y135        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.082     6.047 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/ARB/curr_queue[0][3]_i_2__1/O
                         net (fo=8, routed)           0.199     6.246    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/ARB/curr_queue_reg[0][1]_1[0]
    SLICE_X26Y133        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     6.382 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/ARB/curr_queue[3][0]_i_4__1/O
                         net (fo=34, routed)          0.185     6.567    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[3].ARB/TREE.NODE[2].ARB/ARB/REQ.curr_val_reg[11]_1[1]
    SLICE_X25Y131        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.135     6.702 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[3].ARB/TREE.NODE[2].ARB/ARB/REQ.curr_val[27]_i_2/O
                         net (fo=105, routed)         1.050     7.752    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[3].ARB/TREE.NODE[2].ARB/ARB/arb_grant[27]
    SLICE_X20Y137        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     7.890 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[3].ARB/TREE.NODE[2].ARB/ARB/REQ.REQ_ADDR[29]_i_15/O
                         net (fo=1, routed)           0.108     7.998    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[2].ARB/ARB/REQ.REQ_ADDR_reg[29]_1
    SLICE_X20Y137        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     8.152 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[1].ARB/TREE.NODE[2].ARB/ARB/REQ.REQ_ADDR[29]_i_6/O
                         net (fo=1, routed)           0.539     8.691    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[0].ARB/ARB/REQ.REQ_ADDR_reg[29]
    SLICE_X24Y135        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.185     8.876 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB/TREE.NODE[0].ARB/ARB/REQ.REQ_ADDR[29]_i_1/O
                         net (fo=1, routed)           0.096     8.972    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.ARB_n_88
    SLICE_X24Y135        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.REQ_ADDR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     4.545 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.206     6.751    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     7.366 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.332     7.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=103848, routed)      1.445     9.182    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/ACLK
    SLICE_X24Y135        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.REQ_ADDR_reg[29]/C
                         clock pessimism             -0.112     9.071    
                         clock uncertainty           -0.064     9.006    
    SLICE_X24Y135        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.043     9.049    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/REQ.REQ_ADDR_reg[29]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  0.077    




