

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Wed Dec 11 18:19:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  4354658|  8054550| 43.547 ms | 80.546 ms |  4354651|  8054543| dataflow |
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+-----------+-----------+---------+---------+----------+
        |                    |                 |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
        |      Instance      |      Module     |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
        +--------------------+-----------------+---------+---------+-----------+-----------+---------+---------+----------+
        |superres_xcel53_U0  |superres_xcel53  |  4354655|  8054547| 43.547 ms | 80.545 ms |  4354651|  8054543| dataflow |
        |superres_xcel54_U0  |superres_xcel54  |  4354655|  8054547| 43.547 ms | 80.545 ms |  4354651|  8054543| dataflow |
        |superres_xcel_U0    |superres_xcel    |  4354655|  8054547| 43.547 ms | 80.545 ms |  4354651|  8054543| dataflow |
        |write_vals_U0       |write_vals       |   106409|   106409|  1.064 ms |  1.064 ms |   106409|   106409|   none   |
        |send_vals_U0        |send_vals        |    30201|    30201|  0.302 ms |  0.302 ms |    30201|    30201|   none   |
        +--------------------+-----------------+---------+---------+-----------+-----------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |       24|      -|     402|    672|    -|
|Instance         |       84|     36|   70456|  33321|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      108|     36|   70858|  33997|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       38|     16|      66|     63|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |send_vals_U0        |send_vals        |        0|      0|     99|    163|    0|
    |superres_xcel_U0    |superres_xcel    |       28|     12|  23418|  10992|    0|
    |superres_xcel53_U0  |superres_xcel53  |       28|     12|  23419|  11001|    0|
    |superres_xcel54_U0  |superres_xcel54  |       28|     12|  23418|  10992|    0|
    |write_vals_U0       |write_vals       |        0|      0|    102|    173|    0|
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |Total               |                 |       84|     36|  70456|  33321|    0|
    +--------------------+-----------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |superres_in0_V_V_U   |        4|  67|   0|    -|  1200|   32|    38400|
    |superres_in1_V_V_U   |        4|  67|   0|    -|  1200|   32|    38400|
    |superres_in2_V_V_U   |        4|  67|   0|    -|  1200|   32|    38400|
    |superres_out0_V_V_U  |        4|  67|   0|    -|  1200|   32|    38400|
    |superres_out1_V_V_U  |        4|  67|   0|    -|  1200|   32|    38400|
    |superres_out2_V_V_U  |        4|  67|   0|    -|  1200|   32|    38400|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |       24| 402|   0|    0|  7200|  192|   230400|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                    |    and   |      0|  0|   2|           1|           1|
    |send_vals_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           2|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
+---------------------+-----+-----+------------+--------------+--------------+

