#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct  3 17:09:07 2016
# Process ID: 3428
# Current directory: /home/liucheng/research/zynq-dev/cdma_demo
# Command line: vivado
# Log file: /home/liucheng/research/zynq-dev/cdma_demo/vivado.log
# Journal file: /home/liucheng/research/zynq-dev/cdma_demo/vivado.jou
#-----------------------------------------------------------
start_gui
create_project cdma_demo . -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 5865.961 ; gain = 71.855 ; free physical = 4247 ; free virtual = 14076
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "base_sys"
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
create_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 5904.262 ; gain = 38.215 ; free physical = 4198 ; free virtual = 14038
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 5915.441 ; gain = 11.180 ; free physical = 4264 ; free virtual = 14125
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property location {1 209 -29} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] base_sys_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] base_sys_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_bd_cell: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 6111.969 ; gain = 153.832 ; free physical = 4026 ; free virtual = 13923
endgroup
set_property location {1 112 -81} [get_bd_cells axi_cdma_0]
set_property location {2 533 -44} [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.preset {ZedBoard}] [get_bd_cells processing_system7_0]
set_property location {2.5 529 -255} [get_bd_cells blk_mem_gen_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] base_sys_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] base_sys_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] base_sys_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] base_sys_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {1.5 -54 -317} [get_bd_cells axi_cdma_0]
set_property location {1 12 -322} [get_bd_cells axi_cdma_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 6171.613 ; gain = 7.934 ; free physical = 3935 ; free virtual = 13842
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6171.613 ; gain = 0.000 ; free physical = 3929 ; free virtual = 13841
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000 [ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6171.613 ; gain = 0.000 ; free physical = 3923 ; free virtual = 13831
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6171.613 ; gain = 0.000 ; free physical = 3930 ; free virtual = 13840
endgroup
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]'
INFO: [Common 17-17] undo 'startgroup'
undo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6192.652 ; gain = 0.004 ; free physical = 3912 ; free virtual = 13819
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6213.336 ; gain = 0.004 ; free physical = 3889 ; free virtual = 13803
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000 [ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6213.336 ; gain = 0.004 ; free physical = 3891 ; free virtual = 13803
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6220.758 ; gain = 0.004 ; free physical = 3844 ; free virtual = 13759
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000 [ 512M ]>
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6220.758 ; gain = 0.004 ; free physical = 3846 ; free virtual = 13758
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
INFO: [Common 17-17] undo 'startgroup'
undo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6220.758 ; gain = 0.000 ; free physical = 3844 ; free virtual = 13756
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
create_bd_cell: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6243.867 ; gain = 23.109 ; free physical = 3824 ; free virtual = 13737
endgroup
set_property location {2 751 -180} [get_bd_cells axi_interconnect_0]
set_property location {3.5 1351 16} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_DATA_WIDTH {64} CONFIG.C_M_AXI_MAX_BURST_LEN {16}] [get_bd_cells axi_cdma_0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_cdma_0/m_axi_aclk] [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_cdma_0/m_axi_aclk] [get_bd_pins axi_cdma_0/s_axi_lite_aclk]'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_cdma_0/m_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins processing_system7_0_axi_periph/ARESETN] -boundary_type upper
regenerate_bd_layout
set_property location {2 483 51} [get_bd_cells rst_processing_system7_0_100M]
regenerate_bd_layout
set_property location {2 542 27} [get_bd_cells axi_cdma_0]
set_property location {2.5 912 -219} [get_bd_cells axi_interconnect_0]
set_property location {3 1013 141} [get_bd_cells processing_system7_0]
set_property location {3.5 1328 -22} [get_bd_cells axi_bram_ctrl_0]
set_property location {4.5 1610 -16} [get_bd_cells blk_mem_gen_0]
regenerate_bd_layout
assign_bd_address
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000 [ 512M ]>
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC0000000 [ 8K ]>
set_property range 16K [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_bram_ctrl_0/s_axi_aresetn (associated clock /axi_bram_ctrl_0/s_axi_aclk) is connected to reset source /rst_processing_system7_0_100M/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /rst_processing_system7_0_100M/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /rst_processing_system7_0_100M/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /rst_processing_system7_0_100M/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
INFO: [xilinx.com:ip:axi_cdma:4.1-1] /axi_cdma_0 
            #########################################################################################
             Clocks connected to AXI CDMA are not same. Configuring AXI CDMA in ASYNC mode ..........
            #########################################################################################
validate_bd_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 6333.250 ; gain = 29.426 ; free physical = 3718 ; free virtual = 13634
startgroup
set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:rst_gen:1.0 rst_gen_0
endgroup
delete_bd_objs [get_bd_cells rst_gen_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn]
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {rst_processing_system7_0_100M}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property location {2 484 536} [get_bd_cells rst_processing_system7_0_100M1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_processing_system7_0_100M1/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /rst_processing_system7_0_100M1/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /rst_processing_system7_0_100M1/ext_reset_in. Users may need to specify the location constraint manually.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_processing_system7_0_100M1/ext_reset_in]'
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_processing_system7_0_100M1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_processing_system7_0_100M]
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_nets axi_cdma_0_cdma_introut]
save_bd_design
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6344.258 ; gain = 0.000 ; free physical = 3650 ; free virtual = 13574
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000 [ 512M ]>
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6344.258 ; gain = 0.000 ; free physical = 3652 ; free virtual = 13574
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6344.258 ; gain = 0.000 ; free physical = 3649 ; free virtual = 13571
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000 [ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6344.258 ; gain = 0.000 ; free physical = 3650 ; free virtual = 13570
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
INFO: [Common 17-17] undo 'startgroup'
undo: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6344.258 ; gain = 0.000 ; free physical = 3635 ; free virtual = 13556
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6353.254 ; gain = 8.996 ; free physical = 3603 ; free virtual = 13527
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6375.707 ; gain = 9.000 ; free physical = 3570 ; free virtual = 13496
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6400.832 ; gain = 11.000 ; free physical = 3529 ; free virtual = 13464
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000 [ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6400.832 ; gain = 11.000 ; free physical = 3530 ; free virtual = 13463
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins proc_sys_reset_1/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /proc_sys_reset_1/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /proc_sys_reset_1/ext_reset_in. Users may need to specify the location constraint manually.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins proc_sys_reset_1/ext_reset_in]'
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET1_N] [get_bd_pins proc_sys_reset_1/ext_reset_in]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins axi_interconnect_1/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
delete_bd_objs [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_cdma_0/m_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
assign_bd_address
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000 [ 512M ]>
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC0000000 [ 8K ]>
set_property range 16K [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_cdma_0/m_axi_aclk' (interface '/axi_cdma_0/M_AXI') must be connected to the same source 
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_1/xbar/S00_AXI(200000000) and /axi_cdma_0/M_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/xbar/S00_AXI(base_sys_processing_system7_0_0_FCLK_CLK1) and /axi_cdma_0/M_AXI(base_sys_processing_system7_0_0_FCLK_CLK0)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6438.430 ; gain = 0.004 ; free physical = 3461 ; free virtual = 13389
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_cdma_0/m_axi_aclk' (interface '/axi_cdma_0/M_AXI') must be connected to the same source 
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_1/xbar/S00_AXI(200000000) and /axi_cdma_0/M_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/xbar/S00_AXI(base_sys_processing_system7_0_0_FCLK_CLK1) and /axi_cdma_0/M_AXI(base_sys_processing_system7_0_0_FCLK_CLK0)
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6438.430 ; gain = 0.000 ; free physical = 3462 ; free virtual = 13389
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins axi_cdma_0/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_cdma_0/m_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:axi_cdma:4.1-1] /axi_cdma_0 
            #########################################################################################
             Clocks connected to AXI CDMA are not same. Configuring AXI CDMA in ASYNC mode ..........
            #########################################################################################
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6438.430 ; gain = 0.000 ; free physical = 3467 ; free virtual = 13394
save_bd_design
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
make_wrapper -files [get_files /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd] -top
INFO: [BD 41-1662] The design 'base_sys.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
Verilog Output written to : /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys.v
Verilog Output written to : /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys_wrapper.v
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
add_files -norecurse /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property range 8K [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
launch_runs synth_1
INFO: [xilinx.com:ip:axi_cdma:4.1-1] /axi_cdma_0 
            #########################################################################################
             Clocks connected to AXI CDMA are not same. Configuring AXI CDMA in ASYNC mode ..........
            #########################################################################################
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys.v
Verilog Output written to : /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys_wrapper.v
Wrote  : </home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/base_sys.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] base_sys_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hw_handoff/base_sys.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hw_handoff/base_sys_bd.tcl
Generated Hardware Definition File /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "/home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys_wrapper.v" into library work [/home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys.v" into library work [/home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.srcs/sources_1/bd/base_sys/hdl/base_sys.v:1]
[Mon Oct  3 17:56:57 2016] Launched synth_1...
Run output will be captured here: /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:02:36 ; elapsed = 00:02:25 . Memory (MB): peak = 6504.133 ; gain = 60.699 ; free physical = 3163 ; free virtual = 13195
launch_runs impl_1
[Mon Oct  3 18:33:50 2016] Launched impl_1...
Run output will be captured here: /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Oct  3 19:14:13 2016] Launched impl_1...
Run output will be captured here: /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.runs/impl_1/runme.log
file mkdir /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.sdk
file copy -force /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.runs/impl_1/base_sys_wrapper.sysdef /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.sdk/base_sys_wrapper.hdf

launch_sdk -workspace /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.sdk -hwspec /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.sdk/base_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.sdk -hwspec /home/liucheng/research/zynq-dev/cdma_demo/cdma_demo.sdk/base_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 19:19:55 2016...
