#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x181ec50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17fb160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1845200 .functor NOT 1, L_0x1847ef0, C4<0>, C4<0>, C4<0>;
L_0x1847c80 .functor XOR 5, L_0x1847b40, L_0x1847be0, C4<00000>, C4<00000>;
L_0x1847de0 .functor XOR 5, L_0x1847c80, L_0x1847d40, C4<00000>, C4<00000>;
v0x1844580_0 .net *"_ivl_10", 4 0, L_0x1847d40;  1 drivers
v0x1844680_0 .net *"_ivl_12", 4 0, L_0x1847de0;  1 drivers
v0x1844760_0 .net *"_ivl_2", 4 0, L_0x1847aa0;  1 drivers
v0x1844820_0 .net *"_ivl_4", 4 0, L_0x1847b40;  1 drivers
v0x1844900_0 .net *"_ivl_6", 4 0, L_0x1847be0;  1 drivers
v0x1844a30_0 .net *"_ivl_8", 4 0, L_0x1847c80;  1 drivers
v0x1844b10_0 .var "clk", 0 0;
v0x1844bb0_0 .var/2u "stats1", 159 0;
v0x1844c70_0 .var/2u "strobe", 0 0;
v0x1844dc0_0 .net "sum_dut", 4 0, L_0x1847850;  1 drivers
v0x1844e80_0 .net "sum_ref", 4 0, L_0x18455a0;  1 drivers
v0x1844f20_0 .net "tb_match", 0 0, L_0x1847ef0;  1 drivers
v0x1844fc0_0 .net "tb_mismatch", 0 0, L_0x1845200;  1 drivers
v0x1845080_0 .net "x", 3 0, v0x1840870_0;  1 drivers
v0x1845140_0 .net "y", 3 0, v0x1840930_0;  1 drivers
L_0x1847aa0 .concat [ 5 0 0 0], L_0x18455a0;
L_0x1847b40 .concat [ 5 0 0 0], L_0x18455a0;
L_0x1847be0 .concat [ 5 0 0 0], L_0x1847850;
L_0x1847d40 .concat [ 5 0 0 0], L_0x18455a0;
L_0x1847ef0 .cmp/eeq 5, L_0x1847aa0, L_0x1847de0;
S_0x1804f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x17fb160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18082d0_0 .net *"_ivl_0", 4 0, L_0x1845290;  1 drivers
L_0x7f5e0e5a0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1805a30_0 .net *"_ivl_3", 0 0, L_0x7f5e0e5a0018;  1 drivers
v0x1840060_0 .net *"_ivl_4", 4 0, L_0x1845420;  1 drivers
L_0x7f5e0e5a0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1840120_0 .net *"_ivl_7", 0 0, L_0x7f5e0e5a0060;  1 drivers
v0x1840200_0 .net "sum", 4 0, L_0x18455a0;  alias, 1 drivers
v0x1840330_0 .net "x", 3 0, v0x1840870_0;  alias, 1 drivers
v0x1840410_0 .net "y", 3 0, v0x1840930_0;  alias, 1 drivers
L_0x1845290 .concat [ 4 1 0 0], v0x1840870_0, L_0x7f5e0e5a0018;
L_0x1845420 .concat [ 4 1 0 0], v0x1840930_0, L_0x7f5e0e5a0060;
L_0x18455a0 .arith/sum 5, L_0x1845290, L_0x1845420;
S_0x1840570 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x17fb160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1840790_0 .net "clk", 0 0, v0x1844b10_0;  1 drivers
v0x1840870_0 .var "x", 3 0;
v0x1840930_0 .var "y", 3 0;
E_0x180e110/0 .event negedge, v0x1840790_0;
E_0x180e110/1 .event posedge, v0x1840790_0;
E_0x180e110 .event/or E_0x180e110/0, E_0x180e110/1;
S_0x1840a10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x17fb160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x18479e0 .functor BUFZ 1, L_0x18473c0, C4<0>, C4<0>, C4<0>;
v0x1843bd0_0 .net *"_ivl_30", 0 0, L_0x18479e0;  1 drivers
v0x1843cd0_0 .net "c1", 0 0, L_0x1845c00;  1 drivers
v0x1843d90_0 .net "c2", 0 0, L_0x18463f0;  1 drivers
v0x1843e80_0 .net "c3", 0 0, L_0x1846bd0;  1 drivers
v0x1843f70_0 .net "carry_out", 0 0, L_0x18473c0;  1 drivers
v0x1844060_0 .net "sum", 4 0, L_0x1847850;  alias, 1 drivers
v0x1844100_0 .net "x", 3 0, v0x1840870_0;  alias, 1 drivers
v0x18441f0_0 .net "y", 3 0, v0x1840930_0;  alias, 1 drivers
L_0x1845d10 .part v0x1840870_0, 0, 1;
L_0x1845e40 .part v0x1840930_0, 0, 1;
L_0x1846500 .part v0x1840870_0, 1, 1;
L_0x1846630 .part v0x1840930_0, 1, 1;
L_0x1846ce0 .part v0x1840870_0, 2, 1;
L_0x1846e10 .part v0x1840930_0, 2, 1;
L_0x1847520 .part v0x1840870_0, 3, 1;
L_0x1847650 .part v0x1840930_0, 3, 1;
LS_0x1847850_0_0 .concat8 [ 1 1 1 1], L_0x1845750, L_0x1846070, L_0x1846800, L_0x1846ff0;
LS_0x1847850_0_4 .concat8 [ 1 0 0 0], L_0x18479e0;
L_0x1847850 .concat8 [ 4 1 0 0], LS_0x1847850_0_0, LS_0x1847850_0_4;
S_0x1840bf0 .scope module, "fa0" "full_adder" 4 10, 4 18 0, S_0x1840a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1845640 .functor XOR 1, L_0x1845d10, L_0x1845e40, C4<0>, C4<0>;
L_0x7f5e0e5a00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1845750 .functor XOR 1, L_0x1845640, L_0x7f5e0e5a00a8, C4<0>, C4<0>;
L_0x1845810 .functor AND 1, L_0x1845d10, L_0x1845e40, C4<1>, C4<1>;
L_0x1845950 .functor AND 1, L_0x1845e40, L_0x7f5e0e5a00a8, C4<1>, C4<1>;
L_0x1845a40 .functor OR 1, L_0x1845810, L_0x1845950, C4<0>, C4<0>;
L_0x1845b50 .functor AND 1, L_0x7f5e0e5a00a8, L_0x1845d10, C4<1>, C4<1>;
L_0x1845c00 .functor OR 1, L_0x1845a40, L_0x1845b50, C4<0>, C4<0>;
v0x1840e80_0 .net *"_ivl_0", 0 0, L_0x1845640;  1 drivers
v0x1840f80_0 .net *"_ivl_10", 0 0, L_0x1845b50;  1 drivers
v0x1841060_0 .net *"_ivl_4", 0 0, L_0x1845810;  1 drivers
v0x1841150_0 .net *"_ivl_6", 0 0, L_0x1845950;  1 drivers
v0x1841230_0 .net *"_ivl_8", 0 0, L_0x1845a40;  1 drivers
v0x1841360_0 .net "a", 0 0, L_0x1845d10;  1 drivers
v0x1841420_0 .net "b", 0 0, L_0x1845e40;  1 drivers
v0x18414e0_0 .net "cin", 0 0, L_0x7f5e0e5a00a8;  1 drivers
v0x18415a0_0 .net "cout", 0 0, L_0x1845c00;  alias, 1 drivers
v0x1841660_0 .net "sum", 0 0, L_0x1845750;  1 drivers
S_0x18417c0 .scope module, "fa1" "full_adder" 4 11, 4 18 0, S_0x1840a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1846000 .functor XOR 1, L_0x1846500, L_0x1846630, C4<0>, C4<0>;
L_0x1846070 .functor XOR 1, L_0x1846000, L_0x1845c00, C4<0>, C4<0>;
L_0x1846170 .functor AND 1, L_0x1846500, L_0x1846630, C4<1>, C4<1>;
L_0x18461e0 .functor AND 1, L_0x1846630, L_0x1845c00, C4<1>, C4<1>;
L_0x1846280 .functor OR 1, L_0x1846170, L_0x18461e0, C4<0>, C4<0>;
L_0x1846340 .functor AND 1, L_0x1845c00, L_0x1846500, C4<1>, C4<1>;
L_0x18463f0 .functor OR 1, L_0x1846280, L_0x1846340, C4<0>, C4<0>;
v0x1841a20_0 .net *"_ivl_0", 0 0, L_0x1846000;  1 drivers
v0x1841b00_0 .net *"_ivl_10", 0 0, L_0x1846340;  1 drivers
v0x1841be0_0 .net *"_ivl_4", 0 0, L_0x1846170;  1 drivers
v0x1841cd0_0 .net *"_ivl_6", 0 0, L_0x18461e0;  1 drivers
v0x1841db0_0 .net *"_ivl_8", 0 0, L_0x1846280;  1 drivers
v0x1841ee0_0 .net "a", 0 0, L_0x1846500;  1 drivers
v0x1841fa0_0 .net "b", 0 0, L_0x1846630;  1 drivers
v0x1842060_0 .net "cin", 0 0, L_0x1845c00;  alias, 1 drivers
v0x1842100_0 .net "cout", 0 0, L_0x18463f0;  alias, 1 drivers
v0x1842230_0 .net "sum", 0 0, L_0x1846070;  1 drivers
S_0x18423c0 .scope module, "fa2" "full_adder" 4 12, 4 18 0, S_0x1840a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1846790 .functor XOR 1, L_0x1846ce0, L_0x1846e10, C4<0>, C4<0>;
L_0x1846800 .functor XOR 1, L_0x1846790, L_0x18463f0, C4<0>, C4<0>;
L_0x1846900 .functor AND 1, L_0x1846ce0, L_0x1846e10, C4<1>, C4<1>;
L_0x1846970 .functor AND 1, L_0x1846e10, L_0x18463f0, C4<1>, C4<1>;
L_0x1846a10 .functor OR 1, L_0x1846900, L_0x1846970, C4<0>, C4<0>;
L_0x1846b20 .functor AND 1, L_0x18463f0, L_0x1846ce0, C4<1>, C4<1>;
L_0x1846bd0 .functor OR 1, L_0x1846a10, L_0x1846b20, C4<0>, C4<0>;
v0x1842630_0 .net *"_ivl_0", 0 0, L_0x1846790;  1 drivers
v0x1842710_0 .net *"_ivl_10", 0 0, L_0x1846b20;  1 drivers
v0x18427f0_0 .net *"_ivl_4", 0 0, L_0x1846900;  1 drivers
v0x18428e0_0 .net *"_ivl_6", 0 0, L_0x1846970;  1 drivers
v0x18429c0_0 .net *"_ivl_8", 0 0, L_0x1846a10;  1 drivers
v0x1842af0_0 .net "a", 0 0, L_0x1846ce0;  1 drivers
v0x1842bb0_0 .net "b", 0 0, L_0x1846e10;  1 drivers
v0x1842c70_0 .net "cin", 0 0, L_0x18463f0;  alias, 1 drivers
v0x1842d10_0 .net "cout", 0 0, L_0x1846bd0;  alias, 1 drivers
v0x1842e40_0 .net "sum", 0 0, L_0x1846800;  1 drivers
S_0x1842fd0 .scope module, "fa3" "full_adder" 4 13, 4 18 0, S_0x1840a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1846f80 .functor XOR 1, L_0x1847520, L_0x1847650, C4<0>, C4<0>;
L_0x1846ff0 .functor XOR 1, L_0x1846f80, L_0x1846bd0, C4<0>, C4<0>;
L_0x18470f0 .functor AND 1, L_0x1847520, L_0x1847650, C4<1>, C4<1>;
L_0x1847160 .functor AND 1, L_0x1847650, L_0x1846bd0, C4<1>, C4<1>;
L_0x1847200 .functor OR 1, L_0x18470f0, L_0x1847160, C4<0>, C4<0>;
L_0x1847310 .functor AND 1, L_0x1846bd0, L_0x1847520, C4<1>, C4<1>;
L_0x18473c0 .functor OR 1, L_0x1847200, L_0x1847310, C4<0>, C4<0>;
v0x1843210_0 .net *"_ivl_0", 0 0, L_0x1846f80;  1 drivers
v0x1843310_0 .net *"_ivl_10", 0 0, L_0x1847310;  1 drivers
v0x18433f0_0 .net *"_ivl_4", 0 0, L_0x18470f0;  1 drivers
v0x18434e0_0 .net *"_ivl_6", 0 0, L_0x1847160;  1 drivers
v0x18435c0_0 .net *"_ivl_8", 0 0, L_0x1847200;  1 drivers
v0x18436f0_0 .net "a", 0 0, L_0x1847520;  1 drivers
v0x18437b0_0 .net "b", 0 0, L_0x1847650;  1 drivers
v0x1843870_0 .net "cin", 0 0, L_0x1846bd0;  alias, 1 drivers
v0x1843910_0 .net "cout", 0 0, L_0x18473c0;  alias, 1 drivers
v0x1843a40_0 .net "sum", 0 0, L_0x1846ff0;  1 drivers
S_0x1844380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x17fb160;
 .timescale -12 -12;
E_0x180e5c0 .event anyedge, v0x1844c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1844c70_0;
    %nor/r;
    %assign/vec4 v0x1844c70_0, 0;
    %wait E_0x180e5c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1840570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x180e110;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1840930_0, 0;
    %assign/vec4 v0x1840870_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17fb160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1844b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1844c70_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x17fb160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1844b10_0;
    %inv;
    %store/vec4 v0x1844b10_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x17fb160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1840790_0, v0x1844fc0_0, v0x1845080_0, v0x1845140_0, v0x1844e80_0, v0x1844dc0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17fb160;
T_5 ;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x17fb160;
T_6 ;
    %wait E_0x180e110;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1844bb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1844bb0_0, 4, 32;
    %load/vec4 v0x1844f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1844bb0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1844bb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1844bb0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1844e80_0;
    %load/vec4 v0x1844e80_0;
    %load/vec4 v0x1844dc0_0;
    %xor;
    %load/vec4 v0x1844e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1844bb0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1844bb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1844bb0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response10/top_module.sv";
