# Tiny Tapeout project information
project:
  title:        "8 bit MAC Unit "      # Project title
  author:       "Devesh B, Babu B"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Implementation Of 8 bit MAC Using Vedic Multipliers And Reversible Gates"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000      # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_db_MAC"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "reversible_16bit_adder.v"
    - "reversible_12bit_adder.v"
    - "reversible_6bit_adder.v"
    - "reversible_4bit_adder.v"
    - "reversible_full_adder.v"
    - "vedic_8bit_multiplier.v"
    - "vedic_4bit_multiplier.v"
    - "vedic_2bit_multiplier.v"
    - "feynman_gate.v"
    - "peres_gate.v"
    - "BVPPG_gate.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "A[0]"
  ui[1]: "A[1]"
  ui[2]: "A[2]"
  ui[3]: "A[3]"
  ui[4]: "A[4]"
  ui[5]: "A[5]"
  ui[6]: "A[6]"
  ui[7]: "A[7]"

  # Outputs
  uo[0]: "C[8]"
  uo[1]: "C[9]"
  uo[2]: "C[10]"
  uo[3]: "C[11]"
  uo[4]: "C[12]"
  uo[5]: "C[13]"
  uo[6]: "C[14]"
  uo[7]: "C[15]"

  # Bidirectional pins
  uio[0]: "C[0]"
  uio[1]: "C[1]"
  uio[2]: "C[2]"
  uio[3]: "C[3]"
  uio[4]: "C[4]"
  uio[5]: "C[5]"
  uio[6]: "C[6]"
  uio[7]: "C[7]"

# Do not change!
yaml_version: 6
