{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528063853329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528063853334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 00:10:53 2018 " "Processing started: Mon Jun 04 00:10:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528063853334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528063853334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serParReg -c serParReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off serParReg -c serParReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528063853334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528063853704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file log_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_pkg " "Found design unit 1: log_pkg" {  } { { "log_pkg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/log_pkg.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_pkg-body " "Found design unit 2: log_pkg-body" {  } { { "log_pkg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/log_pkg.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serparreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serparreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serParReg-arch " "Found design unit 1: serParReg-arch" {  } { { "serParReg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/serParReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""} { "Info" "ISGN_ENTITY_NAME" "1 serParReg " "Found entity 1: serParReg" {  } { { "serParReg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/serParReg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_serparregtxt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_serparregtxt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_addertxt-behavioural " "Found design unit 1: tb_addertxt-behavioural" {  } { { "tb_serParRegtxt.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/tb_serParRegtxt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_addertxt " "Found entity 1: tb_addertxt" {  } { { "tb_serParRegtxt.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/tb_serParRegtxt.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file instructions_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_pkg " "Found design unit 1: instructions_pkg" {  } { { "instructions_pkg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/instructions_pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 instructions_pkg-body " "Found design unit 2: instructions_pkg-body" {  } { { "instructions_pkg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourWayReg_noTest/instructions_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528063863233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serParReg " "Elaborating entity \"serParReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528063863297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528063864091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528063864559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528063864559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528063864747 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528063864747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528063864747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528063864747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528063864778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 00:11:04 2018 " "Processing ended: Mon Jun 04 00:11:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528063864778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528063864778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528063864778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528063864778 ""}
