`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:     A.C.S
// Engineer:    Anton Mircea-Pavel
// 
// Create Date:     23:12:00 11/23/2020 
// Design Name:
// Module Name:     Register Bank
// Project Name:    Tema2_Decryption
// Target Devices:  N/A
// Tool versions:   14.5
// Description:     This block is responsible for handling the input data from the outside.
//                  It stores the keys for the cyphers and sends the select signals to the
//                  *MUX blocks
//
// Dependencies:    N/A
//
// Revision:
// Revision 0.01 - File Created
// Revision 0.02 - Doc Comments Added
// Revision 0.03 - General Logic Explained in Comments
// Revision 0.04 - First attempt at an implementation
// Revision 0.05 - Bug fix: Wrong values for *key signals when rst is HIGH
// Revision 0.06 - A few hours of debugging later... it works :)
// Revision 0.07 - Update Logic Overview
// Revision 0.08 - Separate comb and seq logic into separate slways blocks
// Revision 0.09 - Implement reset signal functionality
// Revision 0.10 - Remove initialization values for temp regs
// Revision 0.11 - Remove temp variables and comb logic as it is redundant
// Revision 0.12 - Add more doc comments to explain what's going on
// Revision 0.13 - Remove $display statements used for debugging
// Revision 0.14 - Change all tabs to spaces since Xilinx uses a 3-spaces-wide
//                  tab (WTF??) and all the code looks messy as a result of that.
//////////////////////////////////////////////////////////////////////////////////

module decryption_regfile #(
            parameter addr_witdth    = 8,
            parameter reg_width      = 16
        )(
            // Clock and reset interface
            input clk,        // system clock
            input rst_n,      // reset signal
            
            // Register access interface
            input [addr_witdth - 1 : 0]    addr,  // the address of the desired register
            input                          read,  // basically a read_enable signal
            input                          write, // basically a write_enable signal
            input [reg_width - 1 : 0]      wdata, // the written data
            output reg [reg_width - 1 : 0] rdata, // the read data
            output reg                     done,  // 'bool' value to indicate status
            output reg                     error, // 'bool' value to indicate errors
            
            // Output wires
            output reg [reg_width - 1 : 0] select,    // The signal that will be 
                                                      //sent to the MUX & DEMUX blocks
            output reg [reg_width - 1 : 0] caesar_key,
            output reg [reg_width - 1 : 0] scytale_key,
            output reg [reg_width - 1 : 0] zigzag_key
    );
    /////////////////////////// LOGIC OVERVIEW ///////////////////////////
    //    Everything happens on the positive edge of the [clk] signal   //
    //                                                                  //
    //    if [rst_n] is HIGH:                                           //
    //        set [done] to HIGH id [read] OR [write] were HIGH         //
    //        set [error] to HIGH if [addr] were invalid                //
    //                                                                  //
    //        based on [addr]:                                          //
    //            set [reg] = [wdata] if write is HIGH                  //
    //            set [rdata] = reg if [read] is HIGH                   //
    //    else                                                          //
    //        set all outs to their default values                      //
    //////////////////////////////////////////////////////////////////////

    always @(posedge clk) begin
        // if !reset is HIGH -> reset is LOW -> handle data normally
        if (rst_n) begin
            done <= (read || write); // done is high if read OR write are high

            // error is LOW if addr is one of the following: {0, 16, 18, 20}, or HIGH otherwise
            error <= (addr == 8'd0 || addr == 8'd16 || addr == 8'd18 || addr == 8'd20) ? 0 : 1;

            case (addr)
                8'd0: begin // select_register
                    // Set rdata to the contents of the select register if read is HIGH
                    // If read is LOW, we can set it to 0 or leave it as is, as read
                    // is basically an enable signal for rdata
                    rdata <= (read)  ? select : 0;

                    // Set the contents of the select register to be the last 2 bits 
                    // of wdata if write is HIGH
                    // If write is LOW, don't touch it
                    select <= (write) ? {14'b0, wdata[1:0]} : select;
                end

                8'd16: begin // Caesar key register
                    // Set rdata to the contents of the caesar register if read is HIGH
                    // If read is LOW, we can set it to 0 or leave it as is, as read
                    // is basically an enable signal for rdata
                    rdata <= (read) ? caesar_key : 0;

                    // Set the contents of the caesar register to be the contents
                    // of wdata if write is HIGH
                    // If write is LOW, don't touch it
                    caesar_key <= (write) ? wdata : caesar_key;
                end

                8'd18: begin // Scytale key register
                    // Set rdata to the contents of the scytale register if read is HIGH
                    // If read is LOW, we can set it to 0 or leave it as is, as read
                    // is basically an enable signal for rdata
                    rdata <= (read) ? scytale_key : 0;

                    // Set the contents of the scytale register to be the contents
                    // of wdata if write is HIGH
                    // If write is LOW, don't touch it
                    scytale_key <= (write) ? wdata : scytale_key;
                end

                8'd20: begin // ZigZag key register
                    // Set rdata to the contents of the zigzag register if read is HIGH
                    // If read is LOW, we can set it to 0 or leave it as is, as read
                    // is basically an enable signal for rdata
                    rdata <= (read) ? zigzag_key : 0;

                    // Set the contents of the zigzag register to be the contents
                    // of wdata if write is HIGH
                    // If write is LOW, don't touch it
                    zigzag_key <= (write) ? wdata : zigzag_key;
                end
            endcase
        end
        // if !reset is LOW -> reset is HIGH -> set all outs to the default values
        else begin
            rdata <= 0;
            done <= 1;
            error <= 0;
            select <= 0;
            caesar_key <= 0;
            scytale_key <= 16'hFFFF;
            zigzag_key <= 16'h2;
        end
    end
endmodule
