5 e 181 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd shortint1.vcd -o shortint1.cdd -v shortint1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" shortint1.v 1 16 1
2 1 3 160016 1 0 1004 0 0 32 48 0 0
2 2 3 120012 0 1 1410 0 0 16 33 a
2 3 3 120016 1 48 16 1 2
2 4 4 160016 1 0 1004 0 0 32 48 0 0
2 5 4 120012 0 1 1410 0 0 16 33 b
2 6 4 120016 1 48 16 4 5
2 7 5 160016 1 0 1004 0 0 32 48 0 0
2 8 5 120012 0 1 1410 0 0 16 1 c
2 9 5 120016 1 48 16 7 8
1 a 3 870012 1 0 15 0 16 49 0 ffff 0 0 0
1 b 4 870012 1 0 15 0 16 49 0 ffff 0 0 0
1 c 5 870012 1 0 15 0 16 17 0 ffff 0 0 0
4 3 7 0 0
4 6 7 0 0
4 9 7 0 0
3 1 main.$u0 "main.$u0" shortint1.v 0 14 1
