/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [21:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire [31:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_1z & _00_);
  assign celloutsig_0_31z = ~(celloutsig_0_4z | celloutsig_0_18z);
  assign celloutsig_0_39z = ~((celloutsig_0_7z[4] | celloutsig_0_6z) & celloutsig_0_22z);
  assign celloutsig_1_19z = ~((celloutsig_1_9z | celloutsig_1_15z[0]) & celloutsig_1_9z);
  assign celloutsig_0_13z = ~((in_data[4] | in_data[78]) & celloutsig_0_8z);
  assign celloutsig_0_34z = ~((celloutsig_0_11z | celloutsig_0_13z) & (celloutsig_0_0z | celloutsig_0_6z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z[2] | in_data[121]) & (celloutsig_1_6z[4] | celloutsig_1_6z[1]));
  assign celloutsig_0_18z = ~((celloutsig_0_16z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_4z));
  reg [15:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 16'h0000;
    else _10_ <= in_data[61:46];
  assign { _01_[15:13], _00_, _01_[11:0] } = _10_;
  assign celloutsig_1_4z = { celloutsig_1_0z[10:1], celloutsig_1_2z } & { in_data[124:115], celloutsig_1_2z };
  assign celloutsig_1_11z = in_data[174:171] & in_data[172:169];
  assign celloutsig_1_3z = { in_data[109], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[120:119], in_data[96] };
  assign celloutsig_1_8z = { in_data[115:113], celloutsig_1_5z, celloutsig_1_5z } / { 1'h1, celloutsig_1_0z[4:1] };
  assign celloutsig_0_25z = { _01_[15:13], _00_, _01_[11:4], celloutsig_0_19z, celloutsig_0_9z } / { 1'h1, celloutsig_0_15z[4:0], celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[93:91] == in_data[28:26];
  assign celloutsig_0_4z = { in_data[45:44], celloutsig_0_0z, celloutsig_0_1z } == in_data[61:58];
  assign celloutsig_1_9z = { celloutsig_1_8z[3], celloutsig_1_1z, celloutsig_1_2z } == celloutsig_1_6z[8:6];
  assign celloutsig_0_20z = { celloutsig_0_12z[4:1], celloutsig_0_11z } == { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[67:60] == in_data[57:50];
  assign celloutsig_0_3z = { in_data[85:69], celloutsig_0_0z } <= { in_data[89:75], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[47:43], celloutsig_0_0z } <= { in_data[4:0], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } <= { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_21z[13:10], celloutsig_0_20z } <= { celloutsig_0_21z[8:6], celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_14z = ! { celloutsig_0_7z[9:0], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_1z = celloutsig_1_0z[10:2] || celloutsig_1_0z[9:1];
  assign celloutsig_1_5z = in_data[189:179] || { celloutsig_1_0z[10:1], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_17z } || { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_16z = { _01_[10:1], celloutsig_0_10z } < { in_data[72:70], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_1_6z = in_data[135:121] * { in_data[123:117], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_15z = celloutsig_1_10z[12] ? { celloutsig_1_6z[8:1], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_11z } : { celloutsig_1_4z[9:2], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_14z = ~ celloutsig_1_3z;
  assign celloutsig_0_9z = ~ in_data[82:74];
  assign celloutsig_1_10z = { celloutsig_1_4z[9:1], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z } | { celloutsig_1_0z[8:0], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_2z = | celloutsig_1_0z[8:0];
  assign celloutsig_0_8z = | in_data[74:67];
  assign celloutsig_0_6z = ^ { in_data[51:39], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_10z = ^ { celloutsig_0_7z[15:7], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_17z = ^ in_data[9:6];
  assign celloutsig_0_41z = celloutsig_0_25z[5:3] >> { celloutsig_0_33z[1:0], celloutsig_0_39z };
  assign celloutsig_1_18z = { celloutsig_1_15z[17:14], celloutsig_1_2z } << { celloutsig_1_14z[2:0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_7z = { _01_[15:13], _00_, _01_[11:0] } << in_data[21:6];
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_3z } - celloutsig_0_7z[10:5];
  assign celloutsig_1_0z = in_data[174:164] ~^ in_data[171:161];
  assign celloutsig_0_40z = { _01_[15:13], _00_, _01_[11:0], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_1z } ^ { celloutsig_0_7z[15:2], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_34z };
  assign celloutsig_0_12z = celloutsig_0_7z[7:2] ^ { in_data[22:19], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_7z[10:3], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_1z } ^ { celloutsig_0_7z[13:9], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_33z = { celloutsig_0_15z, celloutsig_0_22z } ^ { celloutsig_0_25z[7:2], celloutsig_0_19z };
  assign _01_[12] = _00_;
  assign { out_data[132:128], out_data[96], out_data[50:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
