
    read net_m/d1_m.v
    strash
    ps
    balance
    rewrite
    rewrite -z
    resub
    refactor
    balance
    resyn2
    resyn3
    dc2
    compress2
    dch
    dc2
    ps
    read_library lib/lib1.genlib
    map
    ps
    write_verilog net_mapped/netlist_mapped.v
    