// Seed: 2635893785
module module_0 (
    id_1,
    id_2
);
  inout tri1 id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_23 = 0;
  final $unsigned(87);
  ;
  id_4 :
  assert property (@(posedge 1 + 1) 1 * 1)
  else $clog2(51);
  ;
  logic id_5;
  ;
endmodule
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output wire id_3,
    input wand id_4,
    output supply1 id_5,
    output tri module_1
);
  bit
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  xnor primCall (id_2, id_15, id_8, id_20, id_12, id_13, id_17, id_18, id_21, id_14, id_22);
  id_23 :
  assert property (@(posedge id_11) 1)
  else $signed(86);
  ;
  always @(-id_4 == -1 or posedge 1'd0) if (1) id_9 <= id_15 == (id_22);
  module_0 modCall_1 (
      id_23,
      id_23
  );
endmodule
