# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../quadrature_encoder.srcs/sources_1/new/quadrature_encoder.v" \
"../../../../quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../../quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" \
"../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v" \
"../../../../quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/sim/design_1_PmodOLEDrgb_0_1.v" \
"../../../../quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_quadrature_encoder_0_0/sim/design_1_quadrature_encoder_0_0.v" \
"../../../../quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../quadrature_encoder.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../quadrature_encoder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../quadrature_encoder.srcs/sim_1/new/tb_Zynq.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
