$date
	Fri Sep 20 17:08:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$scope module counter_test $end
$var wire 9 ! out [8:0] $end
$var wire 1 " rst $end
$var wire 1 # sys_clk $end
$var reg 9 $ count [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#50000
b0 !
b0 $
1"
#100000
0"
#150000
b1 !
b1 $
1#
#200000
0#
#250000
b10 !
b10 $
1#
#300000
0#
#350000
b11 !
b11 $
1#
#400000
0#
#450000
b100 !
b100 $
1#
#500000
0#
#550000
b101 !
b101 $
1#
#600000
0#
#650000
b110 !
b110 $
1#
#700000
0#
#750000
b111 !
b111 $
1#
#800000
0#
#850000
b1000 !
b1000 $
1#
#900000
0#
#950000
b1001 !
b1001 $
1#
#1000000
0#
#1050000
b1010 !
b1010 $
1#
#1100000
0#
