INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:33:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.630ns period=3.260ns})
  Destination:            buffer5/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.630ns period=3.260ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.260ns  (clk rise@3.260ns - clk rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.517ns (17.410%)  route 2.453ns (82.590%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.743 - 3.260 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=867, unset)          0.508     0.508    buffer21/clk
    SLICE_X77Y130        FDRE                                         r  buffer21/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer21/outs_reg[0]/Q
                         net (fo=47, routed)          0.680     1.404    buffer21/control/transmitValue_reg_16
    SLICE_X74Y134        LUT6 (Prop_lut6_I1_O)        0.043     1.447 r  buffer21/control/q_storeEn_INST_0_i_5/O
                         net (fo=1, routed)           0.293     1.741    buffer21/control/q_storeEn_INST_0_i_5_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I5_O)        0.043     1.784 f  buffer21/control/q_storeEn_INST_0/O
                         net (fo=42, routed)          0.307     2.091    buffer26/fifo/Head[1]_i_2__1_0
    SLICE_X75Y128        LUT6 (Prop_lut6_I5_O)        0.043     2.134 r  buffer26/fifo/Head[1]_i_5__0/O
                         net (fo=1, routed)           0.252     2.386    control_merge1/tehb/control/Head_reg[1]_0
    SLICE_X77Y126        LUT6 (Prop_lut6_I4_O)        0.043     2.429 r  control_merge1/tehb/control/Head[1]_i_2__1/O
                         net (fo=8, routed)           0.094     2.523    fork11/control/generateBlocks[4].regblock/transmitValue_reg_3
    SLICE_X77Y126        LUT3 (Prop_lut3_I1_O)        0.043     2.566 r  fork11/control/generateBlocks[4].regblock/transmitValue_i_3__3/O
                         net (fo=3, routed)           0.356     2.923    buffer21/control/transmitValue_reg_9
    SLICE_X79Y126        LUT6 (Prop_lut6_I1_O)        0.043     2.966 f  buffer21/control/fullReg_i_4__1/O
                         net (fo=3, routed)           0.292     3.258    buffer5/control/dataReg_reg[0]_3
    SLICE_X80Y130        LUT6 (Prop_lut6_I4_O)        0.043     3.301 r  buffer5/control/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.177     3.478    buffer5/regEnable
    SLICE_X80Y129        FDRE                                         r  buffer5/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.260     3.260 r  
                                                      0.000     3.260 r  clk (IN)
                         net (fo=867, unset)          0.483     3.743    buffer5/clk
    SLICE_X80Y129        FDRE                                         r  buffer5/dataReg_reg[0]/C
                         clock pessimism              0.000     3.743    
                         clock uncertainty           -0.035     3.707    
    SLICE_X80Y129        FDRE (Setup_fdre_C_CE)      -0.194     3.513    buffer5/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.513    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  0.036    




