<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3491" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3491{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3491{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3491{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3491{left:437px;bottom:1051px;letter-spacing:0.27px;word-spacing:0.56px;}
#t5_3491{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3491{left:69px;bottom:979px;letter-spacing:-0.13px;}
#t7_3491{left:69px;bottom:911px;letter-spacing:0.16px;}
#t8_3491{left:150px;bottom:911px;letter-spacing:0.21px;}
#t9_3491{left:69px;bottom:886px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ta_3491{left:251px;bottom:893px;}
#tb_3491{left:266px;bottom:886px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tc_3491{left:69px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3491{left:69px;bottom:852px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_3491{left:69px;bottom:828px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_3491{left:697px;bottom:835px;}
#tg_3491{left:712px;bottom:828px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#th_3491{left:69px;bottom:811px;letter-spacing:-0.21px;}
#ti_3491{left:69px;bottom:785px;}
#tj_3491{left:95px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_3491{left:95px;bottom:771px;letter-spacing:-0.14px;}
#tl_3491{left:69px;bottom:745px;}
#tm_3491{left:95px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3491{left:69px;bottom:724px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#to_3491{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_3491{left:69px;bottom:690px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tq_3491{left:69px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_3491{left:69px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3491{left:69px;bottom:591px;letter-spacing:0.14px;}
#tt_3491{left:151px;bottom:591px;letter-spacing:0.15px;word-spacing:0.01px;}
#tu_3491{left:69px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tv_3491{left:69px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3491{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tx_3491{left:69px;bottom:509px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#ty_3491{left:69px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3491{left:69px;bottom:467px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#t10_3491{left:69px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_3491{left:69px;bottom:382px;letter-spacing:0.16px;}
#t12_3491{left:150px;bottom:382px;letter-spacing:0.21px;word-spacing:0.02px;}
#t13_3491{left:69px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3491{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3491{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t16_3491{left:69px;bottom:307px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#t17_3491{left:69px;bottom:290px;letter-spacing:-0.23px;word-spacing:-0.41px;}
#t18_3491{left:69px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_3491{left:69px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3491{left:69px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3491{left:69px;bottom:215px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1c_3491{left:69px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_3491{left:69px;bottom:174px;letter-spacing:-0.17px;word-spacing:-1.19px;}
#t1e_3491{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_3491{left:69px;bottom:133px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_3491{left:69px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.5px;}

.s1_3491{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3491{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3491{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3491{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3491{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3491{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3491{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3491" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3491Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3491" style="-webkit-user-select: none;"><object width="935" height="1210" data="3491/3491.svg" type="image/svg+xml" id="pdf3491" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3491" class="t s1_3491">Vol. 3B </span><span id="t2_3491" class="t s1_3491">15-1 </span>
<span id="t3_3491" class="t s2_3491">CHAPTER 15 </span>
<span id="t4_3491" class="t s2_3491">POWER AND THERMAL MANAGEMENT </span>
<span id="t5_3491" class="t s3_3491">This chapter describes facilities of Intel 64 and IA-32 architecture used for power management and thermal moni- </span>
<span id="t6_3491" class="t s3_3491">toring. </span>
<span id="t7_3491" class="t s4_3491">15.1 </span><span id="t8_3491" class="t s4_3491">ENHANCED INTEL SPEEDSTEP® TECHNOLOGY </span>
<span id="t9_3491" class="t s3_3491">Enhanced Intel SpeedStep </span>
<span id="ta_3491" class="t s5_3491">® </span>
<span id="tb_3491" class="t s3_3491">Technology was introduced in the Pentium M processor. The technology enables the </span>
<span id="tc_3491" class="t s3_3491">management of processor power consumption via performance state transitions. These states are defined as </span>
<span id="td_3491" class="t s3_3491">discrete operating points associated with different voltages and frequencies. </span>
<span id="te_3491" class="t s3_3491">Enhanced Intel SpeedStep Technology differs from previous generations of Intel SpeedStep </span>
<span id="tf_3491" class="t s5_3491">® </span>
<span id="tg_3491" class="t s3_3491">Technology in two </span>
<span id="th_3491" class="t s3_3491">ways: </span>
<span id="ti_3491" class="t s6_3491">• </span><span id="tj_3491" class="t s3_3491">Centralization of the control mechanism and software interface in the processor by using model-specific </span>
<span id="tk_3491" class="t s3_3491">registers. </span>
<span id="tl_3491" class="t s6_3491">• </span><span id="tm_3491" class="t s3_3491">Reduced hardware overhead; this permits more frequent performance state transitions. </span>
<span id="tn_3491" class="t s3_3491">Previous generations of the Intel SpeedStep Technology require processors to be a deep sleep state, holding off bus </span>
<span id="to_3491" class="t s3_3491">master transfers for the duration of a performance state transition. Performance state transitions under the </span>
<span id="tp_3491" class="t s3_3491">Enhanced Intel SpeedStep Technology are discrete transitions to a new target frequency. </span>
<span id="tq_3491" class="t s3_3491">Support is indicated by CPUID, using ECX feature bit 07. Enhanced Intel SpeedStep Technology is enabled by </span>
<span id="tr_3491" class="t s3_3491">setting IA32_MISC_ENABLE MSR, bit 16. On reset, bit 16 of IA32_MISC_ENABLE MSR is cleared. </span>
<span id="ts_3491" class="t s7_3491">15.1.1 </span><span id="tt_3491" class="t s7_3491">Software Interface For Initiating Performance State Transitions </span>
<span id="tu_3491" class="t s3_3491">State transitions are initiated by writing a 16-bit value to the IA32_PERF_CTL register, see Figure 15-2. If a transi- </span>
<span id="tv_3491" class="t s3_3491">tion is already in progress, transition to a new value will subsequently take effect. </span>
<span id="tw_3491" class="t s3_3491">Reads of IA32_PERF_CTL determine the last targeted operating point. The current operating point can be read from </span>
<span id="tx_3491" class="t s3_3491">IA32_PERF_STATUS. IA32_PERF_STATUS is updated dynamically. </span>
<span id="ty_3491" class="t s3_3491">The 16-bit encoding that defines valid operating points is model-specific. Applications and performance tools are </span>
<span id="tz_3491" class="t s3_3491">not expected to use either IA32_PERF_CTL or IA32_PERF_STATUS and should treat both as reserved. Performance </span>
<span id="t10_3491" class="t s3_3491">monitoring tools can access model-specific events and report the occurrences of state transitions. </span>
<span id="t11_3491" class="t s4_3491">15.2 </span><span id="t12_3491" class="t s4_3491">P-STATE HARDWARE COORDINATION </span>
<span id="t13_3491" class="t s3_3491">The Advanced Configuration and Power Interface (ACPI) defines performance states (P-states) that are used to </span>
<span id="t14_3491" class="t s3_3491">facilitate system software’s ability to manage processor power consumption. Different P-states correspond to </span>
<span id="t15_3491" class="t s3_3491">different performance levels that are applied while the processor is actively executing instructions. Enhanced Intel </span>
<span id="t16_3491" class="t s3_3491">SpeedStep Technology supports P-states by providing software interfaces that control the operating frequency and </span>
<span id="t17_3491" class="t s3_3491">voltage of a processor. </span>
<span id="t18_3491" class="t s3_3491">With multiple processor cores residing in the same physical package, hardware dependencies may exist for a </span>
<span id="t19_3491" class="t s3_3491">subset of logical processors on a platform. These dependencies may impose requirements that impact the coordi- </span>
<span id="t1a_3491" class="t s3_3491">nation of P-state transitions. As a result, multi-core processors may require an OS to provide additional software </span>
<span id="t1b_3491" class="t s3_3491">support for coordinating P-state transitions for those subsets of logical processors. </span>
<span id="t1c_3491" class="t s3_3491">ACPI firmware can choose to expose P-states as dependent and hardware-coordinated to OS power management </span>
<span id="t1d_3491" class="t s3_3491">(OSPM) policy. To support OSPMs, multi-core processors must have additional built-in support for P-state hardware </span>
<span id="t1e_3491" class="t s3_3491">coordination and feedback. </span>
<span id="t1f_3491" class="t s3_3491">Intel 64 and IA-32 processors with dependent P-states amongst a subset of logical processors permit hardware </span>
<span id="t1g_3491" class="t s3_3491">coordination of P-states and provide a hardware-coordination feedback mechanism using IA32_MPERF MSR and </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
